A51 MACRO ASSEMBLER  EXAMPLE_1                                                            04/19/2016 12:12:57 PAGE     1


MACRO ASSEMBLER A51 V6.02
OBJECT MODULE PLACED IN .\Example_1.obj
ASSEMBLER INVOKED BY: C:\Keil\C51\BIN\A51.EXE ..\Example\Example_1.asm NOMOD51 SET(SMALL) DEBUG PRINT(.\Example_1.lst) O
                      BJECT(.\Example_1.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     ;#include <reg932.inc>
                +1     2     ;*******************************************************************
                +1     3     ;   P89LPC932 Special Function Registers
                +1     4     ;*******************************************************************
                +1     5     ;
                +1     6     ;******* System ****************
  00E0          +1     7     ACC         DATA        0xE0
  00F0          +1     8     B           DATA        0xF0
  0081          +1     9     SP          DATA        0x81
  0082          +1    10     DPL         DATA        0x82
  0083          +1    11     DPH         DATA        0x83
  00DF          +1    12     RSTSRC  DATA    0xDF
  0087          +1    13     PCON    DATA    0x87
  00B5          +1    14     PCONA   DATA    0xB5
  00D0          +1    15     PSW         DATA        0xD0
  0095          +1    16     DIVM    DATA    0x95
  0096          +1    17     TRIM    DATA    0x96
  00A2          +1    18     AUXR1   DATA    0xA2
                +1    19     ;------- Bit Addressable -------
  00D7          +1    20     CY          BIT     0xD7
  00D6          +1    21     AC          BIT     0xD6
  00D5          +1    22     F0          BIT     0xD5
  00D4          +1    23     RS1         BIT     0xD4
  00D3          +1    24     RS0         BIT     0xD3
  00D2          +1    25     OV          BIT     0xD2
  00D1          +1    26     F1          BIT     0xD1
  00D0          +1    27     P           BIT     0xD0
  00B1          +1    28     XTAL1   BIT         0xB1
  00B0          +1    29     XTAL2   BIT         0xB0
                +1    30     ;******* Ports *****************
  0080          +1    31     P0          DATA        0x80
  0084          +1    32     P0M1    DATA    0x84
  0085          +1    33     P0M2    DATA    0x85
  00F6          +1    34     PT0AD   DATA    0xF6
  0090          +1    35     P1          DATA        0x90
  0091          +1    36     P1M1    DATA    0x91
  0092          +1    37     P1M2    DATA    0x92
  00A0          +1    38     P2          DATA        0xA0
  00A4          +1    39     P2M1    DATA    0xA4
  00A5          +1    40     P2M2    DATA    0xA5
  00B0          +1    41     P3          DATA        0xB0
  00B1          +1    42     P3M1    DATA    0xB1
  00B2          +1    43     P3M2    DATA    0xB2
                +1    44     ;******* EEPROM ****************
  00F1          +1    45     DEECON  DATA    0xF1
  00F2          +1    46     DEEDAT  DATA    0xF2
  00F3          +1    47     DEEADR  DATA    0xF3
                +1    48     ;******* Keypad ****************
  0086          +1    49     KBMASK  DATA    0x86
  0093          +1    50     KBPATN  DATA    0x93
  0094          +1    51     KBCON   DATA    0x94
                +1    52     ;------- Bit Addressable -------
  0080          +1    53     KB0         BIT     0x80
  0081          +1    54     KB1         BIT     0x81
  0082          +1    55     KB2         BIT     0x82
  0083          +1    56     KB3         BIT     0x83
  0084          +1    57     KB4         BIT     0x84
A51 MACRO ASSEMBLER  EXAMPLE_1                                                            04/19/2016 12:12:57 PAGE     2

  0085          +1    58     KB5         BIT     0x85
  0086          +1    59     KB6         BIT     0x86
  0087          +1    60     KB7         BIT     0x87
                +1    61     ;******* Comparators ***********
  00AC          +1    62     CMP1    DATA    0xAC
  00AD          +1    63     CMP2    DATA    0xAD
                +1    64     ;------- Bit Addressable -------
  0086          +1    65     CMP1O   BIT     0x86
  0085          +1    66     CMPREF  BIT     0x85
  0084          +1    67     CIN1A   BIT     0x84
  0083          +1    68     CIN1B   BIT     0x83
  0082          +1    69     CIN2A   BIT     0x82
  0081          +1    70     CIN2B   BIT     0x81
  0080          +1    71     CMP2O   BIT     0x80
                +1    72     ;******* Serial Port ***********
  0098          +1    73     SCON    DATA    0x98
  0099          +1    74     SBUF    DATA    0x99
  00A9          +1    75     SADDR   DATA    0xA9
  00B9          +1    76     SADEN   DATA    0xB9
  00BA          +1    77     SSTAT   DATA    0xBA
  00BD          +1    78     BRGCON  DATA    0xBD
  00BE          +1    79     BRGR0   DATA    0xBE
  00BF          +1    80     BRGR1   DATA    0xBF
                +1    81     ;------- Bit Addressable -------
  009F          +1    82     FE          BIT     0x9F
  009F          +1    83     SM0         BIT     0x9F
  009E          +1    84     SM1         BIT     0x9E
  009D          +1    85     SM2         BIT     0x9D
  009C          +1    86     REN         BIT     0x9C
  009B          +1    87     TB8         BIT     0x9B
  009A          +1    88     RB8         BIT     0x9A
  0099          +1    89     TI          BIT     0x99
  0098          +1    90     RI          BIT     0x98
  0091          +1    91     RxD         BIT     0x91
  0090          +1    92     TxD         BIT     0x90
                +1    93     ;******* SPI *******************
  00E1          +1    94     SPSTAT  DATA    0xE1
  00E2          +1    95     SPCTL   DATA    0xE2
  00E3          +1    96     SPDAT   DATA    0xE3
                +1    97     ;------- Bit Addressable -------
  00A5          +1    98     SPICLK  BIT         0xA5
  00A4          +1    99     SS          BIT     0xA4
  00A3          +1   100     MISO    BIT         0xA3
  00A2          +1   101     MOSI    BIT         0xA2
                +1   102     ;******* IIC *******************
  00D8          +1   103     I2CON   DATA    0xD8
  00D9          +1   104     I2STAT  DATA    0xD9
  00DA          +1   105     I2DAT   DATA    0xDA
  00DB          +1   106     I2ADR   DATA    0xDB
  00DC          +1   107     I2SCLL  DATA    0xDC
  00DD          +1   108     I2SCLH  DATA    0xDD
                +1   109     ;------ Bit Addressable --------
  00DE          +1   110     I2EN    BIT         0xDE
  00DD          +1   111     STA         BIT     0xDD
  00DC          +1   112     STO         BIT     0xDC
  00DB          +1   113     SI          BIT     0xDB
  00DA          +1   114     AA          BIT     0xDA
  00D8          +1   115     CRSEL   BIT         0xD8
  0093          +1   116     SDA         BIT     0x93
  0092          +1   117     SCL         BIT     0x92
                +1   118     ;******* Timers ****************
  00CA          +1   119     TPCR2L  DATA    0xCA
  00CB          +1   120     TPCR2H  DATA    0xCB
  0088          +1   121     TCON    DATA    0x88
  0089          +1   122     TMOD    DATA    0x89
  008A          +1   123     TL0         DATA        0x8A
A51 MACRO ASSEMBLER  EXAMPLE_1                                                            04/19/2016 12:12:57 PAGE     3

  008C          +1   124     TH0         DATA        0x8C
  008B          +1   125     TL1         DATA        0x8B
  008D          +1   126     TH1         DATA        0x8D
  00CC          +1   127     TL2         DATA        0xCC
  00CD          +1   128     TH2         DATA        0xCD
  008F          +1   129     TAMOD   DATA    0x8F
                +1   130     ;------- Bit Addressable -------
  008F          +1   131     TF1         BIT     0x8F
  008E          +1   132     TR1         BIT     0x8E
  008D          +1   133     TF0         BIT     0x8D
  008C          +1   134     TR0         BIT     0x8C
  008B          +1   135     IE1         BIT     0x8B
  008A          +1   136     IT1         BIT     0x8A
  0089          +1   137     IE0         BIT     0x89
  0088          +1   138     IT0         BIT     0x88
  00CF          +1   139     PLLEN   BIT         0xCF
  00CE          +1   140     HLTRN   BIT         0xCE
  00CD          +1   141     HLTEN   BIT         0xCD
  00CC          +1   142     ALTCD   BIT         0xCC
  00CB          +1   143     ALTAB   BIT         0xCB
  00CA          +1   144     TDIR2   BIT         0xCA
  00C9          +1   145     TMOD21  BIT         0xC9
  00C8          +1   146     TMOD20  BIT         0xC8
  0087          +1   147     T1          BIT     0x87
  0092          +1   148     T0          BIT     0x92
                +1   149     ;******* Capture/Compare Unit **
  00EA          +1   150     CCCRA   DATA    0xEA
  00EB          +1   151     CCCRB   DATA    0xEB
  00EC          +1   152     CCCRC   DATA    0xEC
  00ED          +1   153     CCCRD   DATA    0xED
  00C8          +1   154     TCR20   DATA    0xC8
  00F9          +1   155     TCR21   DATA    0xF9
  00C9          +1   156     TICR2   DATA    0xC9
  00DE          +1   157     TISE2   DATA    0xDE
  00E9          +1   158     TIFR2   DATA    0xE9
  00CE          +1   159     TOR2L   DATA    0xCE
  00CF          +1   160     TOR2H   DATA    0xCF
                +1   161     ;******* Input Capture *********
  00AA          +1   162     ICRAL   DATA    0xAA
  00AB          +1   163     ICRAH   DATA    0xAB
  00AE          +1   164     ICRBL   DATA    0xAE
  00AF          +1   165     ICRBH   DATA    0xAF
                +1   166     ;------- Bit Addressable -------
  00A7          +1   167     ICA         BIT     0xA7
  00A0          +1   168     ICB         BIT     0xA0
                +1   169     ;******* Output Compare ********
  00EE          +1   170     OCRAL   DATA    0xEE
  00EF          +1   171     OCRAH   DATA    0xEF
  00FA          +1   172     OCRBL   DATA    0xFA
  00FB          +1   173     OCRBH   DATA    0xFB
  00FC          +1   174     OCRCL   DATA    0xFC
  00FD          +1   175     OCRCH   DATA    0xFD
  00FE          +1   176     OCRDL   DATA    0xFE
  00FF          +1   177     OCRDH   DATA    0xFF
                +1   178     ;------- Bit Addressable -------
  00A1          +1   179     OCD         BIT     0xA1
  0097          +1   180     OCC         BIT     0x97
  0096          +1   181     OCB         BIT     0x96
  00A6          +1   182     OCA         BIT     0xA6
                +1   183     ;******* Watchdog **************
  00C2          +1   184     WFEED1  DATA    0xC2
  00C3          +1   185     WFEED2  DATA    0xC3
  00C1          +1   186     WDL         DATA        0xC1
  00A7          +1   187     WDCON   DATA    0xA7
                +1   188     ;******* Real Time Clock *******
  00D3          +1   189     RTCL    DATA    0xD3
A51 MACRO ASSEMBLER  EXAMPLE_1                                                            04/19/2016 12:12:57 PAGE     4

  00D2          +1   190     RTCH    DATA    0xD2
  00D1          +1   191     RTCCON  DATA    0xD1
                +1   192     ;******* Interrupts ************
  00A8          +1   193     IEN0    DATA    0xA8
  00E8          +1   194     IEN1    DATA    0xE8
  00B8          +1   195     IP0         DATA        0xB8
  00B7          +1   196     IP0H    DATA    0xB7
  00F8          +1   197     IP1         DATA        0xF8
  00F7          +1   198     IP1H    DATA    0xF7
                +1   199     ;------- Bit Addressable -------
  00AF          +1   200     EA          BIT     0xAF
  00AE          +1   201     EWDRT   BIT         0xAE
  00AD          +1   202     EBO         BIT     0xAD
  00AC          +1   203     ES          BIT     0xAC
  00AC          +1   204     ESR         BIT     0xAC
  00AB          +1   205     ET1         BIT     0xAB
  00AA          +1   206     EX1         BIT     0xAA
  00A9          +1   207     ET0         BIT     0xA9
  00A8          +1   208     EX0         BIT     0xA8
  00EF          +1   209     EIEE    BIT         0xEF
  00EE          +1   210     EST         BIT     0xEE
  00EC          +1   211     ECCU    BIT         0xEC
  00EB          +1   212     ESPI    BIT         0xEB
  00EA          +1   213     EC          BIT     0xEA
  00E9          +1   214     EKBI    BIT         0xE9
  00E8          +1   215     EI2C    BIT         0xE8
  00BE          +1   216     PWDRT   BIT         0xBE
  00BD          +1   217     PB0         BIT     0xBD
  00BC          +1   218     PS          BIT     0xBC
  00BC          +1   219     PSR         BIT     0xBC
  00BB          +1   220     PT1         BIT     0xBB
  00BA          +1   221     PX1         BIT     0xBA
  00B9          +1   222     PT0         BIT     0xB9
  00B8          +1   223     PX0         BIT     0xB8
  00FF          +1   224     PIEE    BIT         0xFF
  00FE          +1   225     PST         BIT     0xFE
  00FC          +1   226     PCCU    BIT         0xFC
  00FB          +1   227     PSPI    BIT         0xFB
  00FA          +1   228     PCL     BIT         0xFA
  00F9          +1   229     PKBI    BIT         0xF9
  00F8          +1   230     PI2C    BIT         0xF8
  0095          +1   231     RST         BIT     0x95
  0094          +1   232     INT1    BIT         0x94
  0093          +1   233     INT0    BIT         0x93
                +1   234     
                +1   235     
                +1   236     
                +1   237     
                +1   238     
                +1   239     
                +1   240     
                +1   241     
                +1   242     
                +1   243     
                +1   244     
                +1   245     
                +1   246     
                +1   247     
                +1   248     
                     249     
                     250     ;Christopher Torralba
                     251     ;Jason Tracy
                     252     ;Joshua Zygmunt
                     253     
----                 254     dseg at 0x30
0030                 255         counter_A: ds 1
A51 MACRO ASSEMBLER  EXAMPLE_1                                                            04/19/2016 12:12:57 PAGE     5

                     256     
----                 257     cseg at 0x00        
0000 75A400          258         mov P2M1,#0
0003 759100          259         mov P1M1,#0
0006 758400          260         mov P0M1,#0
                     261     
                     262     ;LED=
                     263     ;p2.4 Bit1 (lowest bit)
                     264     ;p0.5 Bit2
                     265     ;p2.7 Bit3                       
                     266     ;p0.6 Bit4 (highest bit)
                     267     ;SOUND = p1.7
                     268     ;SWITCH = p2.0 (increment)
                     269     ;       = p0.1 (decrement)
                     270     
  00A0               271     incr_input bit p2.0
  0081               272     decr_input bit p0.1 
  00A3               273     clock_input bit p2.3
  00A1               274     music_input bit p2.1
  0097               275     sound_output bit p1.7
  00A4               276     led1 bit p2.4
  0085               277     led2 bit p0.5
  00A7               278     led3 bit p2.7
  0086               279     led4 bit p0.6
                     280     
                     281     ;initialization
0009 753000          282     mov counter_A, #0
000C D2A0            283     setb incr_input
000E D281            284     setb decr_input
0010 75A0FF          285     mov p2, #0xFF
0013 7580FF          286     mov p0, #0xFF
                     287     
                     288     ;reading switch increment
0016                 289     Loop:
0016 20A022          290                     jb incr_input, skip_incr ; basically skipping everything until i get input
0019 308105          291     wait:           jnb decr_input, reset ; if the first and second button are pressed the coun
                             ter is reset
001C 30A0FA          292                     jnb incr_input, wait ; waiting for the increment button to be released
001F 800B            293                     sjmp increment ; the increment button has been released
0021 753000          294     reset:          mov counter_A, #0
0024 A2A0            295     r_wait:         mov c, incr_input  ;waits for both buttons to be released
0026 8281            296                     anl c, decr_input ;as long as one the buttons are pressed the program will 
                             wait
0028 50FA            297                     jnc r_wait
002A 8031            298                     sjmp skip_music ;when both buttons are released the changes are made
                     299     
                     300     ;increment counter
002C E530            301     increment:      mov A, counter_A
002E 2401            302                     add A, #1
0030 B41006          303                     cjne A, #16, SKIP_ROLL; when the counter go over its limit it is set back t
                             o zero
0033 118A            304                     ACALL Sound
0035 753000          305                     mov counter_A, #0
0038 E4              306                     clr A
0039                 307     SKIP_ROLL:
0039 F530            308                     mov counter_A, A
                     309     
                     310     ;reading switch decrement
003B                 311     skip_incr:
003B 208117          312                     jb decr_input, skip_decr
003E 30A0E0          313     wait1:          jnb incr_input, reset; if both buttons are pressed reset the counter
0041 3081FA          314                     jnb decr_input, wait1
                     315     
                     316     ;decrement counter
0044 E530            317                     mov A, counter_A
0046 C3              318                     clr c ; clear carry  for normal subtraction
A51 MACRO ASSEMBLER  EXAMPLE_1                                                            04/19/2016 12:12:57 PAGE     6

0047 9401            319                     subb A, #1
0049 B4FF07          320                     cjne a, #0xFF, SKIP_ROLL1 ;when the counter goes from 0 to 0xFF the counter
                              is set to 15
004C 75300F          321                     mov counter_A, #15
004F 740F            322                     mov A, #15
0051 118A            323                     ACALL Sound
0053                 324     SKIP_ROLL1:
0053 F530            325                     mov counter_A, A
                     326     
0055                 327     skip_decr:
                     328     ;reading test music
0055 20A105          329                     jb music_input, skip_music              ;if sw7 is pressed it doesn't skip 
                             music
0058 30A1FD          330                     ctwait: jnb music_input, ctwait         ;debouncing
                     331     
005B 119F            332                     acall music                             ;plays the music
                     333     
005D                 334                     skip_music:                             ;if i didn't press the switch, I en
                             d up here
                     335     
                     336                     ;display
005D 3130            337                     acall display
005F 8000            338                     sjmp Main_clock
                     339     
                     340     ;clock
0061                 341     Main_clock:
0061 20A320          342                     jb clock_input, skip_clock
0064 30A3FD          343     wait2:          jnb clock_input, wait2
                     344      
0067                 345     clock:
0067 E530            346                     mov A, counter_A
0069 2401            347                     add A, #1
006B C3              348                     clr c
006C B41004          349                     cjne A, #16, CLK_SKIP_ROLL
006F 753000          350                     mov counter_A, #0
0072 E4              351                     clr A
0073                 352     CLK_SKIP_ROLL:
0073 F530            353                     mov counter_A, A
0075 A8FF            354                     mov R0, 255
0077 A9FF            355     jtloop1:        mov R1, 255
0079                 356     jtloop2:
0079 30A308          357                     jnb clock_input, skip_clock              
007C D9FB            358                     djnz R1, jtloop2
007E D8F7            359                     djnz R0, jtloop1
                     360     
                     361     ;display
0080 3130            362                     acall display ;updates counter display
0082 80E3            363                     sjmp clock
                     364      
0084                 365     skip_clock:
0084 30A3FD          366                     jtwait2: jnb clock_input, jtwait2
                     367      
0087 020016          368                     ljmp loop
                     369     
                     370     ;creates the turnover sound
008A                 371     Sound:
008A 7B80            372                     mov R3, #128
008C 7A02            373     loop4:          mov R2, #2
008E B297            374     loop3:          cpl sound_output
0090 790A            375                     mov R1, #10
0092 785A            376     loop2:          mov R0, #90
0094 D8FE            377     loop1:          djnz r0, loop1
0096 D9FA            378                     djnz r1, loop2
0098 DAF4            379                     djnz r2, loop3
009A DBF0            380                     djnz r3, loop4
009C C297            381                     clr sound_output
A51 MACRO ASSEMBLER  EXAMPLE_1                                                            04/19/2016 12:12:57 PAGE     7

009E 22              382     ret
                     383     
009F                 384     music: 
                     385     ;note 1
009F 7BC4            386                     mov R3, #196            ;these numbers extend the frequency for .25 secs(25
                             0 msec).
00A1 7A01            387     n1loop4:        mov R2, #1
00A3 B297            388     n1loop3:        cpl sound_output
00A5 79EB            389                     mov R1, #235            ;these two numbers create the frequency
00A7 7805            390     n1loop2:        mov R0, #5
00A9 D8FE            391     n1loop1:        djnz r0, n1loop1
00AB D9FA            392                     djnz r1, n1loop2
00AD DAF4            393                     djnz r2, n1loop3
00AF DBF0            394                     djnz r3, n1loop4
                     395     ;note 2
00B1 7BB9            396                     mov R3, #185
00B3 7A01            397     n2loop4:        mov R2, #1
00B5 B297            398     n2loop3:        cpl sound_output
00B7 7953            399                     mov R1, #83
00B9 780F            400     n2loop2:        mov R0, #15
00BB D8FE            401     n2loop1:        djnz r0, n2loop1
00BD D9FA            402                     djnz r1, n2loop2
00BF DAF4            403                     djnz r2, n2loop3
00C1 DBF0            404                     djnz r3, n2loop4
                     405     ;note 3
00C3 7B9B            406                     mov R3, #155
00C5 7A01            407     n3loop4:        mov R2, #1
00C7 B297            408     n3loop3:        cpl sound_output
00C9 79B9            409                     mov R1, #185
00CB 7808            410     n3loop2:        mov R0, #8
00CD D8FE            411     n3loop1:        djnz r0, n3loop1
00CF D9FA            412                     djnz r1, n3loop2
00D1 DAF4            413                     djnz r2, n3loop3
00D3 DBF0            414                     djnz r3, n3loop4
                     415     ;note 4
00D5 7B6E            416                     mov R3, #110
00D7 7A01            417     n4loop4:        mov R2, #1
00D9 B297            418     n4loop3:        cpl sound_output
00DB 79A1            419                     mov R1, #161
00DD 780D            420     n4loop2:        mov R0, #13
00DF D8FE            421     n4loop1:        djnz r0, n4loop1
00E1 D9FA            422                     djnz r1, n4loop2
00E3 DAF4            423                     djnz r2, n4loop3
00E5 DBF0            424                     djnz r3, n4loop4        
                     425     ;note 5
00E7 7B67            426                     mov R3, #103
00E9 7A01            427     n5loop4:        mov R2, #1
00EB B297            428     n5loop3:        cpl sound_output
00ED 796F            429                     mov R1, #111
00EF 7814            430     n5loop2:        mov R0, #20
00F1 D8FE            431     n5loop1:        djnz r0, n5loop1
00F3 D9FA            432                     djnz r1, n5loop2
00F5 DAF4            433                     djnz r2, n5loop3
00F7 DBF0            434                     djnz r3, n5loop4
                     435     ;note 6
00F9 7BA4            436                     mov R3, #164
00FB 7A01            437     n6loop4:        mov R2, #1
00FD B297            438     n6loop3:        cpl sound_output
00FF 79E9            439                     mov R1, #233
0101 7806            440     n6loop2:        mov R0, #6
0103 D8FE            441     n6loop1:        djnz r0, n6loop1
0105 D9FA            442                     djnz r1, n6loop2
0107 DAF4            443                     djnz r2, n6loop3
0109 DBF0            444                     djnz r3, n6loop4
                     445     ;note 7
010B 7BCF            446                     mov R3, #207
A51 MACRO ASSEMBLER  EXAMPLE_1                                                            04/19/2016 12:12:57 PAGE     8

010D 7A01            447     n7loop4:        mov R2, #1
010F B297            448     n7loop3:        cpl sound_output
0111 79DE            449                     mov R1, #222
0113 7805            450     n7loop2:        mov R0, #5
0115 D8FE            451     n7loop1:        djnz r0, n7loop1
0117 D9FA            452                     djnz r1, n7loop2
0119 DAF4            453                     djnz r2, n7loop3
011B DBF0            454                     djnz r3, n7loop4
                     455     ;note 8
011D 7B8C            456                     mov R3, #140
011F 7A02            457     n8loop4:        mov R2, #2
0121 B297            458     n8loop3:        cpl sound_output
0123 7964            459                     mov R1, #100
0125 780A            460     n8loop2:        mov R0, #10
0127 D8FE            461     n8loop1:        djnz r0, n8loop1
0129 D9FA            462                     djnz r1, n8loop2
012B DAF4            463                     djnz r2, n8loop3
012D DBF0            464                     djnz r3, n8loop4
012F 22              465     ret
                     466     
0130                 467     display:        ;updates counter display
0130 E530            468                     mov A, counter_A        ;count goes to the acc
0132 F4              469                     cpl a                   ;0's light up LED's
0133 A2E0            470                     mov c, acc.0            
0135 92A4            471                     mov led1, c             ;puts the value of the lowest bit into switch1     
                                  
0137 A2E1            472                     mov c, acc.1            
0139 9285            473                     mov led2, c             ;second from lowest bit gets put in switch2
013B A2E2            474                     mov c, acc.2            
013D 92A7            475                     mov led3, c             ;second from highest bit gets put in switch3
013F A2E3            476                     mov c, acc.3
0141 9286            477                     mov led4, c             ;highest bit gets put in switch4
0143 22              478     ret
                     479     
                     480     end
A51 MACRO ASSEMBLER  EXAMPLE_1                                                            04/19/2016 12:12:57 PAGE     9

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

AA . . . . . . . .  B ADDR   00D8H.2 A   
AC . . . . . . . .  B ADDR   00D0H.6 A   
ACC. . . . . . . .  D ADDR   00E0H   A   
ALTAB. . . . . . .  B ADDR   00C8H.3 A   
ALTCD. . . . . . .  B ADDR   00C8H.4 A   
AUXR1. . . . . . .  D ADDR   00A2H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
BRGCON . . . . . .  D ADDR   00BDH   A   
BRGR0. . . . . . .  D ADDR   00BEH   A   
BRGR1. . . . . . .  D ADDR   00BFH   A   
CCCRA. . . . . . .  D ADDR   00EAH   A   
CCCRB. . . . . . .  D ADDR   00EBH   A   
CCCRC. . . . . . .  D ADDR   00ECH   A   
CCCRD. . . . . . .  D ADDR   00EDH   A   
CIN1A. . . . . . .  B ADDR   0080H.4 A   
CIN1B. . . . . . .  B ADDR   0080H.3 A   
CIN2A. . . . . . .  B ADDR   0080H.2 A   
CIN2B. . . . . . .  B ADDR   0080H.1 A   
CLK_SKIP_ROLL. . .  C ADDR   0073H   A   
CLOCK. . . . . . .  C ADDR   0067H   A   
CLOCK_INPUT. . . .  B ADDR   00A0H.3 A   
CMP1 . . . . . . .  D ADDR   00ACH   A   
CMP1O. . . . . . .  B ADDR   0080H.6 A   
CMP2 . . . . . . .  D ADDR   00ADH   A   
CMP2O. . . . . . .  B ADDR   0080H.0 A   
CMPREF . . . . . .  B ADDR   0080H.5 A   
COUNTER_A. . . . .  D ADDR   0030H   A   
CRSEL. . . . . . .  B ADDR   00D8H.0 A   
CTWAIT . . . . . .  C ADDR   0058H   A   
CY . . . . . . . .  B ADDR   00D0H.7 A   
DECR_INPUT . . . .  B ADDR   0080H.1 A   
DEEADR . . . . . .  D ADDR   00F3H   A   
DEECON . . . . . .  D ADDR   00F1H   A   
DEEDAT . . . . . .  D ADDR   00F2H   A   
DISPLAY. . . . . .  C ADDR   0130H   A   
DIVM . . . . . . .  D ADDR   0095H   A   
DPH. . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
EA . . . . . . . .  B ADDR   00A8H.7 A   
EBO. . . . . . . .  B ADDR   00A8H.5 A   
EC . . . . . . . .  B ADDR   00E8H.2 A   
ECCU . . . . . . .  B ADDR   00E8H.4 A   
EI2C . . . . . . .  B ADDR   00E8H.0 A   
EIEE . . . . . . .  B ADDR   00E8H.7 A   
EKBI . . . . . . .  B ADDR   00E8H.1 A   
ES . . . . . . . .  B ADDR   00A8H.4 A   
ESPI . . . . . . .  B ADDR   00E8H.3 A   
ESR. . . . . . . .  B ADDR   00A8H.4 A   
EST. . . . . . . .  B ADDR   00E8H.6 A   
ET0. . . . . . . .  B ADDR   00A8H.1 A   
ET1. . . . . . . .  B ADDR   00A8H.3 A   
EWDRT. . . . . . .  B ADDR   00A8H.6 A   
EX0. . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . .  B ADDR   00A8H.2 A   
F0 . . . . . . . .  B ADDR   00D0H.5 A   
F1 . . . . . . . .  B ADDR   00D0H.1 A   
FE . . . . . . . .  B ADDR   0098H.7 A   
HLTEN. . . . . . .  B ADDR   00C8H.5 A   
HLTRN. . . . . . .  B ADDR   00C8H.6 A   
I2ADR. . . . . . .  D ADDR   00DBH   A   
A51 MACRO ASSEMBLER  EXAMPLE_1                                                            04/19/2016 12:12:57 PAGE    10

I2CON. . . . . . .  D ADDR   00D8H   A   
I2DAT. . . . . . .  D ADDR   00DAH   A   
I2EN . . . . . . .  B ADDR   00D8H.6 A   
I2SCLH . . . . . .  D ADDR   00DDH   A   
I2SCLL . . . . . .  D ADDR   00DCH   A   
I2STAT . . . . . .  D ADDR   00D9H   A   
ICA. . . . . . . .  B ADDR   00A0H.7 A   
ICB. . . . . . . .  B ADDR   00A0H.0 A   
ICRAH. . . . . . .  D ADDR   00ABH   A   
ICRAL. . . . . . .  D ADDR   00AAH   A   
ICRBH. . . . . . .  D ADDR   00AFH   A   
ICRBL. . . . . . .  D ADDR   00AEH   A   
IE0. . . . . . . .  B ADDR   0088H.1 A   
IE1. . . . . . . .  B ADDR   0088H.3 A   
IEN0 . . . . . . .  D ADDR   00A8H   A   
IEN1 . . . . . . .  D ADDR   00E8H   A   
INCREMENT. . . . .  C ADDR   002CH   A   
INCR_INPUT . . . .  B ADDR   00A0H.0 A   
INT0 . . . . . . .  B ADDR   0090H.3 A   
INT1 . . . . . . .  B ADDR   0090H.4 A   
IP0. . . . . . . .  D ADDR   00B8H   A   
IP0H . . . . . . .  D ADDR   00B7H   A   
IP1. . . . . . . .  D ADDR   00F8H   A   
IP1H . . . . . . .  D ADDR   00F7H   A   
IT0. . . . . . . .  B ADDR   0088H.0 A   
IT1. . . . . . . .  B ADDR   0088H.2 A   
JTLOOP1. . . . . .  C ADDR   0077H   A   
JTLOOP2. . . . . .  C ADDR   0079H   A   
JTWAIT2. . . . . .  C ADDR   0084H   A   
KB0. . . . . . . .  B ADDR   0080H.0 A   
KB1. . . . . . . .  B ADDR   0080H.1 A   
KB2. . . . . . . .  B ADDR   0080H.2 A   
KB3. . . . . . . .  B ADDR   0080H.3 A   
KB4. . . . . . . .  B ADDR   0080H.4 A   
KB5. . . . . . . .  B ADDR   0080H.5 A   
KB6. . . . . . . .  B ADDR   0080H.6 A   
KB7. . . . . . . .  B ADDR   0080H.7 A   
KBCON. . . . . . .  D ADDR   0094H   A   
KBMASK . . . . . .  D ADDR   0086H   A   
KBPATN . . . . . .  D ADDR   0093H   A   
LED1 . . . . . . .  B ADDR   00A0H.4 A   
LED2 . . . . . . .  B ADDR   0080H.5 A   
LED3 . . . . . . .  B ADDR   00A0H.7 A   
LED4 . . . . . . .  B ADDR   0080H.6 A   
LOOP . . . . . . .  C ADDR   0016H   A   
LOOP1. . . . . . .  C ADDR   0094H   A   
LOOP2. . . . . . .  C ADDR   0092H   A   
LOOP3. . . . . . .  C ADDR   008EH   A   
LOOP4. . . . . . .  C ADDR   008CH   A   
MAIN_CLOCK . . . .  C ADDR   0061H   A   
MISO . . . . . . .  B ADDR   00A0H.3 A   
MOSI . . . . . . .  B ADDR   00A0H.2 A   
MUSIC. . . . . . .  C ADDR   009FH   A   
MUSIC_INPUT. . . .  B ADDR   00A0H.1 A   
N1LOOP1. . . . . .  C ADDR   00A9H   A   
N1LOOP2. . . . . .  C ADDR   00A7H   A   
N1LOOP3. . . . . .  C ADDR   00A3H   A   
N1LOOP4. . . . . .  C ADDR   00A1H   A   
N2LOOP1. . . . . .  C ADDR   00BBH   A   
N2LOOP2. . . . . .  C ADDR   00B9H   A   
N2LOOP3. . . . . .  C ADDR   00B5H   A   
N2LOOP4. . . . . .  C ADDR   00B3H   A   
N3LOOP1. . . . . .  C ADDR   00CDH   A   
N3LOOP2. . . . . .  C ADDR   00CBH   A   
N3LOOP3. . . . . .  C ADDR   00C7H   A   
N3LOOP4. . . . . .  C ADDR   00C5H   A   
A51 MACRO ASSEMBLER  EXAMPLE_1                                                            04/19/2016 12:12:57 PAGE    11

N4LOOP1. . . . . .  C ADDR   00DFH   A   
N4LOOP2. . . . . .  C ADDR   00DDH   A   
N4LOOP3. . . . . .  C ADDR   00D9H   A   
N4LOOP4. . . . . .  C ADDR   00D7H   A   
N5LOOP1. . . . . .  C ADDR   00F1H   A   
N5LOOP2. . . . . .  C ADDR   00EFH   A   
N5LOOP3. . . . . .  C ADDR   00EBH   A   
N5LOOP4. . . . . .  C ADDR   00E9H   A   
N6LOOP1. . . . . .  C ADDR   0103H   A   
N6LOOP2. . . . . .  C ADDR   0101H   A   
N6LOOP3. . . . . .  C ADDR   00FDH   A   
N6LOOP4. . . . . .  C ADDR   00FBH   A   
N7LOOP1. . . . . .  C ADDR   0115H   A   
N7LOOP2. . . . . .  C ADDR   0113H   A   
N7LOOP3. . . . . .  C ADDR   010FH   A   
N7LOOP4. . . . . .  C ADDR   010DH   A   
N8LOOP1. . . . . .  C ADDR   0127H   A   
N8LOOP2. . . . . .  C ADDR   0125H   A   
N8LOOP3. . . . . .  C ADDR   0121H   A   
N8LOOP4. . . . . .  C ADDR   011FH   A   
OCA. . . . . . . .  B ADDR   00A0H.6 A   
OCB. . . . . . . .  B ADDR   0090H.6 A   
OCC. . . . . . . .  B ADDR   0090H.7 A   
OCD. . . . . . . .  B ADDR   00A0H.1 A   
OCRAH. . . . . . .  D ADDR   00EFH   A   
OCRAL. . . . . . .  D ADDR   00EEH   A   
OCRBH. . . . . . .  D ADDR   00FBH   A   
OCRBL. . . . . . .  D ADDR   00FAH   A   
OCRCH. . . . . . .  D ADDR   00FDH   A   
OCRCL. . . . . . .  D ADDR   00FCH   A   
OCRDH. . . . . . .  D ADDR   00FFH   A   
OCRDL. . . . . . .  D ADDR   00FEH   A   
OV . . . . . . . .  B ADDR   00D0H.2 A   
P. . . . . . . . .  B ADDR   00D0H.0 A   
P0 . . . . . . . .  D ADDR   0080H   A   
P0M1 . . . . . . .  D ADDR   0084H   A   
P0M2 . . . . . . .  D ADDR   0085H   A   
P1 . . . . . . . .  D ADDR   0090H   A   
P1M1 . . . . . . .  D ADDR   0091H   A   
P1M2 . . . . . . .  D ADDR   0092H   A   
P2 . . . . . . . .  D ADDR   00A0H   A   
P2M1 . . . . . . .  D ADDR   00A4H   A   
P2M2 . . . . . . .  D ADDR   00A5H   A   
P3 . . . . . . . .  D ADDR   00B0H   A   
P3M1 . . . . . . .  D ADDR   00B1H   A   
P3M2 . . . . . . .  D ADDR   00B2H   A   
PB0. . . . . . . .  B ADDR   00B8H.5 A   
PCCU . . . . . . .  B ADDR   00F8H.4 A   
PCL. . . . . . . .  B ADDR   00F8H.2 A   
PCON . . . . . . .  D ADDR   0087H   A   
PCONA. . . . . . .  D ADDR   00B5H   A   
PI2C . . . . . . .  B ADDR   00F8H.0 A   
PIEE . . . . . . .  B ADDR   00F8H.7 A   
PKBI . . . . . . .  B ADDR   00F8H.1 A   
PLLEN. . . . . . .  B ADDR   00C8H.7 A   
PS . . . . . . . .  B ADDR   00B8H.4 A   
PSPI . . . . . . .  B ADDR   00F8H.3 A   
PSR. . . . . . . .  B ADDR   00B8H.4 A   
PST. . . . . . . .  B ADDR   00F8H.6 A   
PSW. . . . . . . .  D ADDR   00D0H   A   
PT0. . . . . . . .  B ADDR   00B8H.1 A   
PT0AD. . . . . . .  D ADDR   00F6H   A   
PT1. . . . . . . .  B ADDR   00B8H.3 A   
PWDRT. . . . . . .  B ADDR   00B8H.6 A   
PX0. . . . . . . .  B ADDR   00B8H.0 A   
PX1. . . . . . . .  B ADDR   00B8H.2 A   
A51 MACRO ASSEMBLER  EXAMPLE_1                                                            04/19/2016 12:12:57 PAGE    12

RB8. . . . . . . .  B ADDR   0098H.2 A   
REN. . . . . . . .  B ADDR   0098H.4 A   
RESET. . . . . . .  C ADDR   0021H   A   
RI . . . . . . . .  B ADDR   0098H.0 A   
RS0. . . . . . . .  B ADDR   00D0H.3 A   
RS1. . . . . . . .  B ADDR   00D0H.4 A   
RST. . . . . . . .  B ADDR   0090H.5 A   
RSTSRC . . . . . .  D ADDR   00DFH   A   
RTCCON . . . . . .  D ADDR   00D1H   A   
RTCH . . . . . . .  D ADDR   00D2H   A   
RTCL . . . . . . .  D ADDR   00D3H   A   
RXD. . . . . . . .  B ADDR   0090H.1 A   
R_WAIT . . . . . .  C ADDR   0024H   A   
SADDR. . . . . . .  D ADDR   00A9H   A   
SADEN. . . . . . .  D ADDR   00B9H   A   
SBUF . . . . . . .  D ADDR   0099H   A   
SCL. . . . . . . .  B ADDR   0090H.2 A   
SCON . . . . . . .  D ADDR   0098H   A   
SDA. . . . . . . .  B ADDR   0090H.3 A   
SI . . . . . . . .  B ADDR   00D8H.3 A   
SKIP_CLOCK . . . .  C ADDR   0084H   A   
SKIP_DECR. . . . .  C ADDR   0055H   A   
SKIP_INCR. . . . .  C ADDR   003BH   A   
SKIP_MUSIC . . . .  C ADDR   005DH   A   
SKIP_ROLL. . . . .  C ADDR   0039H   A   
SKIP_ROLL1 . . . .  C ADDR   0053H   A   
SM0. . . . . . . .  B ADDR   0098H.7 A   
SM1. . . . . . . .  B ADDR   0098H.6 A   
SM2. . . . . . . .  B ADDR   0098H.5 A   
SOUND. . . . . . .  C ADDR   008AH   A   
SOUND_OUTPUT . . .  B ADDR   0090H.7 A   
SP . . . . . . . .  D ADDR   0081H   A   
SPCTL. . . . . . .  D ADDR   00E2H   A   
SPDAT. . . . . . .  D ADDR   00E3H   A   
SPICLK . . . . . .  B ADDR   00A0H.5 A   
SPSTAT . . . . . .  D ADDR   00E1H   A   
SS . . . . . . . .  B ADDR   00A0H.4 A   
SSTAT. . . . . . .  D ADDR   00BAH   A   
STA. . . . . . . .  B ADDR   00D8H.5 A   
STO. . . . . . . .  B ADDR   00D8H.4 A   
T0 . . . . . . . .  B ADDR   0090H.2 A   
T1 . . . . . . . .  B ADDR   0080H.7 A   
TAMOD. . . . . . .  D ADDR   008FH   A   
TB8. . . . . . . .  B ADDR   0098H.3 A   
TCON . . . . . . .  D ADDR   0088H   A   
TCR20. . . . . . .  D ADDR   00C8H   A   
TCR21. . . . . . .  D ADDR   00F9H   A   
TDIR2. . . . . . .  B ADDR   00C8H.2 A   
TF0. . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . .  B ADDR   0088H.7 A   
TH0. . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . .  D ADDR   008DH   A   
TH2. . . . . . . .  D ADDR   00CDH   A   
TI . . . . . . . .  B ADDR   0098H.1 A   
TICR2. . . . . . .  D ADDR   00C9H   A   
TIFR2. . . . . . .  D ADDR   00E9H   A   
TISE2. . . . . . .  D ADDR   00DEH   A   
TL0. . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . .  D ADDR   008BH   A   
TL2. . . . . . . .  D ADDR   00CCH   A   
TMOD . . . . . . .  D ADDR   0089H   A   
TMOD20 . . . . . .  B ADDR   00C8H.0 A   
TMOD21 . . . . . .  B ADDR   00C8H.1 A   
TOR2H. . . . . . .  D ADDR   00CFH   A   
TOR2L. . . . . . .  D ADDR   00CEH   A   
TPCR2H . . . . . .  D ADDR   00CBH   A   
A51 MACRO ASSEMBLER  EXAMPLE_1                                                            04/19/2016 12:12:57 PAGE    13

TPCR2L . . . . . .  D ADDR   00CAH   A   
TR0. . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . .  B ADDR   0088H.6 A   
TRIM . . . . . . .  D ADDR   0096H   A   
TXD. . . . . . . .  B ADDR   0090H.0 A   
WAIT . . . . . . .  C ADDR   0019H   A   
WAIT1. . . . . . .  C ADDR   003EH   A   
WAIT2. . . . . . .  C ADDR   0064H   A   
WDCON. . . . . . .  D ADDR   00A7H   A   
WDL. . . . . . . .  D ADDR   00C1H   A   
WFEED1 . . . . . .  D ADDR   00C2H   A   
WFEED2 . . . . . .  D ADDR   00C3H   A   
XTAL1. . . . . . .  B ADDR   00B0H.1 A   
XTAL2. . . . . . .  B ADDR   00B0H.0 A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
