/* MollenOS
 *
 * Copyright 2017, Philip Meulengracht
 *
 * This program is free software : you can redistribute it and / or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation ? , either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.If not, see <http://www.gnu.org/licenses/>.
 *
 *
 * Interrupt Interface
 * - Contains the shared kernel interrupt interface
 *   that all sub-layers must conform to
 *
 * - ISA Interrupts should be routed to boot-processor without lowest-prio?
 */
#define __MODULE        "IRQS"
//#define __TRACE

#include <arch.h>
#include <arch/utils.h>
#include <assert.h>
#include <component/cpu.h>
#include <debug.h>
#include <interrupts.h>
#include <modules/manager.h>
#include <memoryspace.h>
#include <threading.h>

extern OsStatus_t ThreadingFpuException(MCoreThread_t *Thread);
extern OsStatus_t GetVirtualPageAttributes(SystemMemorySpace_t*, VirtualAddress_t, Flags_t*);
extern reg_t __getcr2(void);

static void
HardFault(
    _In_ Context_t* Registers,
    _In_ uintptr_t  PFAddress)
{
    uintptr_t Base  = 0;
    char *Name      = NULL;
    LogSetRenderMode(1);

    // Was it a page-fault?
    if (PFAddress != __MASK) {
        // Bit 1 - present status 
        // Bit 2 - write access
        // Bit 4 - user/kernel
        WRITELINE("page-fault address: 0x%" PRIxIN ", error-code 0x%" PRIxIN "", PFAddress, Registers->ErrorCode);
        WRITELINE("existing mapping for address: 0x%" PRIxIN "", GetMemorySpaceMapping(GetCurrentMemorySpace(), PFAddress));
        WRITELINE("existing attribs for address: 0x%" PRIxIN "", GetMemorySpaceAttributes(GetCurrentMemorySpace(), PFAddress));
    }

    // Locate which module
    if (DebugGetModuleByAddress(GetCurrentModule(), CONTEXT_IP(Registers), &Base, &Name) == OsSuccess) {
        uintptr_t Diff = CONTEXT_IP(Registers) - Base;
        WRITELINE("Faulty Address: 0x%" PRIxIN " (%s)", Diff, Name);
    }
    else {
        WRITELINE("Faulty Address: 0x%" PRIxIN "", CONTEXT_IP(Registers));
    }

    // Enter panic handler
    ArchDumpThreadContext(Registers);
    DebugPanic(FATAL_SCOPE_KERNEL, Registers, __MODULE,
        "Unhandled or fatal interrupt %" PRIuIN ", Error Code: %" PRIuIN ", Faulty Address: 0x%" PRIxIN "",
        Registers->Irq, Registers->ErrorCode, CONTEXT_IP(Registers));
}

void
ExceptionEntry(
    _In_ Context_t* Registers)
{
    uintptr_t        Address    = __MASK;
    int              IssueFixed = 0;
    SystemCpuCore_t* Core;

    // Handle IRQ
    if (Registers->Irq == 0) {      // Divide By Zero (Non-math instruction)
        SignalExecute(Registers, SIGFPE, NULL);
    }
    else if (Registers->Irq == 1) { // Single Step
        if (DebugSingleStep(Registers) == OsSuccess) {
            // Re-enable single-step
        }
        IssueFixed = 1;
    }
    else if (Registers->Irq == 2) { // NMI
        // Fall-through to kernel fault
    }
    else if (Registers->Irq == 3) { // Breakpoint
        DebugBreakpoint(Registers);
        IssueFixed = 1;
    }
    else if (Registers->Irq == 4) { // Overflow
        SignalExecute(Registers, SIGSEGV, NULL);
    }
    else if (Registers->Irq == 5) { // Bound Range Exceeded
        SignalExecute(Registers, SIGSEGV, NULL);
    }
    else if (Registers->Irq == 6) { // Invalid Opcode
        SignalExecute(Registers, SIGILL, NULL);
    }
    else if (Registers->Irq == 7) { // DeviceNotAvailable 
        // This might be because we need to restore fpu/sse state
        Core = GetCurrentProcessorCore();
        assert(Core->CurrentThread != NULL);
        if (ThreadingFpuException(Core->CurrentThread) != OsSuccess) {
            SignalExecute(Registers, SIGFPE, NULL);
        }
        else {
            IssueFixed = 1;
        }
    }
    else if (Registers->Irq == 8) { // Double Fault
        // Fall-through to kernel fault
    }
    else if (Registers->Irq == 9) { // Coprocessor Segment Overrun (Obsolete)
        // Fall-through to kernel fault
    }
    else if (Registers->Irq == 10) { // Invalid TSS
        // Fall-through to kernel fault
    }
    else if (Registers->Irq == 11) { // Segment Not Present
        SignalExecute(Registers, SIGSEGV, NULL);
    }
    else if (Registers->Irq == 12) { // Stack Segment Fault
        SignalExecute(Registers, SIGSEGV, NULL);
    }
    else if (Registers->Irq == 13) { // General Protection Fault
        Core = GetCurrentProcessorCore();
        assert(Core->CurrentThread != NULL);
        ERROR("%s: FAULT: 0x%" PRIxIN ", 0x%" PRIxIN "", 
            Core->CurrentThread->Name, Registers->ErrorCode, CONTEXT_IP(Registers));
        SignalExecute(Registers, SIGSEGV, NULL);
    }
    else if (Registers->Irq == 14) {    // Page Fault
        Address = (uintptr_t)__getcr2();

        // The first thing we must check before propegating events
        // is that we must check special locations
        if (Address == MEMORY_LOCATION_SIGNAL_RET) {
            SignalReturn(Registers);
        }

        // Final step is to see if kernel can handle the unallocated address
        if (DebugPageFault(Registers, Address) == OsSuccess) {
            IssueFixed = 1;
        }
        else {
            Core = GetCurrentProcessorCore();
            assert(Core->CurrentThread != NULL);
            ERROR("%s: MEMORY_ACCESS_FAULT: 0x%" PRIxIN ", 0x%" PRIxIN ", 0x%" PRIxIN "", 
                Core->CurrentThread->Name, Address, Registers->ErrorCode, CONTEXT_IP(Registers));
            SignalExecute(Registers, SIGSEGV, NULL);
        }
    }
    else if (Registers->Irq == 16 || Registers->Irq == 19) {    // FPU & SIMD Floating Point Exception
        SignalExecute(Registers, SIGFPE, NULL);
    }
    
    // Was the exception handled?
    if (!IssueFixed) {
        HardFault(Registers, Address);
    }
}
