// Seed: 2071047599
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output tri0 id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_40 = 0;
  always @(id_4);
  assign id_3 = id_2;
  wor  id_5 = -1;
  wire id_6 = id_1;
  assign (strong1, weak0) id_3 = -1;
endmodule
module module_1 #(
    parameter id_29 = 32'd50
) (
    input uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wand id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wor id_8,
    output tri1 id_9
    , id_44,
    input uwire id_10,
    input uwire id_11,
    output tri id_12,
    input wand id_13,
    output wand id_14,
    input wire id_15,
    output tri1 id_16,
    output wire id_17,
    output tri1 id_18,
    output tri0 id_19,
    input supply0 id_20,
    output tri1 id_21,
    input tri0 id_22,
    input tri id_23,
    output tri0 id_24,
    input wand id_25,
    input wor id_26,
    input tri id_27,
    input wand id_28,
    input supply1 _id_29,
    input uwire id_30,
    output tri1 id_31,
    inout supply1 id_32,
    output wand id_33,
    input tri1 id_34,
    output uwire id_35,
    input tri0 id_36,
    output wire id_37,
    input tri1 id_38,
    output uwire id_39,
    input uwire id_40,
    output wand id_41,
    input supply1 id_42
);
  wire [id_29  |  1 : -1  ==  -1] id_45;
  module_0 modCall_1 (
      id_45,
      id_45,
      id_45,
      id_45
  );
  wire [-1 'h0 : 1] id_46;
  id_47 :
  assert property (@(id_15 or posedge -1) id_28)
  else;
endmodule
