#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x121f062a0 .scope module, "MAC_tb" "MAC_tb" 2 36;
 .timescale 0 0;
v0x121f17f60_0 .var "clk", 0 0;
v0x121f18020_0 .var "expected_out", 18 0;
v0x121f180b0_0 .var/i "i", 31 0;
v0x121f18150_0 .var "inA", 7 0;
v0x121f18210_0 .var "inB", 7 0;
v0x121f182e0_0 .var "macc_clear", 0 0;
v0x121f183b0_0 .net "out", 18 0, v0x121f17e40_0;  1 drivers
S_0x121f06410 .scope module, "uut" "MAC" 2 44, 2 11 0, S_0x121f062a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 19 "out";
v0x121f17660_0 .net *"_ivl_0", 18 0, L_0x121f18440;  1 drivers
L_0x128068010 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x121f17720_0 .net *"_ivl_3", 10 0, L_0x128068010;  1 drivers
v0x121f177c0_0 .net *"_ivl_4", 18 0, L_0x121f185a0;  1 drivers
L_0x128068058 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x121f17870_0 .net *"_ivl_7", 10 0, L_0x128068058;  1 drivers
v0x121f17920_0 .net "add_out", 18 0, L_0x121f18840;  1 drivers
v0x121f17a00_0 .net "clk", 0 0, v0x121f17f60_0;  1 drivers
v0x121f17a90_0 .net "inA", 7 0, v0x121f18150_0;  1 drivers
v0x121f17b40_0 .net "inB", 7 0, v0x121f18210_0;  1 drivers
v0x121f17bf0_0 .net "macc_clear", 0 0, v0x121f182e0_0;  1 drivers
v0x121f17d20_0 .net "mult_out", 18 0, L_0x121f186e0;  1 drivers
v0x121f17db0_0 .net "mux_out", 18 0, L_0x121f18980;  1 drivers
v0x121f17e40_0 .var "out", 18 0;
E_0x121f05f30 .event posedge, v0x121f17a00_0;
L_0x121f18440 .concat [ 8 11 0 0], v0x121f18150_0, L_0x128068010;
L_0x121f185a0 .concat [ 8 11 0 0], v0x121f18210_0, L_0x128068058;
L_0x121f186e0 .arith/mult 19, L_0x121f18440, L_0x121f185a0;
L_0x121f18840 .arith/sum 19, L_0x121f186e0, v0x121f17e40_0;
S_0x121f05140 .scope module, "mux0" "mux2x1" 2 24, 2 1 0, S_0x121f06410;
 .timescale 0 0;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v0x121f052b0_0 .net "a", 18 0, L_0x121f18840;  alias, 1 drivers
v0x121f173f0_0 .net "b", 18 0, L_0x121f186e0;  alias, 1 drivers
v0x121f174a0_0 .net "muxout", 18 0, L_0x121f18980;  alias, 1 drivers
v0x121f17560_0 .net "sel", 0 0, v0x121f182e0_0;  alias, 1 drivers
L_0x121f18980 .functor MUXZ 19, L_0x121f18840, L_0x121f186e0, v0x121f182e0_0, C4<>;
    .scope S_0x121f06410;
T_0 ;
    %wait E_0x121f05f30;
    %load/vec4 v0x121f17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x121f17e40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x121f17db0_0;
    %assign/vec4 v0x121f17e40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x121f062a0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x121f17f60_0;
    %inv;
    %store/vec4 v0x121f17f60_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x121f062a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121f17f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121f182e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x121f18150_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x121f18210_0, 0, 8;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x121f18020_0, 0, 19;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121f182e0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x121f180b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x121f180b0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x121f180b0_0;
    %pad/s 8;
    %store/vec4 v0x121f18150_0, 0, 8;
    %load/vec4 v0x121f180b0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %store/vec4 v0x121f18210_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x121f18020_0;
    %load/vec4 v0x121f18150_0;
    %pad/u 19;
    %load/vec4 v0x121f18210_0;
    %pad/u 19;
    %mul;
    %add;
    %store/vec4 v0x121f18020_0, 0, 19;
    %load/vec4 v0x121f183b0_0;
    %load/vec4 v0x121f18020_0;
    %cmp/ne;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 2 82 "$display", "ERROR Expected %d, Got %d", v0x121f18020_0, v0x121f183b0_0 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 84 "$display", "MAC input %d, %d, MAC output correct (%d)", v0x121f18150_0, v0x121f18210_0, v0x121f183b0_0 {0 0 0};
T_2.3 ;
    %load/vec4 v0x121f180b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121f180b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121f182e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x121f183b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.4, 6;
    %vpi_call 2 94 "$display", "ERROR: Reset failed! Expected 0, Got %d", v0x121f183b0_0 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 96 "$display", "PASS: Reset successful, output is 0" {0 0 0};
T_2.5 ;
    %delay 10, 0;
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb.v";
