// Seed: 1519004641
module module_0 #(
    parameter id_1 = 32'd81,
    parameter id_2 = 32'd3
);
  logic [1 : 1] _id_1;
  ;
  wire [id_1 : id_1] _id_2;
  reg id_3;
  logic id_4[1 'b0 : -1];
  ;
  always @("" or posedge id_1) begin : LABEL_0
    $signed(22);
    ;
    id_3 = id_3++;
  end
  assign module_1.id_1 = 0;
  wire [id_2 : 1 'b0] id_5;
  always_latch
  fork
  join : SymbolIdentifier
  logic id_6;
  ;
  logic id_7;
  ;
  parameter id_8 = 1'b0;
  assign id_6 = -1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input wor id_2,
    inout supply0 id_3,
    input wor id_4
);
  parameter id_6 = 1 | {1{1'b0}};
  module_0 modCall_1 ();
endmodule
