{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553271194974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553271194976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 17:13:14 2019 " "Processing started: Fri Mar 22 17:13:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553271194976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553271194976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projet -c Projet " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projet -c Projet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553271194976 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553271195215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri3valV1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri3valV1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri3valV1-arch " "Found design unit 1: tri3valV1-arch" {  } { { "tri3valV1.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271195681 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri3valV1 " "Found entity 1: tri3valV1" {  } { { "tri3valV1.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271195681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553271195681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre-arch " "Found design unit 1: registre-arch" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271195682 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre " "Found entity 1: registre" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271195682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553271195682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri3valV1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri3valV1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri3valV1_tb-arch " "Found design unit 1: tri3valV1_tb-arch" {  } { { "tri3valV1_tb.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV1_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271195683 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri3valV1_tb " "Found entity 1: tri3valV1_tb" {  } { { "tri3valV1_tb.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV1_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271195683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553271195683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri3valV2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri3valV2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri3valV2-arch " "Found design unit 1: tri3valV2-arch" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271195683 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri3valV2 " "Found entity 1: tri3valV2" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271195683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553271195683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri3valV3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri3valV3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri3valV3-arch " "Found design unit 1: tri3valV3-arch" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271195684 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri3valV3 " "Found entity 1: tri3valV3" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271195684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553271195684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri3valV2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri3valV2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri3valV2_tb-arch " "Found design unit 1: tri3valV2_tb-arch" {  } { { "tri3valV2_tb.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271195685 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri3valV2_tb " "Found entity 1: tri3valV2_tb" {  } { { "tri3valV2_tb.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271195685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553271195685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri3valV3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri3valV3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri3valV3_tb-arch " "Found design unit 1: tri3valV3_tb-arch" {  } { { "tri3valV3_tb.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271195686 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri3valV3_tb " "Found entity 1: tri3valV3_tb" {  } { { "tri3valV3_tb.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271195686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553271195686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tri3valV2 " "Elaborating entity \"tri3valV2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1553271195768 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minAB tri3valV2.vhd(53) " "VHDL Process Statement warning at tri3valV2.vhd(53): signal \"minAB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271195771 "|tri3valV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxAB tri3valV2.vhd(54) " "VHDL Process Statement warning at tri3valV2.vhd(54): signal \"maxAB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271195771 "|tri3valV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minAB tri3valV2.vhd(56) " "VHDL Process Statement warning at tri3valV2.vhd(56): signal \"minAB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271195771 "|tri3valV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigMax tri3valV2.vhd(57) " "VHDL Process Statement warning at tri3valV2.vhd(57): signal \"sigMax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271195772 "|tri3valV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minAB tri3valV2.vhd(59) " "VHDL Process Statement warning at tri3valV2.vhd(59): signal \"minAB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271195772 "|tri3valV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxAB tri3valV2.vhd(60) " "VHDL Process Statement warning at tri3valV2.vhd(60): signal \"maxAB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271195772 "|tri3valV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minAB tri3valV2.vhd(62) " "VHDL Process Statement warning at tri3valV2.vhd(62): signal \"minAB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271195772 "|tri3valV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxAB tri3valV2.vhd(63) " "VHDL Process Statement warning at tri3valV2.vhd(63): signal \"maxAB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271195772 "|tri3valV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sigMin tri3valV2.vhd(41) " "VHDL Process Statement warning at tri3valV2.vhd(41): inferring latch(es) for signal or variable \"sigMin\", which holds its previous value in one or more paths through the process" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553271195772 "|tri3valV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMin\[0\] tri3valV2.vhd(41) " "Inferred latch for \"sigMin\[0\]\" at tri3valV2.vhd(41)" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271195772 "|tri3valV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMin\[1\] tri3valV2.vhd(41) " "Inferred latch for \"sigMin\[1\]\" at tri3valV2.vhd(41)" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271195772 "|tri3valV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMin\[2\] tri3valV2.vhd(41) " "Inferred latch for \"sigMin\[2\]\" at tri3valV2.vhd(41)" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271195772 "|tri3valV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMin\[3\] tri3valV2.vhd(41) " "Inferred latch for \"sigMin\[3\]\" at tri3valV2.vhd(41)" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271195772 "|tri3valV2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre registre:reg_A " "Elaborating entity \"registre\" for hierarchy \"registre:reg_A\"" {  } { { "tri3valV2.vhd" "reg_A" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553271195775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigMin\[0\] " "Latch sigMin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registre:reg_C\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal registre:reg_C\|q\[3\]" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553271196370 ""}  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553271196370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigMin\[1\] " "Latch sigMin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registre:reg_C\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal registre:reg_C\|q\[3\]" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553271196370 ""}  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553271196370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigMin\[2\] " "Latch sigMin\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registre:reg_C\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal registre:reg_C\|q\[2\]" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553271196371 ""}  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553271196371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigMin\[3\] " "Latch sigMin\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registre:reg_C\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal registre:reg_C\|q\[3\]" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553271196371 ""}  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553271196371 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1553271196607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1553271196945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271196945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1553271197009 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1553271197009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1553271197009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1553271197009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553271197019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 17:13:17 2019 " "Processing ended: Fri Mar 22 17:13:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553271197019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553271197019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553271197019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553271197019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553271199020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553271199021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 17:13:18 2019 " "Processing started: Fri Mar 22 17:13:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553271199021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1553271199021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projet -c Projet " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projet -c Projet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1553271199022 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1553271199056 ""}
{ "Info" "0" "" "Project  = Projet" {  } {  } 0 0 "Project  = Projet" 0 0 "Fitter" 0 0 1553271199058 ""}
{ "Info" "0" "" "Revision = Projet" {  } {  } 0 0 "Revision = Projet" 0 0 "Fitter" 0 0 1553271199058 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1553271199180 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projet 5CSEMA6F31C6 " "Selected device 5CSEMA6F31C6 for design \"Projet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553271199184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553271199251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553271199252 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA6F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA6F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1553271199451 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553271199638 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553271199676 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1553271200336 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Max\[0\] " "Pin Max\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Max[0] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Max[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Max\[1\] " "Pin Max\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Max[1] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Max[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Max\[2\] " "Pin Max\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Max[2] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Max[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Max\[3\] " "Pin Max\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Max[3] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Max[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min\[0\] " "Pin Min\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Min[0] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Min[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min\[1\] " "Pin Min\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Min[1] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Min[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min\[2\] " "Pin Min\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Min[2] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Min[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min\[3\] " "Pin Min\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Min[3] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Min[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Med\[0\] " "Pin Med\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Med[0] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Med[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Med\[1\] " "Pin Med\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Med[1] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Med[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Med\[2\] " "Pin Med\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Med[2] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Med[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Med\[3\] " "Pin Med\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Med[3] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Med[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clock } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 14 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reset } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 14 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inC\[0\] " "Pin inC\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { inC[0] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 15 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inC\[1\] " "Pin inC\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { inC[1] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 15 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inB\[1\] " "Pin inB\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { inB[1] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 15 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[1\] " "Pin inA\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { inA[1] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 15 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[0\] " "Pin inA\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { inA[0] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 15 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inB\[0\] " "Pin inB\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { inB[0] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 15 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[2\] " "Pin inA\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { inA[2] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 15 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inB\[2\] " "Pin inB\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { inB[2] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 15 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inA\[3\] " "Pin inA\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { inA[3] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 15 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inB\[3\] " "Pin inB\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { inB[3] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 15 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inC\[2\] " "Pin inC\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { inC[2] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 15 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inC\[3\] " "Pin inC\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { inC[3] } } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 15 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1553271201099 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1553271201099 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1553271222010 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 24 global CLKCTRL_G8 " "clock~inputCLKENA0 with 24 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1553271222782 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1553271222782 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553271222897 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1553271226167 ""}
{ "Info" "ISTA_SDC_FOUND" "Projet.sdc " "Reading SDC File: 'Projet.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1553271226168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1553271226170 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "sigMax\[0\]~2\|combout " "Node \"sigMax\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|datac " "Node \"LessThan2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|combout " "Node \"LessThan2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|datae " "Node \"LessThan2~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|combout " "Node \"LessThan2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""} { "Warning" "WSTA_SCC_NODE" "sigMax\[2\]~4\|dataa " "Node \"sigMax\[2\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""} { "Warning" "WSTA_SCC_NODE" "sigMax\[2\]~4\|combout " "Node \"sigMax\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|datac " "Node \"LessThan2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""} { "Warning" "WSTA_SCC_NODE" "sigMax\[3\]~5\|dataa " "Node \"sigMax\[3\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""} { "Warning" "WSTA_SCC_NODE" "sigMax\[3\]~5\|combout " "Node \"sigMax\[3\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|datad " "Node \"LessThan2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""} { "Warning" "WSTA_SCC_NODE" "sigMax\[1\]~3\|dataa " "Node \"sigMax\[1\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""} { "Warning" "WSTA_SCC_NODE" "sigMax\[1\]~3\|combout " "Node \"sigMax\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|datad " "Node \"LessThan2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""} { "Warning" "WSTA_SCC_NODE" "sigMax\[0\]~2\|datab " "Node \"sigMax\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271226174 ""}  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 31 -1 0 } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1553271226174 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "registre:reg_A\|q\[0\] " "Node: registre:reg_A\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553271226177 "|tri3valV2|registre:reg_A|q[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1553271226179 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1553271226179 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1553271226180 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1553271226180 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000        clock " "   2.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1553271226180 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1553271226180 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1553271226198 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553271226199 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553271226200 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1553271226200 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1553271226201 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1553271226201 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1553271226217 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1553271226218 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1553271226218 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:26 " "Fitter preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553271226386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1553271245051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553271245546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1553271245556 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1553271247589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553271247589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1553271248599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1553271263839 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1553271263839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553271269455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1553271269471 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1553271269471 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1553271270510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553271270620 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA6F31C6 " "Timing characteristics of device 5CSEMA6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1553271270620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553271271416 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553271271496 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA6F31C6 " "Timing characteristics of device 5CSEMA6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1553271271496 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553271272264 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553271275197 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/output_files/Projet.fit.smsg " "Generated suppressed messages file /home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/output_files/Projet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1553271276154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1699 " "Peak virtual memory: 1699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553271276565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 17:14:36 2019 " "Processing ended: Fri Mar 22 17:14:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553271276565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553271276565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553271276565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553271276565 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1553271278841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553271278842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 17:14:38 2019 " "Processing started: Fri Mar 22 17:14:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553271278842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1553271278842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projet -c Projet " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projet -c Projet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1553271278843 ""}
{ "Info" "IASM_ASM_ADVANCE_INFO" "5CSEMA6F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA6F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 115015 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Assembler" 0 -1 1553271279588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553271279698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 17:14:39 2019 " "Processing ended: Fri Mar 22 17:14:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553271279698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553271279698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553271279698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1553271279698 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1553271279799 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1553271281392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553271281394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 17:14:41 2019 " "Processing started: Fri Mar 22 17:14:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553271281394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553271281394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projet -c Projet " "Command: quartus_sta Projet -c Projet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553271281397 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1553271281431 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553271281994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1553271282065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1553271282065 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1553271283285 ""}
{ "Info" "ISTA_SDC_FOUND" "Projet.sdc " "Reading SDC File: 'Projet.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1553271283385 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1553271283387 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "sigMax\[0\]~2\|combout " "Node \"sigMax\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|datab " "Node \"LessThan2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|combout " "Node \"LessThan2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|datab " "Node \"LessThan2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|combout " "Node \"LessThan2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""} { "Warning" "WSTA_SCC_NODE" "sigMax\[3\]~5\|datac " "Node \"sigMax\[3\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""} { "Warning" "WSTA_SCC_NODE" "sigMax\[3\]~5\|combout " "Node \"sigMax\[3\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|dataa " "Node \"LessThan2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""} { "Warning" "WSTA_SCC_NODE" "sigMax\[1\]~3\|dataa " "Node \"sigMax\[1\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""} { "Warning" "WSTA_SCC_NODE" "sigMax\[1\]~3\|combout " "Node \"sigMax\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|datad " "Node \"LessThan2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""} { "Warning" "WSTA_SCC_NODE" "sigMax\[2\]~4\|datad " "Node \"sigMax\[2\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""} { "Warning" "WSTA_SCC_NODE" "sigMax\[2\]~4\|combout " "Node \"sigMax\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~1\|datac " "Node \"LessThan2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""} { "Warning" "WSTA_SCC_NODE" "sigMax\[0\]~2\|dataa " "Node \"sigMax\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271283389 ""}  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 31 -1 0 } } { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 57 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1553271283389 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "registre:reg_A\|q\[0\] " "Node: registre:reg_A\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553271283395 "|tri3valV2|registre:reg_A|q[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1553271283396 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1553271283397 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1553271283404 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1553271283411 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1553271283411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.981 " "Worst-case setup slack is -4.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271283412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271283412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.981       -32.947 clock  " "   -4.981       -32.947 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271283412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553271283412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.372 " "Worst-case hold slack is 0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271283413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271283413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372         0.000 clock  " "    0.372         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271283413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553271283413 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553271283414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553271283415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.401 " "Worst-case minimum pulse width slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271283416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271283416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clock  " "    0.401         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271283416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553271283416 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1553271283436 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1553271283489 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA6F31C6 " "Timing characteristics of device 5CSEMA6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1553271283489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1553271286978 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "registre:reg_A\|q\[0\] " "Node: registre:reg_A\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553271287048 "|tri3valV2|registre:reg_A|q[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1553271287048 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1553271287050 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1553271287050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.079 " "Worst-case setup slack is -5.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271287051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271287051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.079       -34.008 clock  " "   -5.079       -34.008 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271287051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553271287051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.370 " "Worst-case hold slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271287052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271287052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370         0.000 clock  " "    0.370         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271287052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553271287052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553271287053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553271287054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.328 " "Worst-case minimum pulse width slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271287056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271287056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328         0.000 clock  " "    0.328         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271287056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553271287056 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1553271287071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1553271287198 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA6F31C6 " "Timing characteristics of device 5CSEMA6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1553271287198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1553271288140 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "registre:reg_A\|q\[0\] " "Node: registre:reg_A\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553271288205 "|tri3valV2|registre:reg_A|q[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288206 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1553271288207 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1553271288207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.958 " "Worst-case setup slack is -1.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.958       -10.506 clock  " "   -1.958       -10.506 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553271288208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 clock  " "    0.203         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553271288210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553271288211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553271288212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.418 " "Worst-case minimum pulse width slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418         0.000 clock  " "    0.418         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553271288213 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1553271288228 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "registre:reg_A\|q\[0\] " "Node: registre:reg_A\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553271288571 "|tri3valV2|registre:reg_A|q[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288571 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1553271288571 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1553271288571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.646 " "Worst-case setup slack is -1.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.646        -8.715 clock  " "   -1.646        -8.715 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553271288572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190         0.000 clock  " "    0.190         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553271288574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553271288575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1553271288576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.418 " "Worst-case minimum pulse width slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418         0.000 clock  " "    0.418         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553271288577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553271288577 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1553271289553 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1553271289553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1105 " "Peak virtual memory: 1105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553271289588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 17:14:49 2019 " "Processing ended: Fri Mar 22 17:14:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553271289588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553271289588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553271289588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553271289588 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553271292374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553271292375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 17:14:52 2019 " "Processing started: Fri Mar 22 17:14:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553271292375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553271292375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Projet -c Projet " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Projet -c Projet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553271292376 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1553271293170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553271293251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 17:14:53 2019 " "Processing ended: Fri Mar 22 17:14:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553271293251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553271293251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553271293251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553271293251 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus II Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553271293351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553271427043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553271427044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 17:17:06 2019 " "Processing started: Fri Mar 22 17:17:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553271427044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1553271427044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Projet -c Projet --netlist_type=sgate " "Command: quartus_rpp Projet -c Projet --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1553271427044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553271427095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 17:17:07 2019 " "Processing ended: Fri Mar 22 17:17:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553271427095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553271427095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553271427095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1553271427095 ""}
