// Seed: 1440068733
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  output wand id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8  = id_10;
  assign id_15 = -1;
  assign id_16 = -1;
endmodule
module module_1 #(
    parameter id_15 = 32'd42,
    parameter id_18 = 32'd32,
    parameter id_4  = 32'd34,
    parameter id_9  = 32'd7
) (
    input  wand  id_0,
    input  wand  id_1,
    output tri1  id_2,
    output uwire id_3,
    input  tri   _id_4,
    input  tri0  id_5,
    input  tri0  id_6,
    input  tri   id_7
);
  wire _id_9;
  ;
  reg [1 : id_9]
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      _id_15,
      id_16,
      id_17,
      _id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23;
  parameter id_24 = 1;
  struct packed {logic id_25;} id_26 = -1;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24
  );
  always id_26 = -1;
  assign id_26.id_25[-1] = id_24;
  wire [-1 : id_15] id_27;
  wire [id_18 : ~  id_4] id_28;
  always @(1 or -1) id_14 = -1 + id_23;
  wire id_29;
  assign id_2 = -1'h0;
  wire id_30;
endmodule
