0.7
2020.2
Oct 14 2022
05:07:14
/home/user/Desktop/lab2_2/lab2_2.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
/home/user/Desktop/lab2_2/lab2_2.srcs/sim_1/imports/sim_sources/testbench.sv,1738881537,systemVerilog,,,,testbench,,uvm,,,,,,
/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Control.sv,1738881537,systemVerilog,/home/user/Desktop/lab2_2/lab2_2.srcs/sim_1/imports/sim_sources/testbench.sv;/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/HexDriver.sv;/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Processor.sv;/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Reg_4.sv;/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Register_unit.sv;/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Router.sv;/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Synchronizers.sv;/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/compute.sv,/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/HexDriver.sv,,$unit_Control_sv_1600465912;control,,uvm,,,,,,
/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/HexDriver.sv,1738881537,systemVerilog,,/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Processor.sv,,HexDriver,,uvm,,,,,,
/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Processor.sv,1738881537,systemVerilog,,/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Reg_4.sv,,Processor,,uvm,,,,,,
/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Reg_4.sv,1738881537,systemVerilog,,/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Register_unit.sv,,reg_4,,uvm,,,,,,
/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Register_unit.sv,1738881537,systemVerilog,,/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Router.sv,,register_unit,,uvm,,,,,,
/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Router.sv,1738881537,systemVerilog,,/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Synchronizers.sv,,router,,uvm,,,,,,
/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/Synchronizers.sv,1738881537,systemVerilog,,/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/compute.sv,,sync_debounce,,uvm,,,,,,
/home/user/Desktop/lab2_2/lab2_2.srcs/sources_1/imports/design_source/compute.sv,1738881537,systemVerilog,,/home/user/Desktop/lab2_2/lab2_2.srcs/sim_1/imports/sim_sources/testbench.sv,,compute,,uvm,,,,,,
