# DV_learning

DV 學習資源

1. SystemVerilog 基礎
   https://www.cnblogs.com/xianyuIC/category/2180418.html

2. SystemVerilog OOP 基礎
   https://youtu.be/U18k9TDP5uw?si=cmJBvZqonIgAiKI

3. SystemVerilog, UVM, DV 介紹基礎
   https://github.com/obugss/ebook

4. Verilog 教學練習網站
   https://chipdev.io/

5. SystemVerilog 教學練習網站
   https://www.chipverify.com/

6. Online SystemVerilog compiler
   https://edaplayground.com/home

7. VLSI Verify
   https://vlsiverify.com/
