
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    15286026                       # Number of ticks simulated
final_tick                                   15286026                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  21180                       # Simulator instruction rate (inst/s)
host_op_rate                                    22934                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              449232376                       # Simulator tick rate (ticks/s)
host_mem_usage                                 787012                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                         720                       # Number of instructions simulated
sim_ops                                           780                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.bytes_read::cpu0.inst          112                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst          112                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst          112                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst          112                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           448                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst          112                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst          112                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst          112                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst          112                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          448                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            7                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst            7                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst            7                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst            7                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             28                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst      7326953                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst      7326953                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst      7326953                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst      7326953                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total         29307814                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst      7326953                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst      7326953                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst      7326953                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst      7326953                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total     29307814                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst      7326953                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst      7326953                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst      7326953                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst      7326953                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total        29307814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::cpu0.inst           3984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            572                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               4556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst         3984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu0.data          240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data             60                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 60                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         260630199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          37419798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             298049997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    260630199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        260630199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data         15700614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15700614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        260630199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         53120412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            313750611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         386                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         60                       # Number of write requests accepted
system.mem_ctrls.readBursts                       386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       60                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  24576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    4556                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  240                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      15035412                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                   131                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                   249                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                   60                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           34                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    687.058824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   494.841810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.815272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            5     14.71%     14.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            1      2.94%     17.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            5     14.71%     32.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2      5.88%     38.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      2.94%     41.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      5.88%     47.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18     52.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           34                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    141.985915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    121.622366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                      1391762                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 8591762                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    1920000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      3624.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22374.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1607.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       133.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    298.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.03                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      345                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      30                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.85                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33711.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE         207060                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF          260000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT         7596790                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadReq                 414                       # Transaction distribution
system.membus.trans_dist::ReadResp                414                       # Transaction distribution
system.membus.trans_dist::WriteReq                 63                       # Transaction distribution
system.membus.trans_dist::WriteResp                63                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.nvmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.nvmem.port          448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         4796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         5256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    5256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::2                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.membus.reqLayer1.occupancy               41624                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8624                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer5.occupancy              728254                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1422016                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              9.3                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.cpu_clk_domain1.clock                      769                       # Clock period in ticks
system.cpu_clk_domain2.clock                      833                       # Clock period in ticks
system.cpu_clk_domain3.clock                      909                       # Clock period in ticks
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf2.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf2.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf2.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf2.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf2.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf2.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.tol2bus.trans_dist::ReadReq                414                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               413                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                63                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               63                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         4096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side          112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side            4                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side            4                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side          112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side            4                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   5252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples                0                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                 nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0                       # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  0                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             391397                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            473888                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            303854                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy             13810                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy              1032                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            13900                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy              886                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy            13612                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy             1026                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.l2.prefetcher.prefetcher.num_hwpf_identified            0                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr            0                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache            0                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page            0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_uncacheable_latency::cpu0.inst     12755122                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu0.data      7127264                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu1.inst       292408                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu2.inst       304537                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu3.inst       311599                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     20790930                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu0.data      1120286                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu1.data        18871                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu2.data        18806                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu3.data        19198                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      1177161                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu0.inst     12755122                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu0.data      8247550                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu1.inst       292408                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu1.data        18871                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu2.inst       304537                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu2.data        18806                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu3.inst       311599                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu3.data        19198                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     21968091                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu2.inst          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu3.inst          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu0.inst          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu1.inst          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu2.inst          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu3.inst          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.branchPred.lookups                    114                       # Number of BP lookups
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect               33                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                  60                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                     45                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            75.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                     19                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                           21410                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              7034                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                           748                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                        114                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches                64                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                          384                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                     68                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                      256                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                   34                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples              7464                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.108521                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.517430                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                    7080     94.86%     94.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     170      2.28%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                       2      0.03%     97.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     212      2.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total                7464                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.005325                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.034937                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    6980                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                   75                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                      383                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                    26                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                   8                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                    8                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                   795                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                    6                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                    26                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    6987                       # Number of cycles rename is idle
system.cpu0.rename.serializeStallCycles            70                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                      376                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                    5                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                   795                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands                880                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups                 3987                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups            1372                       # Number of integer rename lookups
system.cpu0.rename.CommittedMaps                  841                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                      37                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                 4                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts             1                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                        8                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                 136                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores                 62                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                       793                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                  2                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                      934                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsExamined             19                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined           15                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples         7464                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.125134                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.405827                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0               6678     89.47%     89.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1                696      9.32%     98.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2                 32      0.43%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3                 58      0.78%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total           7464                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                    12     92.31%     92.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    1      7.69%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                  595     63.70%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                 277     29.66%     93.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite                 62      6.64%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                   934                       # Type of FU issued
system.cpu0.iq.rate                          0.043624                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                         13                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013919                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads              9345                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes              814                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses          788                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                   947                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          142                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                    26                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts                795                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                  136                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                  62                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                 2                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect           25                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                  25                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                  931                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                  276                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts                3                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                         338                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                     108                       # Number of branches executed
system.cpu0.iew.exec_stores                        62                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.043484                       # Inst execution rate
system.cpu0.iew.wb_sent                           930                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                          788                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                      472                       # num instructions producing a value
system.cpu0.iew.wb_consumers                      971                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.036805                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.486097                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts             33                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls              1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts               25                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples         7438                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.102044                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.415115                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0         6894     92.69%     92.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1          402      5.40%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2           77      1.04%     99.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3           60      0.81%     99.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4            3      0.04%     99.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5            1      0.01%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6            1      0.01%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total         7438                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts                 699                       # Number of instructions committed
system.cpu0.commit.committedOps                   759                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                           195                       # Number of memory references committed
system.cpu0.commit.loads                          133                       # Number of loads committed
system.cpu0.commit.membars                          0                       # Number of memory barriers committed
system.cpu0.commit.branches                        89                       # Number of branches committed
system.cpu0.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                      683                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                   5                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu             564     74.31%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead            133     17.52%     91.83% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite            62      8.17%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total              759                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                        8230                       # The number of ROB reads
system.cpu0.rob.rob_writes                       1612                       # The number of ROB writes
system.cpu0.timesIdled                            297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          13946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                        699                       # Number of Instructions Simulated
system.cpu0.committedOps                          759                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                             30.629471                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                       30.629471                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.032648                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.032648                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                    1386                       # number of integer regfile reads
system.cpu0.int_regfile_writes                    496                       # number of integer regfile writes
system.cpu0.cc_regfile_reads                     3196                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                     353                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                   7709                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                     1                       # number of misc regfile writes
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.icache.blocked_cycles::no_mshrs         2443                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.852941                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst     16172845                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total     16172845                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst     16172845                       # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total     16172845                       # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst          inf                       # average overall mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data      8854814                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      8854814                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data      1851926                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      1851926                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data     10706740                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     10706740                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                      6                       # Number of BP lookups
system.cpu1.branchPred.condPredicted                1                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect                2                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                   5                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                             392                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles                72                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                            14                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                          6                       # Number of branches that fetch encountered
system.cpu1.fetch.Cycles                            6                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                      6                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.PendingQuiesceStallCycles           61                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                        7                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                    3                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples               142                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.098592                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.509622                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                     136     95.77%     95.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                       2      1.41%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                       0      0.00%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                       4      2.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                 142                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.015306                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.035714                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                     134                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                        6                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                     2                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                   1                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                    1                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                    11                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                    1                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                     2                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                     135                       # Number of cycles rename is idle
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                        5                       # Number of cycles rename is running
system.cpu1.rename.RenamedInsts                    11                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands                  9                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups                   59                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups              14                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                    6                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                       3                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                 1                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                  1                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                        10                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                  1                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                       11                       # Number of instructions issued
system.cpu1.iq.issued_per_cycle::samples          142                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.077465                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.293522                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0                132     92.96%     92.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                  9      6.34%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                  1      0.70%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total            142                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                   10     90.91%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                   0      0.00%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                  1      9.09%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                    11                       # Type of FU issued
system.cpu1.iq.rate                          0.028061                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads               164                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes               11                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses           10                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                    11                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                     2                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts                 11                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                   1                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                 1                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                   1                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                   10                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts                1                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                           1                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                       3                       # Number of branches executed
system.cpu1.iew.exec_stores                         1                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.025510                       # Inst execution rate
system.cpu1.iew.wb_sent                            10                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                           10                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                        5                       # num instructions producing a value
system.cpu1.iew.wb_consumers                        9                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.025510                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.555556                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts              3                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls              1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts                1                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples          139                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.050360                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.219477                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0          132     94.96%     94.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1            7      5.04%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total          139                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts                   7                       # Number of instructions committed
system.cpu1.commit.committedOps                     7                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                             1                       # Number of memory references committed
system.cpu1.commit.loads                            0                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.branches                         3                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                        6                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                   0                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu               6     85.71%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead              0      0.00%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite             1     14.29%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total                7                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                         149                       # The number of ROB reads
system.cpu1.rob.rob_writes                         22                       # The number of ROB writes
system.cpu1.timesIdled                              5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                            250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                          7                       # Number of Instructions Simulated
system.cpu1.committedOps                            7                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                             56.000000                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                       56.000000                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.017857                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.017857                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                      11                       # number of integer regfile reads
system.cpu1.int_regfile_writes                      5                       # number of integer regfile writes
system.cpu1.cc_regfile_reads                       30                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                       2                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                    175                       # number of misc regfile reads
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.icache.blocked_cycles::no_mshrs          195                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           65                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst       387175                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total       387175                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst       387175                       # number of overall MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::total       387175                       # number of overall MSHR uncacheable cycles
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst          inf                       # average overall mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data        31511                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total        31511                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data        31511                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total        31511                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                      6                       # Number of BP lookups
system.cpu2.branchPred.condPredicted                1                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect                2                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                   5                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                             373                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles                72                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                            14                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                          6                       # Number of branches that fetch encountered
system.cpu2.fetch.Cycles                            6                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                      6                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.PendingQuiesceStallCycles           59                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.CacheLines                        7                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                    3                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples               140                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.100000                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.513137                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                     134     95.71%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       2      1.43%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0      0.00%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       4      2.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                 140                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.016086                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.037534                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                     132                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                        6                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                     2                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                   1                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                    1                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                    11                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                    1                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                     2                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                     133                       # Number of cycles rename is idle
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                        5                       # Number of cycles rename is running
system.cpu2.rename.RenamedInsts                    11                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands                  9                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups                   59                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups              14                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                    6                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                       3                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                 1                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  1                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                        10                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                  1                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                       11                       # Number of instructions issued
system.cpu2.iq.issued_per_cycle::samples          140                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.078571                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.295478                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                130     92.86%     92.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  9      6.43%     99.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  1      0.71%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total            140                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                   10     90.91%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0      0.00%     90.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  1      9.09%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                    11                       # Type of FU issued
system.cpu2.iq.rate                          0.029491                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads               162                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes               11                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses           10                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                    11                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                     2                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts                 11                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                   1                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                 1                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                   1                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                   10                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                1                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                           1                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                       3                       # Number of branches executed
system.cpu2.iew.exec_stores                         1                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.026810                       # Inst execution rate
system.cpu2.iew.wb_sent                            10                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                           10                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                        5                       # num instructions producing a value
system.cpu2.iew.wb_consumers                        9                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.026810                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.555556                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts              3                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls              1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts                1                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples          137                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.051095                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.220999                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0          130     94.89%     94.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            7      5.11%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total          137                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts                   7                       # Number of instructions committed
system.cpu2.commit.committedOps                     7                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                             1                       # Number of memory references committed
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.branches                         3                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                        6                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               6     85.71%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             1     14.29%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total                7                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                         147                       # The number of ROB reads
system.cpu2.rob.rob_writes                         22                       # The number of ROB writes
system.cpu2.timesIdled                              5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                            233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                          7                       # Number of Instructions Simulated
system.cpu2.committedOps                            7                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                             53.285714                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                       53.285714                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.018767                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.018767                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                      11                       # number of integer regfile reads
system.cpu2.int_regfile_writes                      5                       # number of integer regfile writes
system.cpu2.cc_regfile_reads                       30                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                       2                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                    173                       # number of misc regfile reads
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.icache.blocked_cycles::no_mshrs          188                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    62.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_uncacheable_latency::cpu2.inst       398911                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.icache.ReadReq_mshr_uncacheable_latency::total       398911                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.icache.overall_mshr_uncacheable_latency::cpu2.inst       398911                       # number of overall MSHR uncacheable cycles
system.cpu2.icache.overall_mshr_uncacheable_latency::total       398911                       # number of overall MSHR uncacheable cycles
system.cpu2.icache.ReadReq_avg_mshr_uncacheable_latency::cpu2.inst          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.icache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.icache.overall_avg_mshr_uncacheable_latency::cpu2.inst          inf                       # average overall mshr uncacheable latency
system.cpu2.icache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data        31720                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total        31720                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data        31720                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total        31720                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                      6                       # Number of BP lookups
system.cpu3.branchPred.condPredicted                1                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect                2                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                   5                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                             350                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles                72                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                            14                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                          6                       # Number of branches that fetch encountered
system.cpu3.fetch.Cycles                            6                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                      6                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.PendingQuiesceStallCycles           56                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.CacheLines                        7                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                    3                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples               137                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.102190                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.518548                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                     131     95.62%     95.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       2      1.46%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0      0.00%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       4      2.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                 137                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.017143                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.040000                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                     129                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                        6                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                     2                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                   1                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                    1                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                    11                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                    1                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                     2                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                     130                       # Number of cycles rename is idle
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                        5                       # Number of cycles rename is running
system.cpu3.rename.RenamedInsts                    11                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands                  9                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups                   59                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups              14                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                    6                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                       3                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                 1                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  1                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                        10                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                  1                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                       11                       # Number of instructions issued
system.cpu3.iq.issued_per_cycle::samples          137                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.080292                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.298486                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                127     92.70%     92.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  9      6.57%     99.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  1      0.73%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total            137                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                   10     90.91%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0      0.00%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  1      9.09%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                    11                       # Type of FU issued
system.cpu3.iq.rate                          0.031429                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads               159                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes               11                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses           10                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                    11                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                     2                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts                 11                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                   1                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                 1                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                   1                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                   10                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                1                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                           1                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                       3                       # Number of branches executed
system.cpu3.iew.exec_stores                         1                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.028571                       # Inst execution rate
system.cpu3.iew.wb_sent                            10                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                           10                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                        5                       # num instructions producing a value
system.cpu3.iew.wb_consumers                        9                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.028571                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.555556                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts              3                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls              1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts                1                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples          134                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.052239                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.223343                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0          127     94.78%     94.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            7      5.22%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total          134                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts                   7                       # Number of instructions committed
system.cpu3.commit.committedOps                     7                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                             1                       # Number of memory references committed
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.branches                         3                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                        6                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               6     85.71%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0      0.00%     85.71% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             1     14.29%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total                7                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                         144                       # The number of ROB reads
system.cpu3.rob.rob_writes                         22                       # The number of ROB writes
system.cpu3.timesIdled                              5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                            213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                          7                       # Number of Instructions Simulated
system.cpu3.committedOps                            7                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                             50.000000                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                       50.000000                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.020000                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.020000                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                      11                       # number of integer regfile reads
system.cpu3.int_regfile_writes                      5                       # number of integer regfile writes
system.cpu3.cc_regfile_reads                       30                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                       2                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                    170                       # number of misc regfile reads
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.icache.blocked_cycles::no_mshrs          176                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    58.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_uncacheable_latency::cpu3.inst       407705                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.icache.ReadReq_mshr_uncacheable_latency::total       407705                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.icache.overall_mshr_uncacheable_latency::cpu3.inst       407705                       # number of overall MSHR uncacheable cycles
system.cpu3.icache.overall_mshr_uncacheable_latency::total       407705                       # number of overall MSHR uncacheable cycles
system.cpu3.icache.ReadReq_avg_mshr_uncacheable_latency::cpu3.inst          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.icache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.icache.overall_avg_mshr_uncacheable_latency::cpu3.inst          inf                       # average overall mshr uncacheable latency
system.cpu3.icache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data        32124                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total        32124                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data        32124                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total        32124                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                       14280                       # Number of ticks simulated
final_tick                                   15300306                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 117343                       # Simulator instruction rate (inst/s)
host_op_rate                                   126939                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2312498                       # Simulator tick rate (ticks/s)
host_mem_usage                                 790084                       # Number of bytes of host memory used
host_seconds                                     0.01                       # Real time elapsed on the host
sim_insts                                         721                       # Number of instructions simulated
sim_ops                                           782                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      16                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                         53550                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                   18750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                         0.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                18750.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      4481.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1120.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    35.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                100.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      53550.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                   100.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE              0                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadReq                   1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            1                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total            1                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      1                       # Packet count per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::2                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.membus.reqLayer5.occupancy                1978                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              13.9                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.cpu_clk_domain1.clock                      769                       # Clock period in ticks
system.cpu_clk_domain2.clock                      833                       # Clock period in ticks
system.cpu_clk_domain3.clock                      909                       # Clock period in ticks
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf2.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf2.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf2.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf2.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf2.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf2.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.tol2bus.trans_dist::ReadReq                  1                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp                 1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side            1                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side            1                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side            4                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                      4                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples                0                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                 nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0                       # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0                       # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  0                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy                714                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy              1506                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.5                       # Layer utilization (%)
system.l2.prefetcher.prefetcher.num_hwpf_identified            0                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr            0                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache            0                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page            0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles                16                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                             1                       # Number of instructions fetch has processed
system.cpu0.fetch.Cycles                            1                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                      1                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingDrainCycles                3                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu0.fetch.CacheLines                        1                       # Number of cache lines fetched
system.cpu0.fetch.rateDist::samples                20                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.050000                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.223607                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                      19     95.00%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                       1      5.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                       0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                       0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               1                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total                  20                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                        0                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.050000                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                      17                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                        2                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                     1                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts                     4                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                     1                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                      17                       # Number of cycles rename is idle
system.cpu0.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                        2                       # Number of cycles rename is running
system.cpu0.rename.RenamedInsts                     4                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands                  5                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups                   20                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups               7                       # Number of integer rename lookups
system.cpu0.rename.CommittedMaps                    2                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                       5                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                   1                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                         4                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                        1                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsExamined              5                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined           20                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples           20                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.050000                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.223607                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0                 19     95.00%     95.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1                  1      5.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total             20                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                    0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                   1    100.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite                  0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                     1                       # Type of FU issued
system.cpu0.iq.rate                          0.050000                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads                22                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes                9                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses            1                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                     1                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads            1                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                     1                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts                  4                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                    1                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                    1                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                    1                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                           1                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                       0                       # Number of branches executed
system.cpu0.iew.exec_stores                         0                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.050000                       # Inst execution rate
system.cpu0.iew.wb_sent                             2                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                            1                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                        1                       # num instructions producing a value
system.cpu0.iew.wb_consumers                        1                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.050000                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                           1                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts              5                       # The number of squashed insts skipped by commit
system.cpu0.commit.committed_per_cycle::samples           19                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.105263                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.458831                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0           18     94.74%     94.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1            0      0.00%     94.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2            1      5.26%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total           19                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts                   1                       # Number of instructions committed
system.cpu0.commit.committedOps                     2                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                             1                       # Number of memory references committed
system.cpu0.commit.loads                            1                       # Number of loads committed
system.cpu0.commit.membars                          0                       # Number of memory barriers committed
system.cpu0.commit.branches                         0                       # Number of branches committed
system.cpu0.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                        2                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                   0                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu               1     50.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead              1     50.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite             0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total                2                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                          25                       # The number of ROB reads
system.cpu0.rob.rob_writes                         12                       # The number of ROB writes
system.cpu0.committedInsts                          1                       # Number of Instructions Simulated
system.cpu0.committedOps                            2                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                             20.000000                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                       20.000000                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.050000                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.050000                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                       2                       # number of integer regfile reads
system.cpu0.int_regfile_writes                      1                       # number of integer regfile writes
system.cpu0.cc_regfile_reads                        6                       # number of cc regfile reads
system.cpu0.misc_regfile_reads                     21                       # number of misc regfile reads
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data        60612                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total        60612                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data        60612                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total        60612                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu1.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu1.iq.rate                               nan                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                       0                       # Number of branches executed
system.cpu1.iew.exec_stores                         0                       # Number of stores executed
system.cpu1.iew.exec_rate                         nan                       # Inst execution rate
system.cpu1.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                        0                       # num instructions producing a value
system.cpu1.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                 nan                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts                   0                       # Number of instructions committed
system.cpu1.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                             0                       # Number of memory references committed
system.cpu1.commit.loads                            0                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.branches                         0                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                   0                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                           0                       # The number of ROB reads
system.cpu1.rob.rob_writes                          0                       # The number of ROB writes
system.cpu1.committedInsts                          0                       # Number of Instructions Simulated
system.cpu1.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu1.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                 nan                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                 nan                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  3.465172                       # Number of seconds simulated
sim_ticks                                3465171910158                       # Number of ticks simulated
final_tick                               3465187210464                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  48184                       # Simulator instruction rate (inst/s)
host_op_rate                                    58112                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1022162559                       # Simulator tick rate (ticks/s)
host_mem_usage                                 951644                       # Number of bytes of host memory used
host_seconds                                  3390.04                       # Real time elapsed on the host
sim_insts                                   163344175                       # Number of instructions simulated
sim_ops                                     197003177                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.bytes_read::cpu0.inst           16                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           96                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst           96                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst           96                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           304                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           16                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           96                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst           96                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst           96                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          304                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            1                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst            6                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst            6                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst            6                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             19                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            5                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst           28                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst           28                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst           28                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total               88                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            5                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst           28                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst           28                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst           28                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total           88                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            5                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst           28                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst           28                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst           28                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total              88                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.hdlcd    816891776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::realview.ide         4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher     29910592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker        11456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst         883360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        6223460                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker        16832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         690864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        2308986                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        4820128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         893310                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker         5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst        9671888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        2231984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          874573004                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       883360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       690864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      4820128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst      9671888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16066240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     25390400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide       609792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data     24868452                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data      4170294                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data           40                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55039032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.hdlcd     12763934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::realview.ide           70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher       467353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker          179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst           15817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           97635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker          263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           10863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           36109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker           64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          293005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          149995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker           86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst          590312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          309343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14735095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        396725                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide         9528                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data        6217115                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data        1042574                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data             10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7665966                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.hdlcd    235743506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::realview.ide           1293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       8631777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker         3306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst            254925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           1796003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker         4857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker          332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            199374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            666341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker         1182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker          259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           1391021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data            257797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker         1588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker          222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           2791171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            644119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             252389499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       254925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       199374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      1391021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      2791171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4636491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7327313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide        175977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data          7176686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data          1203488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data               16                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data               12                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15883492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7327313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.hdlcd    235743506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide        177270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      8631777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker         3306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           254925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          8972690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker         4857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker          332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           199374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1869829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker         1182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker          259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          1391021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data           257812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker         1588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker          222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          2791171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data           644131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            268272992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    14735094                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7665966                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14735094                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7665966                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              942954048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   91968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                55331008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               874572988                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55039032                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1437                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               6801417                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        15112                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            852092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            846642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            845852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            846790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            853620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            846127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            849931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            852245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            848459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            841266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           820311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           819321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           823072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           822018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1263995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1701916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             53596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             53357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             53355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             53542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             54295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             54323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             53982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             55823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            53373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            53120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            54570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            54533                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         4                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  3465171651978                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                438276                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    46                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                878615                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13418151                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    6                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2              7259707                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               406253                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7277614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6963315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  253506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  112111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   30443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   25318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   21589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   18576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   15288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                    199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                    200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                    202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                    202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      7                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  31570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  51017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  52229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  50772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  51593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  52287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  54704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  50256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  49636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1562132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    639.054666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   411.124396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   417.470125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       281383     18.01%     18.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       230582     14.76%     32.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46820      3.00%     35.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37360      2.39%     38.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34261      2.19%     40.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34673      2.22%     42.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        77484      4.96%     47.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       138095      8.84%     56.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       681474     43.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1562132                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        48874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     286.803802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  16587.352947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        48848     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-262143            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-327679            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::327680-393215            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::393216-458751            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::458752-524287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-655359            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-720895            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::720896-786431            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.76947e+06-1.83501e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.90054e+06-1.96608e+06            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         48874                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        48874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.689303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.596807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.957182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21055     43.08%     43.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              481      0.98%     44.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9731     19.91%     63.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14532     29.73%     93.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1013      2.07%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              606      1.24%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              469      0.96%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              556      1.14%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              175      0.36%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               54      0.11%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               31      0.06%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               23      0.05%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               17      0.03%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               16      0.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               14      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               19      0.04%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               11      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                7      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                9      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                5      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                7      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                6      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                4      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                4      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         48874                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 144529682779                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            420785751529                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                73668285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9809.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28559.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       272.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    252.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 13480294                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  555784                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.29                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     154687.84                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   432809579429                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    115709880000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    2916657664221                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadReq            14729156                       # Transaction distribution
system.membus.trans_dist::ReadResp           14729163                       # Transaction distribution
system.membus.trans_dist::WriteReq            7278700                       # Transaction distribution
system.membus.trans_dist::WriteResp           7278700                       # Transaction distribution
system.membus.trans_dist::Writeback            396725                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         9528                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         9528                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            51764                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          43954                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           15112                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31283                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31177                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq             6                       # Transaction distribution
system.membus.trans_dist::StoreCondReq              6                       # Transaction distribution
system.membus.trans_dist::StoreCondResp             6                       # Transaction distribution
system.membus.pkt_count_system.realview.hdlcd.dma::system.mem_ctrls.port     25527868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.realview.hdlcd.dma::total     25527868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        19327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        19327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        62278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.nvmem.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        25898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18969268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19057482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               44604677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.realview.hdlcd.dma::system.mem_ctrls.port    816891776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.realview.hdlcd.dma::total    816891776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       614272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       614272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        75864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.nvmem.port          304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        51796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    112105988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    112233952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               929740000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            80843                       # Total snoops (count)
system.membus.snoop_fanout::samples           1156429                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1156429    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1156429                       # Request fanout histogram
system.membus.reqLayer0.occupancy            63118355                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy               29014                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            25706828                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         37293069246                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy       116696676334                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           11761071                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        20711890442                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.cpu_clk_domain1.clock                      769                       # Clock period in ticks
system.cpu_clk_domain2.clock                      833                       # Clock period in ticks
system.cpu_clk_domain3.clock                      909                       # Clock period in ticks
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      1                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                        4096                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             1                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                   146                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                     600064                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                          148                       # Number of DMA write transactions.
system.cf2.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf2.dma_read_bytes                         512                       # Number of bytes transfered via DMA reads (not PRD).
system.cf2.dma_read_txs                             1                       # Number of DMA read transactions (not PRD).
system.cf2.dma_write_full_pages                     1                       # Number of full page size DMA writes.
system.cf2.dma_write_bytes                       9728                       # Number of bytes transfered via DMA writes.
system.cf2.dma_write_txs                           12                       # Number of DMA write transactions.
system.iocache.tags.replacements                 9669                       # number of replacements
system.iocache.tags.tagsinuse                2.926479                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 9685                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         703685042000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide     2.926479                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.182905                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.182905                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                88025                       # Number of tag accesses
system.iocache.tags.data_accesses               88025                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide         9528                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         9528                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::realview.ide           58                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           58                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::realview.ide          201                       # number of demand (read+write) misses
system.iocache.demand_misses::total               201                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide          201                       # number of overall misses
system.iocache.overall_misses::total              201                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide     30865419                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     30865419                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::realview.ide     30865419                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     30865419                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide     30865419                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     30865419                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide         9586                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         9586                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide          201                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             201                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide          201                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            201                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::realview.ide     0.006050                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.006050                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 153559.298507                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 153559.298507                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 153559.298507                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 153559.298507                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 153559.298507                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 153559.298507                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           432                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.600000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       9528                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::realview.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide         9528                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         9528                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide          201                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          201                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide          201                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          201                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     20291049                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20291049                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide    711304192                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    711304192                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide     20291049                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     20291049                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide     20291049                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     20291049                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide     0.993950                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.993950                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 100950.492537                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 100950.492537                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 74654.092359                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 74654.092359                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 100950.492537                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 100950.492537                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 100950.492537                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 100950.492537                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.tol2bus.trans_dist::ReadReq            4953103                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4953007                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq           7278700                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp          7278700                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           794648                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1138584                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         9531                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           56313                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         45338                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         101651                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           410858                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          410858                       # Transaction distribution
system.tol2bus.trans_dist::LoadLockedReq            6                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondReq             6                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondResp            6                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1887698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     14629350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side         5560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        70462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1492766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2930985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side         6691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        36882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       841795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       425299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side         2509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side         6462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      2468673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1178243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side         6511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        44104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26033990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     60276144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    105638771                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        10956                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       127004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     47763280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     31818900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side        12980                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        72492                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     13004544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4954328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        11352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     50888048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     22722129                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side        11940                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        86568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              337402828                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1397441                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6067047                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           23.189271                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.391724                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23               4918731     81.07%     81.07% # Request fanout histogram
system.tol2bus.snoop_fanout::24               1148316     18.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             23                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             24                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6067047                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17635895641                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           232318                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2026377226                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8400955299                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4038846                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          55342554                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        1603187287                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1903607242                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           4996930                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          27102121                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        805671334                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        391317189                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          2617010                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          5439707                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy       2472150026                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy       1052613388                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          5227374                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         32393216                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.l2.prefetcher.prefetcher.num_hwpf_identified     21063647                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr       515725                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache     19383214                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher       169960                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit        60017                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued       934731                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page      1813849                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                    645228                       # number of replacements
system.l2.tags.tagsinuse                 16288.512173                       # Cycle average of tags in use
system.l2.tags.total_refs                     4054994                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    661538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.129646                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                7791440748                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4745.631151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  7512.386934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     6.380320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     0.382180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       475.698105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       892.176299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     4.022578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.452450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       450.927776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      1103.648511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     4.967638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     0.836500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       274.002359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       356.027129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     2.793849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     0.219323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       120.265338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       337.693730                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.289650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.458520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.029034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.054454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.027522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.067361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.016724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.021730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.007340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.020611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994172                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          7381                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8880                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         7381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8870                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.450500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.002991                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75754796                       # Number of tag accesses
system.l2.tags.data_accesses                 75754796                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker         31571                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker          2715                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst              924710                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              412883                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker         17859                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker          3227                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst              732361                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              191553                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker          2774                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker           834                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst              127021                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               31333                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker         21553                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker          2973                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst              642463                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              161417                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3307247                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           794648                       # number of Writeback hits
system.l2.Writeback_hits::total                794648                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data             3171                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              759                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              272                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data             1496                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5698                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            553                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            416                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            117                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            298                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1384                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data            241430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data             43110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              7624                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data             47396                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                339560                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker          31571                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker           2715                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst               924710                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               654313                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker          17859                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker           3227                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst               732361                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               234663                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker           2774                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker            834                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               127021                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                38957                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker          21553                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker           2973                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               642463                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               208813                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3646807                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker         31571                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker          2715                       # number of overall hits
system.l2.overall_hits::cpu0.inst              924710                       # number of overall hits
system.l2.overall_hits::cpu0.data              654313                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker         17859                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker          3227                       # number of overall hits
system.l2.overall_hits::cpu1.inst              732361                       # number of overall hits
system.l2.overall_hits::cpu1.data              234663                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker          2774                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker           834                       # number of overall hits
system.l2.overall_hits::cpu2.inst              127021                       # number of overall hits
system.l2.overall_hits::cpu2.data               38957                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker         21553                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker          2973                       # number of overall hits
system.l2.overall_hits::cpu3.inst              642463                       # number of overall hits
system.l2.overall_hits::cpu3.data              208813                       # number of overall hits
system.l2.overall_hits::total                 3646807                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker          180                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker           24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst             16433                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data             85247                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker          264                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst             13916                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             22987                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker           64                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst              3610                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data              3244                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker           89                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker           12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst              6265                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             13971                       # number of ReadReq misses
system.l2.ReadReq_misses::total                166338                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data           5099                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data           3415                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data            674                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data           1214                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              10402                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data         1991                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data          929                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data          151                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data          490                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3561                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data           19471                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data           14981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            2075                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data            3628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               40155                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker          180                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker           24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst              16433                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             104718                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker          264                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst              13916                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              37968                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker           64                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               3610                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               5319                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker           89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker           12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               6265                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              17599                       # number of demand (read+write) misses
system.l2.demand_misses::total                 206493                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker          180                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker           24                       # number of overall misses
system.l2.overall_misses::cpu0.inst             16433                       # number of overall misses
system.l2.overall_misses::cpu0.data            104718                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker          264                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker           18                       # number of overall misses
system.l2.overall_misses::cpu1.inst             13916                       # number of overall misses
system.l2.overall_misses::cpu1.data             37968                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker           64                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker           14                       # number of overall misses
system.l2.overall_misses::cpu2.inst              3610                       # number of overall misses
system.l2.overall_misses::cpu2.data              5319                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker           89                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker           12                       # number of overall misses
system.l2.overall_misses::cpu3.inst              6265                       # number of overall misses
system.l2.overall_misses::cpu3.data             17599                       # number of overall misses
system.l2.overall_misses::total                206493                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.dtb.walker     15093210                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.itb.walker      2462120                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.inst   1360462380                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data   7609667091                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.dtb.walker     24556052                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.itb.walker      1690850                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst   1135409773                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data   1962845398                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.dtb.walker      6040230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.itb.walker      1471925                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst    306846350                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data    292447279                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.dtb.walker      7682888                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.itb.walker      1235286                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst    495142925                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data   1101218845                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     14324272602                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data      8085458                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data     12848747                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data      1817326                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data      1384579                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     24136110                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu0.data     11750482                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data      6121812                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu2.data      2028829                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data      6938834                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     26839957                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data   1712198840                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data   1129481988                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data    162717631                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data    296381949                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3300780408                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.dtb.walker     15093210                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.itb.walker      2462120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.inst   1360462380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data   9321865931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.dtb.walker     24556052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.itb.walker      1690850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst   1135409773                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data   3092327386                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.dtb.walker      6040230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.itb.walker      1471925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst    306846350                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data    455164910                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.dtb.walker      7682888                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.itb.walker      1235286                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst    495142925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data   1397600794                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17625053010                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.dtb.walker     15093210                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.itb.walker      2462120                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.inst   1360462380                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data   9321865931                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.dtb.walker     24556052                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.itb.walker      1690850                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst   1135409773                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data   3092327386                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.dtb.walker      6040230                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.itb.walker      1471925                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst    306846350                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data    455164910                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.dtb.walker      7682888                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.itb.walker      1235286                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst    495142925                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data   1397600794                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17625053010                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.dtb.walker        31751                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker         2739                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst          941143                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          498130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker        18123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker         3245                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst          746277                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          214540                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker         2838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker          848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst          130631                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           34577                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker        21642                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker         2985                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst          648728                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          175388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3473585                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       794648                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            794648                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data         8270                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data         4174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data          946                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data         2710                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            16100                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data         2544                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         1345                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data          268                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data          788                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4945                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        260901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data         58091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          9699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data         51024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            379715                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker        31751                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker         2739                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst           941143                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           759031                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker        18123                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker         3245                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst           746277                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           272631                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker         2838                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker          848                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           130631                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            44276                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker        21642                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker         2985                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           648728                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           226412                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3853300                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker        31751                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker         2739                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst          941143                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          759031                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker        18123                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker         3245                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst          746277                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          272631                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker         2838                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker          848                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          130631                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           44276                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker        21642                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker         2985                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          648728                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          226412                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3853300                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.005669                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.008762                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.017461                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.171134                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.014567                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.005547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.018647                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.107146                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.022551                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.016509                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.027635                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.093820                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.004112                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.004020                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.009657                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.079658                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.047887                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.616566                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.818160                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.712474                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.447970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.646087                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.782626                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.690706                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.563433                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.621827                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.720121                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.074630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.257888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.213940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.071104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.105750                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.005669                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.008762                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.017461                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.137963                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.014567                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.005547                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.018647                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.139265                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.022551                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.016509                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.027635                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.120133                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.004112                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.004020                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.009657                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.077730                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053589                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.005669                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.008762                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.017461                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.137963                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.014567                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.005547                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.018647                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.139265                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.022551                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.016509                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.027635                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.120133                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.004112                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.004020                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.009657                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.077730                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053589                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.dtb.walker 83851.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.itb.walker 102588.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.inst 82788.436682                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 89266.098408                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.dtb.walker 93015.348485                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.itb.walker 93936.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 81590.239508                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 85389.367817                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.dtb.walker 94378.593750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.itb.walker 105137.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 84998.988920                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 90150.209309                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.dtb.walker 86324.584270                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.itb.walker 102940.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 79033.188348                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 78821.762580                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86115.455290                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  1585.694842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data  3762.444217                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data  2696.329377                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data  1140.509885                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2320.333590                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu0.data  5901.799096                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data  6589.679225                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu2.data 13435.953642                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data 14160.885714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7537.196574                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 87935.845103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 75394.298645                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 78418.135422                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 81692.929713                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82200.981397                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.dtb.walker 83851.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.itb.walker 102588.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 82788.436682                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 89018.754474                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.dtb.walker 93015.348485                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.itb.walker 93936.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 81590.239508                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 81445.622261                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.dtb.walker 94378.593750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.itb.walker 105137.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 84998.988920                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 85573.399135                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.dtb.walker 86324.584270                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.itb.walker 102940.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 79033.188348                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 79413.648162                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85354.239659                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.dtb.walker 83851.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.itb.walker 102588.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 82788.436682                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 89018.754474                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.dtb.walker 93015.348485                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.itb.walker 93936.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 81590.239508                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 81445.622261                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.dtb.walker 94378.593750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.itb.walker 105137.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 84998.988920                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 85573.399135                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.dtb.walker 86324.584270                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.itb.walker 102940.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 79033.188348                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 79413.648162                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85354.239659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              40933                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1946                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      21.034430                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               396725                       # number of writebacks
system.l2.writebacks::total                    396725                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.inst           3334                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data            959                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst           3173                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data            478                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst            867                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data            160                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst           1548                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data            280                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              10805                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu0.data         6186                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu1.data          843                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu2.data          151                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu3.data          672                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             7852                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu0.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.inst            3334                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data            7145                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst            3173                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data            1321                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst             867                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data             311                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst            1548                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data             952                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               18657                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.inst           3334                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data           7145                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst           3173                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data           1321                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst            867                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data            311                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst           1548                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data            952                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              18657                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.dtb.walker          179                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.itb.walker           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.inst        13099                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data        84288                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.dtb.walker          263                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.itb.walker           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst        10743                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data        22509                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.dtb.walker           64                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.itb.walker           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst         2743                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data         3084                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.dtb.walker           86                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.itb.walker           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst         4717                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data        13691                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           155533                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher       934731                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         934731                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data         5099                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data         3415                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data          674                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data         1214                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         10402                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data         1991                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data          929                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data          151                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data          490                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3561                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data        13285                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data        14138                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data         1924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data         2956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32303                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.dtb.walker          179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.itb.walker           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.inst         13099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data         97573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.dtb.walker          263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.itb.walker           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst         10743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data         36647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.dtb.walker           64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.itb.walker           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst          2743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          5008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.dtb.walker           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.itb.walker           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst          4717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data         16647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            187836                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       934731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.dtb.walker          179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.itb.walker           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.inst        13099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data        97573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.dtb.walker          263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.itb.walker           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst        10743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data        36647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.dtb.walker           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.itb.walker           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst         2743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         5008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.dtb.walker           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.itb.walker           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst         4717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data        16647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1122567                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.dtb.walker     12984962                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.itb.walker      2145868                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.inst   1013159745                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data   6594204296                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.dtb.walker     21554385                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.itb.walker      1488032                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst    822551778                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data   1676434300                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.dtb.walker      5316562                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.itb.walker      1315123                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst    218452242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data    246412061                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.dtb.walker      6337607                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.itb.walker      1100678                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst    351760365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data    928440440                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11903658444                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  41363114073                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  41363114073                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data     44754321                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data     31519344                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data      6896928                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data     11509136                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     94679729                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data     17351780                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data      8577752                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data      1442320                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data      4475278                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     31847130                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    922841593                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data    906963220                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data    130862105                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data    211985422                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2172652340                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.dtb.walker     12984962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.itb.walker      2145868                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst   1013159745                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data   7517045889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.dtb.walker     21554385                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.itb.walker      1488032                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst    822551778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data   2583397520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.dtb.walker      5316562                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.itb.walker      1315123                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst    218452242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data    377274166                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.dtb.walker      6337607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.itb.walker      1100678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst    351760365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data   1140425862                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14076310784                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  41363114073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.dtb.walker     12984962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.itb.walker      2145868                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst   1013159745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data   7517045889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.dtb.walker     21554385                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.itb.walker      1488032                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst    822551778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data   2583397520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.dtb.walker      5316562                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.itb.walker      1315123                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst    218452242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data    377274166                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.dtb.walker      6337607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.itb.walker      1100678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst    351760365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data   1140425862                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55439424857                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu0.inst    137930810                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu0.data   3404772970                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu1.inst      6862205                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu1.data    372979405                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu2.inst  15072347506                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu2.data   7688080827                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu3.inst  29990850717                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu3.data  15364298378                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total  72038122818                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu0.data 119497388781                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu1.data  20090761167                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu2.data     64097187                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu3.data     37474169                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total 139689721304                       # number of WriteReq MSHR uncacheable cycles
system.l2.LoadLockedReq_mshr_uncacheable_latency::cpu0.data       204452                       # number of LoadLockedReq MSHR uncacheable cycles
system.l2.LoadLockedReq_mshr_uncacheable_latency::cpu1.data        47387                       # number of LoadLockedReq MSHR uncacheable cycles
system.l2.LoadLockedReq_mshr_uncacheable_latency::cpu2.data        47675                       # number of LoadLockedReq MSHR uncacheable cycles
system.l2.LoadLockedReq_mshr_uncacheable_latency::total       299514                       # number of LoadLockedReq MSHR uncacheable cycles
system.l2.StoreCondReq_mshr_uncacheable_latency::cpu0.data        87188                       # number of StoreCondReq MSHR uncacheable cycles
system.l2.StoreCondReq_mshr_uncacheable_latency::cpu1.data        19234                       # number of StoreCondReq MSHR uncacheable cycles
system.l2.StoreCondReq_mshr_uncacheable_latency::cpu2.data        18687                       # number of StoreCondReq MSHR uncacheable cycles
system.l2.StoreCondReq_mshr_uncacheable_latency::total       125109                       # number of StoreCondReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu0.inst    137930810                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu0.data 122902161751                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu1.inst      6862205                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu1.data  20463740572                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu2.inst  15072347506                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu2.data   7752178014                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu3.inst  29990850717                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu3.data  15401772547                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total 211727844122                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.005638                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.008397                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.013918                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.169209                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.014512                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.005547                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.014395                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.104917                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.dtb.walker     0.022551                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.itb.walker     0.016509                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.020998                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.089192                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.dtb.walker     0.003974                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.itb.walker     0.004020                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.007271                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.078061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.044776                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.616566                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.818160                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.712474                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.447970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.646087                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.782626                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.690706                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.563433                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.621827                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.720121                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.050920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.243377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.198371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.057934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.085072                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.dtb.walker     0.005638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.itb.walker     0.008397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.013918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.128549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.dtb.walker     0.014512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.itb.walker     0.005547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.014395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.134420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.dtb.walker     0.022551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.itb.walker     0.016509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.020998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.113109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.dtb.walker     0.003974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.itb.walker     0.004020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.007271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.073525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048747                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.dtb.walker     0.005638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.itb.walker     0.008397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.013918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.128549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.dtb.walker     0.014512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.itb.walker     0.005547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.014395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.134420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.dtb.walker     0.022551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.itb.walker     0.016509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.020998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.113109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.dtb.walker     0.003974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.itb.walker     0.004020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.007271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.073525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.291326                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 72541.687151                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 93298.608696                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 77346.342851                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 78234.200550                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 81955.836502                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 82668.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 76566.301592                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 74478.399751                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 83071.281250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker 93937.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 79639.898651                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 79900.149481                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.dtb.walker 73693.104651                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.itb.walker 91723.166667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 74572.899088                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 67813.924476                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76534.616088                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 44251.355816                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 44251.355816                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data  8777.078055                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data  9229.676135                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10232.830861                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data  9480.342669                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  9102.069698                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data  8715.107986                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data  9233.317546                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data  9551.788079                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data  9133.220408                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  8943.310868                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 69464.929846                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 64150.744094                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 68015.647089                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 71713.606901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67258.531406                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.dtb.walker 72541.687151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.itb.walker 93298.608696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 77346.342851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 77040.225154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.dtb.walker 81955.836502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.itb.walker 82668.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 76566.301592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 70494.106475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.dtb.walker 83071.281250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.itb.walker 93937.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 79639.898651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 75334.298323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.dtb.walker 73693.104651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.itb.walker 91723.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 74572.899088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 68506.389259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74939.366170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 44251.355816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.dtb.walker 72541.687151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.itb.walker 93298.608696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 77346.342851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 77040.225154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.dtb.walker 81955.836502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.itb.walker 82668.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 76566.301592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 70494.106475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.dtb.walker 83071.281250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.itb.walker 93937.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 79639.898651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 75334.298323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.dtb.walker 73693.104651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.itb.walker 91723.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 74572.899088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 68506.389259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49386.294855                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu2.inst          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu3.inst          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.LoadLockedReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average LoadLockedReq mshr uncacheable latency
system.l2.LoadLockedReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average LoadLockedReq mshr uncacheable latency
system.l2.LoadLockedReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average LoadLockedReq mshr uncacheable latency
system.l2.LoadLockedReq_avg_mshr_uncacheable_latency::total          inf                       # average LoadLockedReq mshr uncacheable latency
system.l2.StoreCondReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average StoreCondReq mshr uncacheable latency
system.l2.StoreCondReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average StoreCondReq mshr uncacheable latency
system.l2.StoreCondReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average StoreCondReq mshr uncacheable latency
system.l2.StoreCondReq_avg_mshr_uncacheable_latency::total          inf                       # average StoreCondReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu0.inst          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu1.inst          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu2.inst          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu3.inst          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                18643                       # Transaction distribution
system.iobus.trans_dist::ReadResp               18643                       # Transaction distribution
system.iobus.trans_dist::WriteReq               22167                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22225                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           58                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        54046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.hdlcd.pio          104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.energy_ctrl.pio          324                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         5956                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        62278                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        19458                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total        19458                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   81736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        68198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.hdlcd.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           86                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          449                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.energy_ctrl.pio          648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4763                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          275                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          173                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        75864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side       615432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total       615432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   691296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             38191000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               150000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                26000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer5.occupancy                99000                       # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                74000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy               506000                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer14.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer15.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer16.occupancy               40000                       # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer21.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              218000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4183000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy              156000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy               76000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            86281312                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            49581000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            10506929                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.cpu0.branchPred.lookups               21972724                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         16509686                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           724910                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            14437395                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               11983727                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            83.004773                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2586404                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             25066                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    20804992                       # DTB read hits
system.cpu0.dtb.read_misses                     26195                       # DTB read misses
system.cpu0.dtb.write_hits                   20183733                       # DTB write hits
system.cpu0.dtb.write_misses                    16916                       # DTB write misses
system.cpu0.dtb.flush_tlb                          26                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                     321                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                     555                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                      349                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  1431                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                20831187                       # DTB read accesses
system.cpu0.dtb.write_accesses               20200649                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         40988725                       # DTB hits
system.cpu0.dtb.misses                          43111                       # DTB misses
system.cpu0.dtb.accesses                     41031836                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    42456394                       # ITB inst hits
system.cpu0.itb.inst_misses                      2585                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                          26                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                     321                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                     247                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                       15                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                42458979                       # ITB inst accesses
system.cpu0.itb.hits                         42456394                       # DTB hits
system.cpu0.itb.misses                           2585                       # DTB misses
system.cpu0.itb.accesses                     42458979                       # DTB accesses
system.cpu0.numCycles                       686453753                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          13886858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     127862627                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   21972724                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          14570131                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    149391493                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1938476                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                     30653                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles           519794183                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       129223                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles       700033                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles        18331                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 42459022                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               164253                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                    732                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples         684920012                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.225660                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.718284                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               611570865     89.29%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                27774918      4.06%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9938653      1.45%     94.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                35635576      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           684920012                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.032009                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.186265                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                20971140                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles            614366528                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 32533671                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             16318483                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                730190                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             2518146                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred               241445                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             134171825                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts              2536655                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                730190                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                32310075                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               22796523                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles      25330142                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 36884541                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles            566867640                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             131008953                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts               651982                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents              7898493                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.LQFullEvents             521248777                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents              30777668                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.FullRegisterEvents          416324                       # Number of times there has been no free registers
system.cpu0.rename.RenamedOperands          136414288                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            613240404                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       169012148                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            130123386                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 6290894                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts           1033286                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts        909215                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 39735671                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            21461011                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           21576478                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1550781                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1181577                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 128541161                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded            1697055                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                128751368                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           196465                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        4568963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     10608663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         79272                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    684920012                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.187980                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.589252                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          609342585     88.97%     88.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           35120793      5.13%     94.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           28481567      4.16%     98.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           11233119      1.64%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             741656      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                292      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      684920012                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               10672385     49.67%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   105      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     49.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4755772     22.13%     71.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              6059408     28.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             2098      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             85879692     66.70%     66.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              133666      0.10%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc          8819      0.01%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21357410     16.59%     83.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           21369683     16.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             128751368                       # Type of FU issued
system.cpu0.iq.rate                          0.187560                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   21487670                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.166893                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         964106728                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        134812883                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    127388702                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                155                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                81                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           56                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             150236843                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     97                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          335435                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1108863                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         1010                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         5796                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       540417                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        81377                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        22054                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                730190                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 267424                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              5769112                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          130243875                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             21461011                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            21576478                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts            864436                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents              5759463                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          5796                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        250239                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       260552                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              510791                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            127895695                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             21028321                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           812583                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                         5659                       # number of nop insts executed
system.cpu0.iew.exec_refs                    42249897                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                17516381                       # Number of branches executed
system.cpu0.iew.exec_stores                  21221576                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.186314                       # Inst execution rate
system.cpu0.iew.wb_sent                     127574269                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    127388758                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 60499334                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 89904202                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.185575                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.672931                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        4260071                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls        1617783                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           485862                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    683919983                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.183244                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.788759                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    623642428     91.19%     91.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     34972906      5.11%     96.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     10334838      1.51%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5811293      0.85%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3039362      0.44%     99.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1369785      0.20%     99.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2155573      0.32%     99.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       442161      0.06%     99.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2151637      0.31%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    683919983                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           104053715                       # Number of instructions committed
system.cpu0.commit.committedOps             125324495                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      41388201                       # Number of memory references committed
system.cpu0.commit.loads                     20352140                       # Number of loads committed
system.cpu0.commit.membars                     705225                       # Number of memory barriers committed
system.cpu0.commit.branches                  17219925                       # Number of branches committed
system.cpu0.commit.fp_insts                        49                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                110765723                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             1688560                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        83796682     66.86%     66.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         130793      0.10%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc         8819      0.01%     66.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     66.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.98% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       20352140     16.24%     83.21% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      21036061     16.79%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        125324495                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              2151637                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                   809330681                       # The number of ROB reads
system.cpu0.rob.rob_writes                  260165551                       # The number of ROB writes
system.cpu0.timesIdled                          90608                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        1533741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                  4166728194                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                  104048938                       # Number of Instructions Simulated
system.cpu0.committedOps                    125319718                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.597412                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.597412                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.151575                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.151575                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               159175846                       # number of integer regfile reads
system.cpu0.int_regfile_writes               78381968                       # number of integer regfile writes
system.cpu0.fp_regfile_writes                      56                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                446477078                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                52869940                       # number of cc regfile writes
system.cpu0.misc_regfile_reads            12782273337                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               1291640                       # number of misc regfile writes
system.cpu0.icache.tags.replacements           940535                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.483845                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           41493506                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           941047                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            44.092916                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      23245371702                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.483845                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         85853670                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        85853670                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     41493506                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       41493506                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     41493506                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        41493506                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     41493506                       # number of overall hits
system.cpu0.icache.overall_hits::total       41493506                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       962738                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       962738                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       962738                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        962738                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       962738                       # number of overall misses
system.cpu0.icache.overall_misses::total       962738                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  12274369332                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12274369332                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  12274369332                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12274369332                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  12274369332                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12274369332                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     42456244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     42456244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     42456244                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     42456244                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     42456244                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     42456244                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.022676                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.022676                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.022676                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.022676                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.022676                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.022676                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 12749.438925                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12749.438925                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 12749.438925                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12749.438925                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 12749.438925                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12749.438925                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       466013                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            56010                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs     8.320175                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets     8.500000                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        21556                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        21556                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        21556                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        21556                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        21556                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        21556                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       941182                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       941182                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       941182                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       941182                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       941182                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       941182                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   9990387880                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9990387880                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   9990387880                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9990387880                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   9990387880                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9990387880                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst    174128125                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total    174128125                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst    174128125                       # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total    174128125                       # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.022168                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.022168                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.022168                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.022168                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.022168                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.022168                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 10614.724761                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10614.724761                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 10614.724761                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10614.724761                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 10614.724761                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10614.724761                       # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst          inf                       # average overall mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           749085                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          491.645019                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           31581798                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           749577                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            42.132827                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle        215595870                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   491.645019                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.960244                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.960244                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         69056420                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        69056420                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     18664642                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       18664642                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     11594418                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      11594418                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       363871                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       363871                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       452688                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       452688                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       450094                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       450094                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     30259060                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        30259060                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     30622931                       # number of overall hits
system.cpu0.dcache.overall_hits::total       30622931                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       651289                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       651289                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data      1710300                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1710300                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       187033                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       187033                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        26349                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        26349                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        20775                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        20775                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2361589                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2361589                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2548622                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2548622                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  17227631659                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17227631659                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  26719991401                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  26719991401                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    320530331                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    320530331                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    184198729                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    184198729                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        40280                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        40280                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  43947623060                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  43947623060                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  43947623060                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  43947623060                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     19315931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19315931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     13304718                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13304718                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       550904                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       550904                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       479037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       479037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       470869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       470869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     32620649                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     32620649                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     33171553                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33171553                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.033718                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033718                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.128548                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.128548                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.339502                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.339502                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.044121                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044121                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.072396                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.072396                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.076832                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.076832                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 26451.593162                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26451.593162                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 15622.985091                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15622.985091                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 12164.800600                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12164.800600                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8866.364813                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8866.364813                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 18609.344412                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18609.344412                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 17243.680334                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17243.680334                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          705                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2259406                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         182219                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    23.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    12.399399                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       501532                       # number of writebacks
system.cpu0.dcache.writebacks::total           501532                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       229884                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       229884                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1419450                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1419450                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data        19203                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        19203                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      1649334                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1649334                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      1649334                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1649334                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       421405                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       421405                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       290850                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       290850                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       117180                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       117180                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         7146                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7146                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        20774                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        20774                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       712255                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       712255                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       829435                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       829435                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   5718460634                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5718460634                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   4376748712                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4376748712                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data   6269093757                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   6269093757                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     79741672                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     79741672                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    110364827                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    110364827                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        25408                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        25408                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  10095209346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10095209346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  16364303103                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16364303103                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   3651136116                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   3651136116                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 194628058499                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 194628058499                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::cpu0.data       257312                       # number of LoadLockedReq MSHR uncacheable cycles
system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::total       257312                       # number of LoadLockedReq MSHR uncacheable cycles
system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::cpu0.data       134170                       # number of StoreCondReq MSHR uncacheable cycles
system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::total       134170                       # number of StoreCondReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 198279194615                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 198279194615                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.021816                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.021816                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.021861                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.021861                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.212705                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.212705                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.014917                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014917                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.044118                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044118                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.021834                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.021834                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.025004                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.025004                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13569.987622                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13569.987622                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 15048.130349                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15048.130349                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 53499.690707                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 53499.690707                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11158.924153                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11158.924153                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  5312.642101                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5312.642101                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 14173.588597                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14173.588597                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19729.458129                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19729.458129                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average LoadLockedReq mshr uncacheable latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_uncacheable_latency::total          inf                       # average LoadLockedReq mshr uncacheable latency
system.cpu0.dcache.StoreCondReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average StoreCondReq mshr uncacheable latency
system.cpu0.dcache.StoreCondReq_avg_mshr_uncacheable_latency::total          inf                       # average StoreCondReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                8250903                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          5270528                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           362986                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             5370714                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                4192670                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            78.065412                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1362506                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             14795                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     8387504                       # DTB read hits
system.cpu1.dtb.read_misses                     10615                       # DTB read misses
system.cpu1.dtb.write_hits                    6133461                       # DTB write hits
system.cpu1.dtb.write_misses                     6404                       # DTB write misses
system.cpu1.dtb.flush_tlb                          26                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                     321                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                     909                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                      103                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                   514                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                      151                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 8398119                       # DTB read accesses
system.cpu1.dtb.write_accesses                6139865                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         14520965                       # DTB hits
system.cpu1.dtb.misses                          17019                       # DTB misses
system.cpu1.dtb.accesses                     14537984                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    16860875                       # ITB inst hits
system.cpu1.itb.inst_misses                      2373                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                          26                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                     321                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                     423                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                     1297                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                16863248                       # ITB inst accesses
system.cpu1.itb.hits                         16860875                       # DTB hits
system.cpu1.itb.misses                           2373                       # DTB misses
system.cpu1.itb.accesses                     16863248                       # DTB accesses
system.cpu1.numCycles                        49728159                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          10941056                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      49661195                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    8250903                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           5555176                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     36587915                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1096436                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                     32751                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles               45848                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        81713                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles       522040                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles        11414                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 16859576                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               120445                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes                    815                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples          48770955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.212223                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.268748                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                21128778     43.32%     43.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                10211261     20.94%     64.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3382721      6.94%     71.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14048195     28.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            48770955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.165920                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.998653                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 9252432                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             17366911                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 20276953                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1489338                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                385321                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              970496                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred               164181                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              49220676                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts              1495454                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                385321                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                11293379                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1934133                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      12958011                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 19685253                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              2514858                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              47370576                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts               292380                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents               457424                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 88565                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 27242                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                993507                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.FullRegisterEvents               1                       # Number of times there has been no free registers
system.cpu1.rename.RenamedOperands           49835465                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            223053629                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        60990604                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            12955                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             46349718                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 3485747                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            542403                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        454903                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  4259549                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             8792643                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6638875                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           969345                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          967801                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  46350448                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             700478                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 45812709                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           157837                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        2859683                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      7642800                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         60294                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     48770955                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.939344                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.081150                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           23533450     48.25%     48.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           10585098     21.70%     69.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            9345718     19.16%     89.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4690893      9.62%     98.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             615484      1.26%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                312      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       48770955                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                4803348     49.91%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    74      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     49.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2297418     23.87%     73.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite              2522924     26.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass               47      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30653318     66.91%     66.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               51034      0.11%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                607      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   1      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          4803      0.01%     67.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8676472     18.94%     85.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6426427     14.03%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              45812709                       # Type of FU issued
system.cpu1.iq.rate                          0.921263                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    9623764                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.210068                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         150165130                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         49923915                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     45096619                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              12844                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes              6910                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses         4892                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              55428956                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                   7470                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          187361                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       665310                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          772                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation        20314                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       431659                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        73434                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        65738                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                385321                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 591096                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               156399                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           47055665                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              8792643                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6638875                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            372215                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 14995                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               130528                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents         20314                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         86191                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       124891                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              211082                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             45459063                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              8539229                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           336698                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                         4739                       # number of nop insts executed
system.cpu1.iew.exec_refs                    14894241                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 5723643                       # Number of branches executed
system.cpu1.iew.exec_stores                   6355012                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.914151                       # Inst execution rate
system.cpu1.iew.wb_sent                      45255578                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     45101511                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 22920769                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 32667219                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.906961                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.701644                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        2764523                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         640184                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           200089                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     48156162                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.913073                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.768691                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     29491551     61.24%     61.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     10761954     22.35%     83.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2313519      4.80%     88.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2123073      4.41%     92.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       729095      1.51%     94.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       469794      0.98%     95.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       511505      1.06%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       167857      0.35%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1587814      3.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     48156162                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            37274985                       # Number of instructions committed
system.cpu1.commit.committedOps              43970102                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      14334549                       # Number of memory references committed
system.cpu1.commit.loads                      8127333                       # Number of loads committed
system.cpu1.commit.membars                     257995                       # Number of memory barriers committed
system.cpu1.commit.branches                   5541753                       # Number of branches committed
system.cpu1.commit.fp_insts                      4886                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 39543921                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              690211                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        29579981     67.27%     67.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          50165      0.11%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd           604      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         4803      0.01%     67.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     67.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8127333     18.48%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6207216     14.12%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         43970102                       # Class of committed instruction
system.cpu1.commit.bw_lim_events              1587814                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                    91643860                       # The number of ROB reads
system.cpu1.rob.rob_writes                   94079526                       # The number of ROB writes
system.cpu1.timesIdled                          54839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         957204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                  4451569223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   37274206                       # Number of Instructions Simulated
system.cpu1.committedOps                     43969323                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.334117                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.334117                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.749559                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.749559                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                56933138                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30139809                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                     9218                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    5381                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                161241351                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                16773591                       # number of cc regfile writes
system.cpu1.misc_regfile_reads              106745996                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                463709                       # number of misc regfile writes
system.cpu1.icache.tags.replacements           745778                       # number of replacements
system.cpu1.icache.tags.tagsinuse          499.082933                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16096499                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           746290                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            21.568692                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     143422169604                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   499.082933                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.974771                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974771                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         34465117                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        34465117                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     16096499                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16096499                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     16096499                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16096499                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     16096499                       # number of overall hits
system.cpu1.icache.overall_hits::total       16096499                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       762912                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       762912                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       762912                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        762912                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       762912                       # number of overall misses
system.cpu1.icache.overall_misses::total       762912                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  10411820085                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10411820085                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst  10411820085                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10411820085                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst  10411820085                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10411820085                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     16859411                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16859411                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     16859411                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16859411                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     16859411                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16859411                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.045251                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.045251                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.045251                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.045251                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.045251                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.045251                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13647.471904                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13647.471904                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13647.471904                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13647.471904                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13647.471904                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13647.471904                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       348966                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            40218                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     8.676861                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst        16617                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        16617                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst        16617                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        16617                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst        16617                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        16617                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       746295                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       746295                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       746295                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       746295                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       746295                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       746295                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   8265806112                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8265806112                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   8265806112                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8265806112                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   8265806112                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8265806112                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst      8146891                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total      8146891                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst      8146891                       # number of overall MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::total      8146891                       # number of overall MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.044266                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.044266                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.044266                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.044266                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.044266                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.044266                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11075.789215                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11075.789215                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11075.789215                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11075.789215                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11075.789215                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11075.789215                       # average overall mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst          inf                       # average overall mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           300890                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          460.952945                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12254534                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           301383                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            40.660999                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     171798746574                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   460.952945                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.900299                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900299                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26398993                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26398993                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      7523978                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7523978                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      4415297                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4415297                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data        79846                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        79846                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        92230                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        92230                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        96856                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        96856                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     11939275                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11939275                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     12019121                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12019121                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       319411                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       319411                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       410992                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       410992                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data        41745                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        41745                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        26040                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        26040                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        17821                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        17821                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       730403                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        730403                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       772148                       # number of overall misses
system.cpu1.dcache.overall_misses::total       772148                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   5729609214                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5729609214                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   9176486266                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9176486266                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    337576090                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    337576090                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    140877876                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    140877876                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        40976                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        40976                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  14906095480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14906095480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  14906095480                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14906095480                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      7843389                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7843389                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      4826289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4826289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       121591                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       121591                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       118270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       118270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       114677                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       114677                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     12669678                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12669678                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     12791269                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12791269                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.040724                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.040724                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.085157                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.085157                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.343323                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.343323                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.220174                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.220174                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.155402                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.155402                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.057650                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.057650                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.060365                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060365                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 17938.046010                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17938.046010                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22327.651794                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22327.651794                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12963.751536                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12963.751536                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7905.161102                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7905.161102                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20408.042519                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20408.042519                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 19304.712931                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19304.712931                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          961                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       802614                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          33410                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    20.446809                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    24.023167                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       158916                       # number of writebacks
system.cpu1.dcache.writebacks::total           158916                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        91443                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91443                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       308406                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       308406                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        18983                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        18983                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       399849                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       399849                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       399849                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       399849                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       227968                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       227968                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       102586                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       102586                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data        36201                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        36201                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         7057                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7057                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        17821                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        17821                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       330554                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       330554                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       366755                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       366755                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   3157795710                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3157795710                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1834393125                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1834393125                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    970984959                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    970984959                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     95953922                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     95953922                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     80183412                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     80183412                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        25432                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        25432                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4992188835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4992188835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   5963173794                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5963173794                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    429661059                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    429661059                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data  32973490491                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total  32973490491                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.LoadLockedReq_mshr_uncacheable_latency::cpu1.data        60755                       # number of LoadLockedReq MSHR uncacheable cycles
system.cpu1.dcache.LoadLockedReq_mshr_uncacheable_latency::total        60755                       # number of LoadLockedReq MSHR uncacheable cycles
system.cpu1.dcache.StoreCondReq_mshr_uncacheable_latency::cpu1.data        31428                       # number of StoreCondReq MSHR uncacheable cycles
system.cpu1.dcache.StoreCondReq_mshr_uncacheable_latency::total        31428                       # number of StoreCondReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data  33403151550                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total  33403151550                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.029065                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029065                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.021256                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.021256                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.297728                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.297728                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.059669                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.059669                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.155402                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.155402                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.026090                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.026090                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.028672                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.028672                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13851.925314                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13851.925314                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 17881.515265                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 17881.515265                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 26822.047982                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 26822.047982                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13596.984838                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13596.984838                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4499.377813                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4499.377813                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15102.491076                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15102.491076                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16259.284247                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16259.284247                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average LoadLockedReq mshr uncacheable latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_uncacheable_latency::total          inf                       # average LoadLockedReq mshr uncacheable latency
system.cpu1.dcache.StoreCondReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average StoreCondReq mshr uncacheable latency
system.cpu1.dcache.StoreCondReq_avg_mshr_uncacheable_latency::total          inf                       # average StoreCondReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                1231111                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           767642                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            69461                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              690491                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 546815                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.192198                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 199415                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect              2506                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                      965912                       # DTB read hits
system.cpu2.dtb.read_misses                      2779                       # DTB read misses
system.cpu2.dtb.write_hits                     802453                       # DTB write hits
system.cpu2.dtb.write_misses                      497                       # DTB write misses
system.cpu2.dtb.flush_tlb                          26                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                     321                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                     611                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                       40                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                   142                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                       31                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                  968691                       # DTB read accesses
system.cpu2.dtb.write_accesses                 802950                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          1768365                       # DTB hits
system.cpu2.dtb.misses                           3276                       # DTB misses
system.cpu2.dtb.accesses                      1771641                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                     1871365                       # ITB inst hits
system.cpu2.itb.inst_misses                      1014                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                          26                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                     321                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                     318                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                      169                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                 1872379                       # ITB inst accesses
system.cpu2.itb.hits                          1871365                       # DTB hits
system.cpu2.itb.misses                           1014                       # DTB misses
system.cpu2.itb.accesses                      1872379                       # DTB accesses
system.cpu2.numCycles                        30710905                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           9737201                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       5911809                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    1231111                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            746230                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      4736861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 191836                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                     10520                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles                9225                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles        20717                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles        94793                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles         2943                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  2161422                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                24271                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.ItlbSquashes                    229                       # Number of outstanding ITLB misses that were squashed
system.cpu2.fetch.rateDist::samples          14708178                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.489960                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.993751                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                11282653     76.71%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1288433      8.76%     85.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  493294      3.35%     88.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1643798     11.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            14708178                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.040087                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.192499                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 9502031                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              2568531                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  2349168                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               223538                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 64910                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              172556                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                31464                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               5689144                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts               266978                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                 64910                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 9829660                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 277554                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       1912305                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  2238950                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               384799                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               5409951                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                48005                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                62819                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 15203                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                  6291                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                165492                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands            5507768                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             25277339                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         6271436                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups             2725                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps              4913966                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  593802                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             80893                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         66711                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   628468                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1181462                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             910399                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           143412                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          182422                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   5251861                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             105572                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  5295245                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            23503                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         490179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      1280808                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         10491                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     14708178                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.360020                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.754380                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           11334867     77.07%     77.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1968612     13.38%     90.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             938923      6.38%     96.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             414397      2.82%     99.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              51299      0.35%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                 80      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       14708178                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 281528     25.97%     25.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   173      0.02%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     25.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                353064     32.57%     58.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               449288     41.45%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                2      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              3110231     58.74%     58.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                8085      0.15%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                102      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     58.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc           762      0.01%     58.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     58.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     58.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1301895     24.59%     83.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             874168     16.51%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               5295245                       # Type of FU issued
system.cpu2.iq.rate                          0.172422                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    1084053                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.204722                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          26400648                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          5848239                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      5036600                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads               5576                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes              2229                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses         1774                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               6375775                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                   3521                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           27038                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       116336                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         2922                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        76000                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads       154674                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         8501                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 64910                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  94604                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                25576                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            5358196                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1181462                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              910399                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             56214                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  2230                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                21252                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          2922                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         11580                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        29101                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               40681                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              5234355                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1278276                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            57621                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                          763                       # number of nop insts executed
system.cpu2.iew.exec_refs                     2138992                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  864595                       # Number of branches executed
system.cpu2.iew.exec_stores                    860716                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.170440                       # Inst execution rate
system.cpu2.iew.wb_sent                       5204513                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      5038374                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  2549710                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  3975290                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.164058                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.641390                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts         469458                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          95081                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            38453                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     14605175                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.330815                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.004646                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     12048027     82.49%     82.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1688245     11.56%     94.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       359389      2.46%     96.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       178926      1.23%     97.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       105220      0.72%     98.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        75633      0.52%     98.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        41347      0.28%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        26415      0.18%     99.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        81973      0.56%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     14605175                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             3957302                       # Number of instructions committed
system.cpu2.commit.committedOps               4831617                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       1899525                       # Number of memory references committed
system.cpu2.commit.loads                      1065126                       # Number of loads committed
system.cpu2.commit.membars                      37837                       # Number of memory barriers committed
system.cpu2.commit.branches                    829746                       # Number of branches committed
system.cpu2.commit.fp_insts                      1773                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  4178544                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              107032                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2923357     60.50%     60.50% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           7871      0.16%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd           102      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     60.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc          762      0.02%     60.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     60.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1065126     22.04%     82.73% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        834399     17.27%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          4831617                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                81973                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                    19592869                       # The number of ROB reads
system.cpu2.rob.rob_writes                   10704473                       # The number of ROB writes
system.cpu2.timesIdled                         324270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                       16002727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                  4124747761                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    3957066                       # Number of Instructions Simulated
system.cpu2.committedOps                      4831381                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.761029                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.761029                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.128849                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.128849                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 5817089                       # number of integer regfile reads
system.cpu2.int_regfile_writes                3052745                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                     1873                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    1453                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 18994481                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 1971983                       # number of cc regfile writes
system.cpu2.misc_regfile_reads              114194995                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 70516                       # number of misc regfile writes
system.cpu2.icache.tags.replacements           130124                       # number of replacements
system.cpu2.icache.tags.tagsinuse          496.134689                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1737163                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           130636                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            13.297736                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     159327766962                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   496.134689                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.969013                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.969013                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          3872926                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         3872926                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      1737163                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1737163                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1737163                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1737163                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1737163                       # number of overall hits
system.cpu2.icache.overall_hits::total        1737163                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       133978                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       133978                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       133978                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        133978                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       133978                       # number of overall misses
system.cpu2.icache.overall_misses::total       133978                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   1939556105                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1939556105                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   1939556105                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1939556105                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   1939556105                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1939556105                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1871141                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1871141                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1871141                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1871141                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1871141                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1871141                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.071602                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.071602                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.071602                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.071602                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.071602                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.071602                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 14476.676059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 14476.676059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 14476.676059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 14476.676059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 14476.676059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 14476.676059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        77199                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs             8862                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs     8.711239                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         3334                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3334                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         3334                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3334                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         3334                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3334                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       130644                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       130644                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       130644                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       130644                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       130644                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       130644                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1548998382                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1548998382                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1548998382                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1548998382                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1548998382                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1548998382                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_uncacheable_latency::cpu2.inst  18947441745                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.icache.ReadReq_mshr_uncacheable_latency::total  18947441745                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.icache.overall_mshr_uncacheable_latency::cpu2.inst  18947441745                       # number of overall MSHR uncacheable cycles
system.cpu2.icache.overall_mshr_uncacheable_latency::total  18947441745                       # number of overall MSHR uncacheable cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.069820                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.069820                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.069820                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.069820                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.069820                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.069820                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 11856.636218                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 11856.636218                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 11856.636218                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 11856.636218                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 11856.636218                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 11856.636218                       # average overall mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_uncacheable_latency::cpu2.inst          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.icache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.icache.overall_avg_mshr_uncacheable_latency::cpu2.inst          inf                       # average overall mshr uncacheable latency
system.cpu2.icache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            48512                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          436.673828                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1575286                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            48998                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            32.150006                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     703912950006                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   436.673828                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.852879                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.852879                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3458507                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3458507                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       839290                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         839290                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       692651                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        692651                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data         9988                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         9988                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        13685                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        13685                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        13422                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        13422                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1531941                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1531941                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1541929                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1541929                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        53999                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        53999                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        67059                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        67059                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data         4931                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         4931                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         3175                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3175                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         2707                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2707                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       121058                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        121058                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       125989                       # number of overall misses
system.cpu2.dcache.overall_misses::total       125989                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    993347652                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    993347652                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1361800554                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1361800554                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     42581730                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     42581730                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     23917813                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     23917813                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        17406                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        17406                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2355148206                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2355148206                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2355148206                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2355148206                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       893289                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       893289                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       759710                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       759710                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data        14919                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        14919                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        16860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        16129                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16129                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1652999                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1652999                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1667918                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1667918                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.060450                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.060450                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.088269                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.088269                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.330518                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.330518                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.188316                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.188316                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.167834                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.167834                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.073235                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.073235                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.075537                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.075537                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 18395.667549                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 18395.667549                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 20307.498680                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 20307.498680                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 13411.568504                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13411.568504                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  8835.542298                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8835.542298                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 19454.709362                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 19454.709362                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 18693.284382                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 18693.284382                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        89569                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5863                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    15.276991                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23992                       # number of writebacks
system.cpu2.dcache.writebacks::total            23992                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        14999                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        14999                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        51454                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        51454                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data         2238                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         2238                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        66453                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        66453                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        66453                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        66453                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        39000                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39000                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        15605                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        15605                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data         4549                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         4549                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          937                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          937                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         2707                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2707                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        54605                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54605                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        59154                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        59154                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    552765926                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    552765926                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    284456693                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    284456693                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data    108010070                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    108010070                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     11865657                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     11865657                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     13544815                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     13544815                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data         8893                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         8893                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    837222619                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    837222619                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    945232689                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    945232689                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data   9606931572                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total   9606931572                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     72156068                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     72156068                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.LoadLockedReq_mshr_uncacheable_latency::cpu2.data        61107                       # number of LoadLockedReq MSHR uncacheable cycles
system.cpu2.dcache.LoadLockedReq_mshr_uncacheable_latency::total        61107                       # number of LoadLockedReq MSHR uncacheable cycles
system.cpu2.dcache.StoreCondReq_mshr_uncacheable_latency::cpu2.data        30659                       # number of StoreCondReq MSHR uncacheable cycles
system.cpu2.dcache.StoreCondReq_mshr_uncacheable_latency::total        30659                       # number of StoreCondReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data   9679087640                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total   9679087640                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.043659                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.043659                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.020541                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.020541                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.304913                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.304913                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.055575                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.055575                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.167834                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.167834                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.033034                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.033034                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.035466                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035466                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 14173.485282                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14173.485282                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 18228.560910                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 18228.560910                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 23743.695318                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 23743.695318                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12663.454642                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12663.454642                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  5003.625785                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5003.625785                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 15332.343540                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15332.343540                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 15979.184654                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15979.184654                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average LoadLockedReq mshr uncacheable latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_uncacheable_latency::total          inf                       # average LoadLockedReq mshr uncacheable latency
system.cpu2.dcache.StoreCondReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average StoreCondReq mshr uncacheable latency
system.cpu2.dcache.StoreCondReq_avg_mshr_uncacheable_latency::total          inf                       # average StoreCondReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                5954778                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          3930628                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           450408                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             3641035                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                2512533                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            69.006011                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 826739                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             22105                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     4570241                       # DTB read hits
system.cpu3.dtb.read_misses                     13752                       # DTB read misses
system.cpu3.dtb.write_hits                    3969915                       # DTB write hits
system.cpu3.dtb.write_misses                     2254                       # DTB write misses
system.cpu3.dtb.flush_tlb                          26                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                     321                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                     615                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                       28                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                   483                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                       22                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 4583993                       # DTB read accesses
system.cpu3.dtb.write_accesses                3972169                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          8540156                       # DTB hits
system.cpu3.dtb.misses                          16006                       # DTB misses
system.cpu3.dtb.accesses                      8556162                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                     8810911                       # ITB inst hits
system.cpu3.itb.inst_misses                      1857                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                          26                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                     321                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                     297                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                     7062                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                 8812768                       # ITB inst accesses
system.cpu3.itb.hits                          8810911                       # DTB hits
system.cpu3.itb.misses                           1857                       # DTB misses
system.cpu3.itb.accesses                      8812768                       # DTB accesses
system.cpu3.numCycles                        73542412                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          24024086                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      27260163                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    5954778                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           3339272                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     20718603                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                1037578                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                     23537                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles               18617                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles       126255                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles       240407                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles         7940                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  9389405                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               137979                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.ItlbSquashes                    872                       # Number of outstanding ITLB misses that were squashed
system.cpu3.fetch.rateDist::samples          45678234                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.751983                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.164640                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29897264     65.45%     65.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 5363502     11.74%     77.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2266666      4.96%     82.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 8150802     17.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            45678234                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.080971                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.370673                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                23245696                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              9794362                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 11264862                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1054125                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                319189                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              904567                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred               202415                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              27732427                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts              1808458                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                319189                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                24947926                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1235229                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       6967832                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 10590649                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              1617409                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              26529863                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts               349076                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents               255229                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 62124                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                  5752                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                641772                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.FullRegisterEvents               3                       # Number of times there has been no free registers
system.cpu3.rename.RenamedOperands           26856865                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            121980057                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        30370625                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            26131                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             22986662                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 3870203                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            325875                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts        271614                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  2563980                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             5345886                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            4443015                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           570498                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          646279                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  25691262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             479279                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 25097544                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           153934                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        3138493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      7898468                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         40301                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     45678234                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.549442                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.916807                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           30871835     67.59%     67.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7472419     16.36%     83.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4671602     10.23%     94.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2367627      5.18%     99.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             294715      0.65%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                 36      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       45678234                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1832759     32.21%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   257      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1588402     27.91%     60.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite              2268986     39.87%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass               16      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             15346623     61.15%     61.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               20232      0.08%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                686      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   1      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          2296      0.01%     61.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     61.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.24% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5459734     21.75%     82.99% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4267956     17.01%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              25097544                       # Type of FU issued
system.cpu3.iq.rate                          0.341266                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                    5690404                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.226732                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         101675910                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         29295670                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     24179101                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads              41750                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes             19529                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses        15696                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              30763186                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                  24746                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads           85007                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       697068                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses         1326                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         6211                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       381502                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads       351955                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked        32984                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                319189                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 653356                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                49439                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           26180499                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              5345886                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             4443015                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            261669                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 12253                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                29928                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          6211                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        108371                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       165119                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              273490                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             24707893                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              5308490                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           373721                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                         9958                       # number of nop insts executed
system.cpu3.iew.exec_refs                     9502133                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 4120462                       # Number of branches executed
system.cpu3.iew.exec_stores                   4193643                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.335968                       # Inst execution rate
system.cpu3.iew.wb_sent                      24548490                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     24194797                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 11559196                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 19542756                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.328991                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.591482                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        2934387                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         438978                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           250808                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     45118804                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.507157                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.234830                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     33775909     74.86%     74.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6880837     15.25%     90.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1861447      4.13%     94.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       894371      1.98%     96.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       582302      1.29%     97.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       361212      0.80%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       244316      0.54%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       152961      0.34%     99.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       365449      0.81%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     45118804                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            18063598                       # Number of instructions committed
system.cpu3.commit.committedOps              22882327                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       8710331                       # Number of memory references committed
system.cpu3.commit.loads                      4648818                       # Number of loads committed
system.cpu3.commit.membars                     176076                       # Number of memory barriers committed
system.cpu3.commit.branches                   3866881                       # Number of branches committed
system.cpu3.commit.fp_insts                     15693                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 19934236                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              482139                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14149377     61.84%     61.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          19637      0.09%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd           686      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         2296      0.01%     61.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     61.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4648818     20.32%     82.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4061513     17.75%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         22882327                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               365449                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                    70048702                       # The number of ROB reads
system.cpu3.rob.rob_writes                   52191821                       # The number of ROB writes
system.cpu3.timesIdled                         636592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                       27864178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                  3734494847                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   18063244                       # Number of Instructions Simulated
system.cpu3.committedOps                     22881973                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.071385                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.071385                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.245617                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.245617                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                27154128                       # number of integer regfile reads
system.cpu3.int_regfile_writes               14700654                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                    20267                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                    5647                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 88169941                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 9215768                       # number of cc regfile writes
system.cpu3.misc_regfile_reads              259902863                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                361733                       # number of misc regfile writes
system.cpu3.icache.tags.replacements           648224                       # number of replacements
system.cpu3.icache.tags.tagsinuse          491.701822                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8138244                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           648736                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            12.544770                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     702974642622                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   491.701822                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.960355                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.960355                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          168                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         18256323                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        18256323                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      8138244                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8138244                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      8138244                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8138244                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      8138244                       # number of overall hits
system.cpu3.icache.overall_hits::total        8138244                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       665536                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       665536                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       665536                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        665536                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       665536                       # number of overall misses
system.cpu3.icache.overall_misses::total       665536                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   8778672472                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   8778672472                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   8778672472                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   8778672472                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   8778672472                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   8778672472                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      8803780                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8803780                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      8803780                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8803780                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      8803780                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8803780                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.075597                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.075597                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.075597                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.075597                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.075597                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.075597                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 13190.379592                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13190.379592                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 13190.379592                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13190.379592                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 13190.379592                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13190.379592                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       301329                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs            47862                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs     6.295788                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst        16773                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        16773                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst        16773                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        16773                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst        16773                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        16773                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       648763                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       648763                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       648763                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       648763                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       648763                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       648763                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   6838855381                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   6838855381                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   6838855381                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   6838855381                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   6838855381                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   6838855381                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_uncacheable_latency::cpu3.inst  37834527487                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.icache.ReadReq_mshr_uncacheable_latency::total  37834527487                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.icache.overall_mshr_uncacheable_latency::cpu3.inst  37834527487                       # number of overall MSHR uncacheable cycles
system.cpu3.icache.overall_mshr_uncacheable_latency::total  37834527487                       # number of overall MSHR uncacheable cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.073691                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.073691                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.073691                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.073691                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.073691                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.073691                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 10541.377022                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 10541.377022                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 10541.377022                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 10541.377022                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 10541.377022                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 10541.377022                       # average overall mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_uncacheable_latency::cpu3.inst          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.icache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.icache.overall_avg_mshr_uncacheable_latency::cpu3.inst          inf                       # average overall mshr uncacheable latency
system.cpu3.icache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           228976                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          432.011532                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7723858                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           229488                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            33.656915                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2835431653488                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   432.011532                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.843773                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.843773                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         16755529                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        16755529                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      3959369                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3959369                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      3451289                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3451289                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data       119384                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       119384                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        90213                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        90213                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        91814                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        91814                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      7410658                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7410658                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      7530042                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7530042                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       219094                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       219094                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       292941                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       292941                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data        20780                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        20780                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         9297                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         9297                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         4048                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4048                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       512035                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        512035                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       532815                       # number of overall misses
system.cpu3.dcache.overall_misses::total       532815                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   4144789604                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4144789604                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   4629172026                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4629172026                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data    128798033                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    128798033                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     41672594                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     41672594                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        27442                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        27442                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   8773961630                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8773961630                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   8773961630                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8773961630                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      4178463                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4178463                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      3744230                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3744230                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       140164                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       140164                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        99510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        99510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        95862                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        95862                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      7922693                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7922693                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      8062857                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8062857                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.052434                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.052434                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.078238                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.078238                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.148255                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.148255                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.093428                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093428                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.042227                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.042227                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.064629                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.064629                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.066083                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.066083                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 18917.859932                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 18917.859932                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 15802.403986                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 15802.403986                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 13853.719802                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13853.719802                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 10294.613142                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10294.613142                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 17135.472438                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 17135.472438                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 16467.182099                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 16467.182099                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           82                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       262495                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          28611                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     3.727273                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets     9.174618                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       110211                       # number of writebacks
system.cpu3.dcache.writebacks::total           110211                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        51971                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        51971                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data       235682                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       235682                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data         6736                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         6736                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       287653                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       287653                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       287653                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       287653                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       167123                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       167123                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        57259                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        57259                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data        17964                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        17964                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data         2561                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         2561                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         4048                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4048                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       224382                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       224382                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       242346                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       242346                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   2559995487                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2559995487                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    873061649                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    873061649                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data    330947320                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    330947320                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     31051337                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     31051337                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     26121265                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     26121265                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        19049                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        19049                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   3433057136                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3433057136                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   3764004456                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3764004456                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data  19286132116                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total  19286132116                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     48591488                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     48591488                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data  19334723604                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total  19334723604                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.039996                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.039996                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.015293                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.015293                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.128164                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.128164                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.025736                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.025736                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.042227                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.042227                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.028321                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.028321                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.030057                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.030057                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 15318.032150                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15318.032150                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 15247.588135                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 15247.588135                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 18422.807838                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 18422.807838                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 12124.692308                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12124.692308                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  6452.881670                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6452.881670                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 15300.055869                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15300.055869                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 15531.531183                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15531.531183                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    2415                       # number of quiesce instructions executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    3891                       # number of quiesce instructions executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     521                       # number of quiesce instructions executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     805                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
