{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655570920361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655570920361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 18 17:48:40 2022 " "Processing started: Sat Jun 18 17:48:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655570920361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570920361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Washing_machine -c Washing_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Washing_machine -c Washing_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570920361 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1655570920607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binseg7decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binseg7decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinSeg7Decoder-Behav " "Found design unit 1: BinSeg7Decoder-Behav" {  } { { "BinSeg7Decoder.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/BinSeg7Decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926842 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinSeg7Decoder " "Found entity 1: BinSeg7Decoder" {  } { { "BinSeg7Decoder.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/BinSeg7Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570926842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washing_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file washing_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Washing_Machine-shell " "Found design unit 1: Washing_Machine-shell" {  } { { "Washing_machine.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Washing_machine.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926842 ""} { "Info" "ISGN_ENTITY_NAME" "1 Washing_Machine " "Found entity 1: Washing_Machine" {  } { { "Washing_machine.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Washing_machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570926842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/DebounceUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926842 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/DebounceUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570926842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926842 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570926842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926850 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570926850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inRegister-Behav " "Found design unit 1: inRegister-Behav" {  } { { "inRegister.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/inRegister.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926850 ""} { "Info" "ISGN_ENTITY_NAME" "1 inRegister " "Found entity 1: inRegister" {  } { { "inRegister.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/inRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570926850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pulse_Gen-Behav " "Found design unit 1: Pulse_Gen-Behav" {  } { { "Pulse_gen.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Pulse_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926850 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pulse_Gen " "Found entity 1: Pulse_Gen" {  } { { "Pulse_gen.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/Pulse_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570926850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timeselect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timeselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimeSelect-Behav " "Found design unit 1: TimeSelect-Behav" {  } { { "TimeSelect.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/TimeSelect.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926850 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimeSelect " "Found entity 1: TimeSelect" {  } { { "TimeSelect.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/TimeSelect.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570926850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Tb-Stimulus " "Found design unit 1: FSM_Tb-Stimulus" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926850 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Tb " "Found entity 1: FSM_Tb" {  } { { "FSM_Tb.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655570926850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570926850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655570926867 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prog_num FSM.vhd(60) " "VHDL Process Statement warning at FSM.vhd(60): inferring latch(es) for signal or variable \"prog_num\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655570926875 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prog_num\[0\] FSM.vhd(60) " "Inferred latch for \"prog_num\[0\]\" at FSM.vhd(60)" {  } { { "FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570926875 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prog_num\[1\] FSM.vhd(60) " "Inferred latch for \"prog_num\[1\]\" at FSM.vhd(60)" {  } { { "FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570926875 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prog_num\[2\] FSM.vhd(60) " "Inferred latch for \"prog_num\[2\]\" at FSM.vhd(60)" {  } { { "FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570926875 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prog_num\[3\] FSM.vhd(60) " "Inferred latch for \"prog_num\[3\]\" at FSM.vhd(60)" {  } { { "FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570926875 "|FSM"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "prog_num\[3\]\$latch prog_num\[2\]\$latch " "Duplicate LATCH primitive \"prog_num\[3\]\$latch\" merged with LATCH primitive \"prog_num\[2\]\$latch\"" {  } { { "FSM.vhd" "" { Text "C:/Users/paulo/OneDrive/Documentos/LSD/proj_final/FSM.vhd" 60 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655570927236 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1655570927236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655570927302 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655570927737 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655570927737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655570927851 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655570927851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655570927851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655570927851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655570927859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 18 17:48:47 2022 " "Processing ended: Sat Jun 18 17:48:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655570927859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655570927859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655570927859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655570927859 ""}
