
---------- Begin Simulation Statistics ----------
final_tick                               1435502089000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 587746                       # Simulator instruction rate (inst/s)
host_mem_usage                                 831356                       # Number of bytes of host memory used
host_op_rate                                  1021082                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3572.97                       # Real time elapsed on the host
host_tick_rate                               64373068                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000004                       # Number of instructions simulated
sim_ops                                    3648297874                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.230003                       # Number of seconds simulated
sim_ticks                                230003241750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       313186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        626462                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           26                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      4855607                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     79509578                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     16346749                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     25707983                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      9361234                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      82592378                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       1111031                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2486299                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       292770554                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      192508004                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      4855721                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         45442872                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    162406779                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          112                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    209707317                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1655949825                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    428782882                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.861977                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.583792                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    148642268     34.67%     34.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     36018782      8.40%     43.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     15102351      3.52%     46.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27738675      6.47%     53.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     13338097      3.11%     56.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     10292230      2.40%     58.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4263354      0.99%     59.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     10980346      2.56%     62.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    162406779     37.88%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    428782882                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts       1280938691                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       468282                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       689167760                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           252887535                       # Number of loads committed
system.switch_cpus_1.commit.membars                48                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       498663      0.03%      0.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    569648004     34.40%     34.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101299      0.01%     34.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          202      0.00%     34.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    326122955     19.69%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           48      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           36      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     54.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      1151485      0.07%     54.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     54.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           72      0.00%     54.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      2496302      0.15%     54.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     54.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     54.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            3      0.00%     54.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     54.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     54.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     54.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    188997804     11.41%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp         8502      0.00%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     22743959      1.37%     67.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv     13823135      0.83%     67.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     67.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    149319934      9.02%     76.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt     13581485      0.82%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     42312783      2.56%     80.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     10729768      0.65%     81.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    210574752     12.72%     93.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite    103838634      6.27%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1655949825                       # Class of committed instruction
system.switch_cpus_1.commit.refs            367455937                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1655949825                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.460006                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.460006                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    163376285                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1952960884                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       37302481                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       195317532                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      4912923                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     58850551                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         300629820                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1076993                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         118423131                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               97676                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          82592378                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       115952353                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           450659440                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         2996                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          208                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1222277324                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          337                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         1157                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       9825846                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.179546                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      4185750                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     17457780                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.657087                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    459759815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.435583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.594414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      144364704     31.40%     31.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       21187965      4.61%     36.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       18456057      4.01%     40.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       18203684      3.96%     43.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       11842042      2.58%     46.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14553412      3.17%     49.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10508398      2.29%     52.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       21742550      4.73%     56.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      198901003     43.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    459759815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      1759122006                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes     1175960044                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                246668                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      6014676                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       54519927                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.918682                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          417327472                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        118423131                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      54908133                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    293105423                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          443                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       199382                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    124665037                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1865797519                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    298904341                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     13673751                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1802618912                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       681486                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      2115222                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      4912923                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      3192031                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       218141                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     35930994                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        23858                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        63304                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads     20888583                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     40217864                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     10096623                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        63304                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      5256358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       758318                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1921716485                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1773854156                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.581264                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1117025150                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.856150                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1777603278                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1315998168                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     409380856                       # number of integer regfile writes
system.switch_cpus_1.ipc                     2.173882                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               2.173882                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1879549      0.10%      0.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    666135630     36.68%     36.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       121271      0.01%     36.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          204      0.00%     36.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    330683804     18.21%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          436      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           51      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     54.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      1521946      0.08%     55.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     55.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt          120      0.00%     55.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      2795814      0.15%     55.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     55.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     55.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            6      0.00%     55.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     55.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     55.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    189536330     10.44%     65.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp         8506      0.00%     65.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     23380774      1.29%     66.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv     13823564      0.76%     67.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    149708757      8.24%     75.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt     13582616      0.75%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     67517399      3.72%     80.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     14928033      0.82%     81.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    236333412     13.01%     94.26% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite    104334451      5.74%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1816292673                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses    1352536275                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   2676017936                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses   1297613103                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes   1366698366                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          41389587                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.022788                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      10942251     26.44%     26.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     26.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     26.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd       859515      2.08%     28.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     28.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     28.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     28.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     28.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     28.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     28.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     28.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            1      0.00%     28.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     28.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu         8857      0.02%     28.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     28.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            1      0.00%     28.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc        34681      0.08%     28.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     28.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     28.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     28.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     28.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     28.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     28.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd      5039054     12.17%     40.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       473715      1.14%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv        28887      0.07%     42.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     42.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult      4018240      9.71%     51.72% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.72% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt        66489      0.16%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      2427038      5.86%     57.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       751300      1.82%     59.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead     12816693     30.97%     90.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite      3922865      9.48%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    503266436                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1461350999                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    476241053                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    709006621                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1865796862                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1816292673                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          657                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    209847591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      3634197                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          545                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    285201038                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    459759815                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.950525                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.978498                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    107276099     23.33%     23.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     30015393      6.53%     29.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     31803163      6.92%     36.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     35372969      7.69%     44.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     39685893      8.63%     53.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     41763529      9.08%     62.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     49865954     10.85%     73.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     42019414      9.14%     82.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     81957401     17.83%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    459759815                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.948407                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         115952530                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 541                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     56774801                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     18498383                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    293105423                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    124665037                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     543373233                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           27                       # number of misc regfile writes
system.switch_cpus_1.numCycles              460006483                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      78458261                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1640679464                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     40442501                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       62852558                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     11184586                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      9713290                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4253161024                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1921997681                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1936501398                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       226835630                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     10218487                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      4912923                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     86690009                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      295821826                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   1822913547                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1465543958                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        10392                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          372                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       255320779                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          372                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2131925358                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3762641791                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  2709                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10277267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11190                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19865159                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11190                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1981914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        11409                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      3963778                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          11409                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             237908                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117864                       # Transaction distribution
system.membus.trans_dist::CleanEvict           195321                       # Transaction distribution
system.membus.trans_dist::ReadExReq             75369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            75369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        237908                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       939739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       939739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 939739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     27593024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     27593024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27593024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            313277                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  313277    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              313277                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1176475000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1676375000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1435502089000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1435502089000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9336353                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4509090                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3814                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7075007                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          689375                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         689375                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           251539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          251539                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3814                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9332539                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30130984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30142425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       488128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    830684608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              831172736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2000020                       # Total snoops (count)
system.tol2bus.snoopTraffic                  71278208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12277286                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000912                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030184                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12266090     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11196      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12277286                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13331762500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14720804999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5731978                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst          330                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      7605693                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7606023                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst          330                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      7605693                       # number of overall hits
system.l2.overall_hits::total                 7606023                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         3483                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1978385                       # number of demand (read+write) misses
system.l2.demand_misses::total                1981868                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         3483                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1978385                       # number of overall misses
system.l2.overall_misses::total               1981868                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    264324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  65127990500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      65392314500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    264324000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  65127990500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     65392314500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst         3813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      9584078                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9587891                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst         3813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      9584078                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9587891                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.913454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.206424                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.206705                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.913454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.206424                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.206705                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 75889.750215                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 32919.775726                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 32995.292572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 75889.750215                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 32919.775726                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 32995.292572                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1113720                       # number of writebacks
system.l2.writebacks::total                   1113720                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         3483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1978385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1981868                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         3483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1978385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1981868                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    246909000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  55236065500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55482974500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    246909000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  55236065500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55482974500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.913454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.206424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.206705                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.913454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.206424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.206705                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 70889.750215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 27919.775726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27995.292572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 70889.750215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 27919.775726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27995.292572                       # average overall mshr miss latency
system.l2.replacements                        1988610                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3395369                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3395369                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3395369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3395369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3814                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3814                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3814                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3814                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          570                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           570                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       689375                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               689375                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       689375                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           689375                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data       117567                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                117567                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       133972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              133972                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   8325771500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8325771500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       251539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            251539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.532609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.532609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 62145.608784                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62145.608784                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       133972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         133972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   7655911500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7655911500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.532609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.532609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 57145.608784                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 57145.608784                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         3483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    264324000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    264324000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst         3813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.913454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 75889.750215                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75889.750215                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         3483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    246909000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    246909000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.913454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 70889.750215                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70889.750215                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      7488126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7488126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      1844413                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1844413                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  56802219000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  56802219000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      9332539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9332539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.197632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.197632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 30796.908827                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 30796.908827                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      1844413                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1844413                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  47580154000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  47580154000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.197632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.197632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 25796.908827                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 25796.908827                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    19903782                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1992706                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.988318                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.002888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     6.167368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     5.370178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4070.459566                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.001506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.001311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.993765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1696                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 160909834                       # Number of tag accesses
system.l2.tags.data_accesses                160909834                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                  19864583                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           1988610                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                       19865153                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          877                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1667714                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1668591                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          877                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1667714                       # number of overall hits
system.l3.overall_hits::total                 1668591                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         2606                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       310671                       # number of demand (read+write) misses
system.l3.demand_misses::total                 313277                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         2606                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       310671                       # number of overall misses
system.l3.overall_misses::total                313277                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    216661000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  25773781000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      25990442000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    216661000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  25773781000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     25990442000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         3483                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1978385                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1981868                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         3483                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1978385                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1981868                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.748206                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.157033                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.158072                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.748206                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.157033                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.158072                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 83139.293937                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 82961.657187                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 82963.134861                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 83139.293937                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 82961.657187                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 82963.134861                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              117864                       # number of writebacks
system.l3.writebacks::total                    117864                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         2606                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       310671                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            313277                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         2606                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       310671                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           313277                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    190601000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  22667071000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  22857672000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    190601000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  22667071000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  22857672000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.748206                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.157033                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.158072                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.748206                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.157033                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.158072                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73139.293937                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72961.657187                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 72963.134861                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73139.293937                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72961.657187                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 72963.134861                       # average overall mshr miss latency
system.l3.replacements                         318502                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      1113720                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1113720                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      1113720                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1113720                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         6091                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          6091                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_hits::.switch_cpus_1.data        58603                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 58603                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        75369                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               75369                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   6235508500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    6235508500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       133972                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            133972                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.562573                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.562573                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82733.066645                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82733.066645                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        75369                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          75369                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   5481818500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   5481818500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.562573                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.562573                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72733.066645                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72733.066645                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst          877                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data      1609111                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1609988                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst         2606                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       235302                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          237908                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst    216661000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  19538272500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  19754933500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst         3483                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data      1844413                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1847896                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.748206                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.127576                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.128745                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 83139.293937                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 83034.876457                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 83036.020226                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst         2606                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       235302                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       237908                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst    190601000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  17185252500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  17375853500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.748206                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.127576                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.128745                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73139.293937                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 73034.876457                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 73036.020226                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     5166943                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    351270                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     14.709320                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     196.852160                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         8.371168                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      8710.329369                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     5.717856                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  2400.409428                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   132.231434                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 21314.088584                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.006007                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000255                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.265818                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000174                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.073255                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.004035                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.650454                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          781                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         7746                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        24147                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  63738950                       # Number of tag accesses
system.l3.tags.data_accesses                 63738950                       # Number of data accesses
system.l3.tags.cache_friendly                 3943265                       # Number of cache friendly accesses
system.l3.tags.cache_averse                     14422                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims          304700                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims             13802                       # Number of cache averse victims
system.l3.tags.OPT_hits                       3676965                       # Number of OPT hits
system.l3.tags.OPT_misses                       14004                       # Number of OPT misses
system.l3.tags.OPT_nan                         272809                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           1847896                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1231584                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1068828                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           133972                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          133972                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1847896                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5945646                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    198117632                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          318502                       # Total snoops (count)
system.tol3bus.snoopTraffic                   7543296                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2300370                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.004960                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.070250                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2288961     99.50%     99.50% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  11409      0.50%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2300370                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3095609000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2972802000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       166784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     19882944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20049728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       166784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        166784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7543296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7543296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       310671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              313277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       117864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             117864                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       725138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     86446364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              87171502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       725138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           725138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32796477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32796477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32796477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       725138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     86446364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119967979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    117864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    310341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006156340500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6987                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6987                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              791373                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111066                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      313277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     117864                       # Number of write requests accepted
system.mem_ctrls.readBursts                    313277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    330                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             21269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7388                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4107593250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1564735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9975349500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13125.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31875.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   208713                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72298                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                313277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117864                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  276109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   33444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       149768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.082474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.531632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.320476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        82153     54.85%     54.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30157     20.14%     74.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18728     12.50%     87.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6644      4.44%     91.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3271      2.18%     94.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2316      1.55%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1603      1.07%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1173      0.78%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3723      2.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       149768                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.775011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.982896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.249303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           6020     86.16%     86.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          597      8.54%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          223      3.19%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           62      0.89%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           39      0.56%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           12      0.17%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           10      0.14%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           10      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            4      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6987                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.864606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.834063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3994     57.16%     57.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              132      1.89%     59.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2688     38.47%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              160      2.29%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6987                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20028608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7541312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20049728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7543296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        87.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     87.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  232464323000                       # Total gap between requests
system.mem_ctrls.avgGap                     539183.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       166784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     19861824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7541312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 725137.605587682920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 86354539.392051845789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 32787850.912975229323                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2606                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       310671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       117864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     83613250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   9891736250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5437853550000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32084.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     31839.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  46136679.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            536849460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            285342255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1136045400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          295806960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18155850960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      49769367030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46410199200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       116589461265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.903557                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 120127980750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7680140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 102195121000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            532501200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            283027305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1098396180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319281300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18155850960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      52762772760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43889436480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       117041266185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.867898                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 113558476500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7680140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 108764625250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1375293824                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    145922545                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    115946925                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1637163294                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1375293824                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    145922545                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    115946925                       # number of overall hits
system.cpu.icache.overall_hits::total      1637163294                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1139274                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         5427                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1144743                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1139274                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         5427                       # number of overall misses
system.cpu.icache.overall_misses::total       1144743                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2123500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    365115998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    367239498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2123500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    365115998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    367239498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1376433098                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    145922587                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    115952352                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1638308037                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1376433098                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    145922587                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    115952352                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1638308037                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000828                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000699                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000828                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000699                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 50559.523810                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 67277.685277                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   320.805192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 50559.523810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 67277.685277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   320.805192                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1515                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          457                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   228.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1142618                       # number of writebacks
system.cpu.icache.writebacks::total           1142618                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         1613                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1613                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         1613                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1613                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst         3814                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3856                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst         3814                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3856                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2102500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    270297499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    272399999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2102500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    270297499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    272399999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 50059.523810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 70869.821447                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70643.153268                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 50059.523810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 70869.821447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70643.153268                       # average overall mshr miss latency
system.cpu.icache.replacements                1142618                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1375293824                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    145922545                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    115946925                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1637163294                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1139274                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           42                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         5427                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1144743                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2123500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    365115998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    367239498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1376433098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    145922587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    115952352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1638308037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000828                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000699                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 50559.523810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 67277.685277                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   320.805192                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         1613                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1613                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst         3814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3856                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2102500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    270297499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    272399999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 50059.523810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 70869.821447                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70643.153268                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.984928                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1638306424                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1143130                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1433.175950                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.188902                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     1.666397                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    51.129629                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.896853                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.003255                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.099863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6554375278                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6554375278                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1638306424                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims      1143130                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1638308037                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    396040944                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36561278                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    327921614                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        760523836                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    396068759                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     36563653                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    327966758                       # number of overall hits
system.cpu.dcache.overall_hits::total       760599170                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6485587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1520615                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     30287596                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       38293798                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6505433                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1524305                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     30291698                       # number of overall misses
system.cpu.dcache.overall_misses::total      38321436                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  13819372500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 347742035450                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 361561407950                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  13819372500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 347742035450                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 361561407950                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    402526531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     38081893                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    358209210                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    798817634                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    402574192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     38087958                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    358258456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    798920606                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.039930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.084553                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047938                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.040021                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.084553                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047967                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  9088.015375                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 11481.334981                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9441.774565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  9066.015332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 11479.780217                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9434.965014                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1697714                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            246715                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.881276                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5745392                       # number of writebacks
system.cpu.dcache.writebacks::total           5745392                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     20016224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     20016224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     20016224                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     20016224                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1520615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     10271372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11791987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1523658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     10273419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11797077                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13059065000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 122412816453                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 135471881453                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13354230000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 122536193453                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 135890423453                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.039930                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.028674                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014762                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.040004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.028676                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014766                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  8588.015375                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 11917.864181                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11488.469369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  8764.584966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 11927.498864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11518.990971                       # average overall mshr miss latency
system.cpu.dcache.replacements               17564699                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    251856762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     25620033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    214295199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       491771994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5998417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1421958                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     29345612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      36765987                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12434987500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 333406715000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 345841702500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    257855179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27041991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    243640811                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    528537981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.052583                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.120446                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069562                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  8744.975238                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 11361.382240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9406.566523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     20015119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     20015119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1421958                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      9330493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10752451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  11724008500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 108554547000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 120278555500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.052583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.038296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  8244.975238                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 11634.384914                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11186.152394                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    144184182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     10941245                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    113626415                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      268751842                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       487170                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        98657                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       941984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1527811                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1384385000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  14335320450                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15719705450                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    144671352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     11039902                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    114568399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    270279653                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.008936                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.008222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005653                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14032.303841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 15218.220745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10289.038009                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         1105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        98657                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       940879                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1039536                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1335056500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  13858269453                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15193325953                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.008936                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.008212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13532.303841                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 14729.066599                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14615.488019                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        27815                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         2375                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data        45144                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         75334                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        19846                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3690                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data         4102                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        27638                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        47661                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         6065                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data        49246                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       102972                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.416399                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.608409                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.083296                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.268403                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         3043                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data         2047                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5090                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    295165000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data    123377000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    418542000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.501731                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.041567                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.049431                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 96998.028262                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 60272.105520                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82228.290766                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993817                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           779000353                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17565211                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.349046                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   392.562525                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    37.401514                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    82.029778                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.766724                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.073050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.160214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3213247635                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3213247635                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         779000353                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims     17565211                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              798920606                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1435502089000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1100571068500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 334931020500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
