$date
	Sat Oct 22 22:14:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#492881
b100 !
1"
#492882
b100 &
b100 %
1$
#492883
0"
#492886
b10 &
b10 %
#492890
b1 &
b1 %
1#
#492894
b0 &
0#
b0 %
0$
#1511789
b11110 !
1"
#1511790
b11110 &
b11110 %
1$
#1511791
0"
#1511794
b1111 &
b1111 %
#1511798
b101110 &
b101110 %
#1511802
b10111 &
b10111 %
#1511806
b1000110 &
b1000110 %
#1511810
b100011 &
b100011 %
#1511814
b1101010 &
b1101010 %
#1511818
b110101 &
b110101 %
#1511822
b10100000 &
b10100000 %
#1511826
b1010000 &
b1010000 %
#1511830
b101000 &
b101000 %
#1511834
b10100 &
b10100 %
#1511838
b1010 &
b1010 %
#1511842
b101 &
b101 %
#1511846
b10000 &
b10000 %
#1511850
b1000 &
b1000 %
#1511854
b100 &
b100 %
#1511858
b10 &
b10 %
#1511862
b1 &
1#
b1 %
#1511866
b0 &
b0 %
0#
0$
#2533009
b1010 !
1"
#2533010
b1010 &
b1010 %
1$
#2533011
0"
#2533014
b101 &
b101 %
#2533018
b10000 &
b10000 %
#2533022
b1000 &
b1000 %
#2533026
b100 &
b100 %
#2533030
b10 &
b10 %
#2533034
b1 &
b1 %
1#
#2533038
b0 &
0#
b0 %
0$
#4500012
