 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 06:55:19 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: clk_r_REG94_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clk_r_REG94_S2/CK (DFF_X2)             0.0000     0.0000 r
  clk_r_REG94_S2/Q (DFF_X2)              0.5606     0.5606 f
  U822/ZN (AND2_X1)                      0.2031     0.7638 f
  U1381/ZN (NOR3_X1)                     0.1721     0.9358 r
  U1382/ZN (OAI22_X1)                    0.1799     1.1157 f
  U1067/ZN (OAI21_X2)                    0.5177     1.6334 r
  dut_sram_write_data[7] (out)           0.0000     1.6334 r
  data arrival time                                 1.6334

  clock clk (rise edge)                  2.2500     2.2500
  clock network delay (ideal)            0.0000     2.2500
  clock uncertainty                     -0.0500     2.2000
  output external delay                 -0.5660     1.6340
  data required time                                1.6340
  -----------------------------------------------------------
  data required time                                1.6340
  data arrival time                                -1.6334
  -----------------------------------------------------------
  slack (MET)                                       0.0006


1
