sv work "glbl.v"
sv xil_defaultlib "dct_ama_submuladd_16s_16s_13ns_29s_29_4_1.v"
sv xil_defaultlib "dct_mac_muladd_16s_14ns_29s_29_4_1.v"
sv xil_defaultlib "AESL_axi_slave_control.v"
sv xil_defaultlib "dct_mac_muladd_16s_15s_13ns_29_4_1.v"
sv xil_defaultlib "dct.autotb.v"
sv xil_defaultlib "dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col.v"
sv xil_defaultlib "dct_mul_17s_13ns_29_1_1.v"
sv xil_defaultlib "dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.v"
sv xil_defaultlib "dct_control_s_axi.v"
sv xil_defaultlib "dct_mul_16s_15ns_29_1_1.v"
sv xil_defaultlib "dct_mac_muladd_17s_12ns_29s_29_4_1.v"
sv xil_defaultlib "dct_flow_control_loop_pipe_sequential_init.v"
sv xil_defaultlib "dct_mac_muladd_18s_14ns_13ns_29_4_1.v"
sv xil_defaultlib "dct_mac_muladd_17s_13ns_13ns_29_4_1.v"
sv xil_defaultlib "dct_buf_2d_in_RAM_AUTO_1R1W.v"
sv xil_defaultlib "dct_mac_muladd_17s_13ns_29s_29_4_1.v"
sv xil_defaultlib "dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_1.v"
sv xil_defaultlib "dct_dct_Pipeline_Col_DCT_Loop.v"
sv xil_defaultlib "dct_row_outbuf_RAM_AUTO_1R1W.v"
sv xil_defaultlib "dct.v"
sv xil_defaultlib "dct_ama_submuladd_16s_16s_12ns_29s_29_4_1.v"
sv xil_defaultlib "dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.v"
sv xil_defaultlib "dct_dct_1d_1.v"
sv xil_defaultlib "dct_mac_muladd_16s_15s_29s_29_4_1.v"
sv xil_defaultlib "dct_col_inbuf_RAM_AUTO_1R1W.v"
sv xil_defaultlib "dct_mul_17s_14ns_29_1_1.v"
sv xil_defaultlib "dct_buf_2d_out_RAM_AUTO_1R1W.v"
sv xil_defaultlib "dct_mul_16s_15s_29_1_1.v"
sv xil_defaultlib "dct_mac_muladd_16s_15s_29ns_29_4_1.v"
sv xil_defaultlib "dct_ama_submuladd_18s_16s_14ns_29ns_29_4_1.v"
sv xil_defaultlib "dct_mac_muladd_18s_13ns_13ns_29_4_1.v"
sv xil_defaultlib "dct_mac_muladd_17s_12ns_13ns_29_4_1.v"
sv xil_defaultlib "dct_dct_Pipeline_Row_DCT_Loop.v"
sv xil_defaultlib "dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col.v"
sv xil_defaultlib "dct_dct_1d.v"
sv xil_defaultlib "dct_mac_muladd_16s_14ns_29ns_29_4_1.v"
sv xil_defaultlib "dataflow_monitor.sv"

