// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FC_144_128_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        stream_in_V_V_dout,
        stream_in_V_V_empty_n,
        stream_in_V_V_read,
        stream_out_V_V_din,
        stream_out_V_V_full_n,
        stream_out_V_V_write
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_state3 = 27'd4;
parameter    ap_ST_fsm_state4 = 27'd8;
parameter    ap_ST_fsm_state5 = 27'd16;
parameter    ap_ST_fsm_state6 = 27'd32;
parameter    ap_ST_fsm_state7 = 27'd64;
parameter    ap_ST_fsm_state8 = 27'd128;
parameter    ap_ST_fsm_state9 = 27'd256;
parameter    ap_ST_fsm_state10 = 27'd512;
parameter    ap_ST_fsm_state11 = 27'd1024;
parameter    ap_ST_fsm_state12 = 27'd2048;
parameter    ap_ST_fsm_state13 = 27'd4096;
parameter    ap_ST_fsm_state14 = 27'd8192;
parameter    ap_ST_fsm_state15 = 27'd16384;
parameter    ap_ST_fsm_state16 = 27'd32768;
parameter    ap_ST_fsm_pp0_stage0 = 27'd65536;
parameter    ap_ST_fsm_state19 = 27'd131072;
parameter    ap_ST_fsm_state20 = 27'd262144;
parameter    ap_ST_fsm_pp1_stage0 = 27'd524288;
parameter    ap_ST_fsm_state24 = 27'd1048576;
parameter    ap_ST_fsm_pp2_stage0 = 27'd2097152;
parameter    ap_ST_fsm_state44 = 27'd4194304;
parameter    ap_ST_fsm_pp3_stage0 = 27'd8388608;
parameter    ap_ST_fsm_state48 = 27'd16777216;
parameter    ap_ST_fsm_pp4_stage0 = 27'd33554432;
parameter    ap_ST_fsm_state52 = 27'd67108864;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] stream_in_V_V_dout;
input   stream_in_V_V_empty_n;
output   stream_in_V_V_read;
output  [15:0] stream_out_V_V_din;
input   stream_out_V_V_full_n;
output   stream_out_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg stream_in_V_V_read;
reg[15:0] stream_out_V_V_din;
reg stream_out_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg  signed [7:0] multiple_V_10;
reg   [6:0] bias_V_10_address0;
reg    bias_V_10_ce0;
reg    bias_V_10_we0;
wire   [7:0] bias_V_10_q0;
wire   [3:0] A_V_6_0_address0;
reg    A_V_6_0_ce0;
wire   [7:0] A_V_6_0_q0;
wire   [3:0] A_V_6_0_address1;
reg    A_V_6_0_ce1;
reg    A_V_6_0_we1;
wire   [3:0] A_V_6_1_address0;
reg    A_V_6_1_ce0;
wire   [7:0] A_V_6_1_q0;
wire   [3:0] A_V_6_1_address1;
reg    A_V_6_1_ce1;
reg    A_V_6_1_we1;
wire   [3:0] A_V_6_2_address0;
reg    A_V_6_2_ce0;
wire   [7:0] A_V_6_2_q0;
wire   [3:0] A_V_6_2_address1;
reg    A_V_6_2_ce1;
reg    A_V_6_2_we1;
wire   [3:0] A_V_6_3_address0;
reg    A_V_6_3_ce0;
wire   [7:0] A_V_6_3_q0;
wire   [3:0] A_V_6_3_address1;
reg    A_V_6_3_ce1;
reg    A_V_6_3_we1;
wire   [3:0] A_V_6_4_address0;
reg    A_V_6_4_ce0;
wire   [7:0] A_V_6_4_q0;
wire   [3:0] A_V_6_4_address1;
reg    A_V_6_4_ce1;
reg    A_V_6_4_we1;
wire   [3:0] A_V_6_5_address0;
reg    A_V_6_5_ce0;
wire   [7:0] A_V_6_5_q0;
wire   [3:0] A_V_6_5_address1;
reg    A_V_6_5_ce1;
reg    A_V_6_5_we1;
wire   [3:0] A_V_6_6_address0;
reg    A_V_6_6_ce0;
wire   [7:0] A_V_6_6_q0;
wire   [3:0] A_V_6_6_address1;
reg    A_V_6_6_ce1;
reg    A_V_6_6_we1;
wire   [3:0] A_V_6_7_address0;
reg    A_V_6_7_ce0;
wire   [7:0] A_V_6_7_q0;
wire   [3:0] A_V_6_7_address1;
reg    A_V_6_7_ce1;
reg    A_V_6_7_we1;
wire   [3:0] A_V_6_8_address0;
reg    A_V_6_8_ce0;
wire   [7:0] A_V_6_8_q0;
wire   [3:0] A_V_6_8_address1;
reg    A_V_6_8_ce1;
reg    A_V_6_8_we1;
wire   [10:0] B_V_6_0_address0;
reg    B_V_6_0_ce0;
wire   [7:0] B_V_6_0_q0;
wire   [10:0] B_V_6_0_address1;
reg    B_V_6_0_ce1;
reg    B_V_6_0_we1;
wire   [10:0] B_V_6_1_address0;
reg    B_V_6_1_ce0;
wire   [7:0] B_V_6_1_q0;
wire   [10:0] B_V_6_1_address1;
reg    B_V_6_1_ce1;
reg    B_V_6_1_we1;
wire   [10:0] B_V_6_2_address0;
reg    B_V_6_2_ce0;
wire   [7:0] B_V_6_2_q0;
wire   [10:0] B_V_6_2_address1;
reg    B_V_6_2_ce1;
reg    B_V_6_2_we1;
wire   [10:0] B_V_6_3_address0;
reg    B_V_6_3_ce0;
wire   [7:0] B_V_6_3_q0;
wire   [10:0] B_V_6_3_address1;
reg    B_V_6_3_ce1;
reg    B_V_6_3_we1;
wire   [10:0] B_V_6_4_address0;
reg    B_V_6_4_ce0;
wire   [7:0] B_V_6_4_q0;
wire   [10:0] B_V_6_4_address1;
reg    B_V_6_4_ce1;
reg    B_V_6_4_we1;
wire   [10:0] B_V_6_5_address0;
reg    B_V_6_5_ce0;
wire   [7:0] B_V_6_5_q0;
wire   [10:0] B_V_6_5_address1;
reg    B_V_6_5_ce1;
reg    B_V_6_5_we1;
wire   [10:0] B_V_6_6_address0;
reg    B_V_6_6_ce0;
wire   [7:0] B_V_6_6_q0;
wire   [10:0] B_V_6_6_address1;
reg    B_V_6_6_ce1;
reg    B_V_6_6_we1;
wire   [10:0] B_V_6_7_address0;
reg    B_V_6_7_ce0;
wire   [7:0] B_V_6_7_q0;
wire   [10:0] B_V_6_7_address1;
reg    B_V_6_7_ce1;
reg    B_V_6_7_we1;
wire   [10:0] B_V_6_8_address0;
reg    B_V_6_8_ce0;
wire   [7:0] B_V_6_8_q0;
wire   [10:0] B_V_6_8_address1;
reg    B_V_6_8_ce1;
reg    B_V_6_8_we1;
reg    stream_in_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] exitcond_flatten_reg_1817;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_pp4_stage0;
reg   [0:0] exitcond6_reg_1863;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_22_reg_1443;
reg    stream_out_V_V_blk_n;
reg    ap_enable_reg_pp2_iter18;
wire    ap_block_pp2_stage0;
reg   [0:0] ifzero_reg_1620;
reg   [0:0] ifzero_reg_1620_pp2_iter17_reg;
reg   [30:0] i5_reg_691;
reg   [7:0] i2_reg_713;
reg   [14:0] indvar_flatten6_reg_724;
reg   [7:0] i3_reg_735;
reg   [22:0] p_7_reg_746;
reg   [7:0] j4_reg_758;
reg   [14:0] indvar_flatten_reg_769;
reg   [7:0] j_reg_780;
reg   [7:0] i_reg_791;
reg   [7:0] i1_reg_802;
reg   [7:0] i1_reg_802_pp4_iter1_reg;
wire    ap_block_state49_pp4_stage0_iter0;
reg    ap_block_state50_pp4_stage0_iter1;
wire    ap_block_state51_pp4_stage0_iter2;
reg    ap_block_pp4_stage0_11001;
reg   [15:0] tmp_V_reg_1372;
reg    ap_block_state1;
reg   [15:0] tmp_V_21_reg_1378;
reg    ap_block_state2;
reg  signed [15:0] tmp_V_23_reg_1383;
reg    ap_block_state3;
reg  signed [15:0] tmp_V_25_reg_1388;
reg    ap_block_state4;
reg  signed [15:0] tmp_V_29_reg_1393;
reg    ap_block_state6;
wire   [0:0] tmp_s_fu_814_p2;
reg    ap_block_state8;
wire   [0:0] tmp_19_fu_819_p2;
wire  signed [31:0] lhs_V_fu_824_p1;
reg  signed [31:0] lhs_V_reg_1406;
wire  signed [31:0] tmp_20_fu_830_p1;
wire  signed [31:0] grp_fu_1345_p2;
reg  signed [31:0] tmp1_reg_1423;
wire    ap_CS_fsm_state10;
wire  signed [31:0] grp_fu_1351_p2;
reg  signed [31:0] tmp2_reg_1428;
wire   [31:0] grp_fu_843_p2;
reg   [31:0] p_3_reg_1433;
wire    ap_CS_fsm_state15;
wire   [31:0] KER_bound_fu_847_p2;
reg   [31:0] KER_bound_reg_1438;
wire    ap_CS_fsm_state16;
wire   [0:0] tmp_22_fu_855_p2;
wire    ap_block_state17_pp0_stage0_iter0;
reg    ap_block_state18_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [30:0] i_4_fu_860_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_21_fu_870_p2;
wire    ap_CS_fsm_state20;
wire   [14:0] num_img_2_fu_875_p2;
reg   [14:0] num_img_2_reg_1456;
wire   [0:0] exitcond8_fu_881_p2;
wire    ap_block_state21_pp1_stage0_iter0;
reg    ap_block_state22_pp1_stage0_iter1;
wire    ap_block_state23_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
wire   [7:0] i_6_fu_887_p2;
reg    ap_enable_reg_pp1_iter0;
reg   [3:0] arrayNo_cast_reg_1470;
reg   [3:0] arrayNo_cast_reg_1470_pp1_iter1_reg;
wire   [3:0] tmp_49_fu_903_p1;
reg   [3:0] tmp_49_reg_1474;
reg   [3:0] tmp_49_reg_1474_pp1_iter1_reg;
wire   [7:0] tmp_48_fu_907_p1;
reg   [7:0] tmp_48_reg_1479;
wire   [0:0] exitcond_flatten8_fu_923_p2;
reg   [0:0] exitcond_flatten8_reg_1492;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state25_pp2_stage0_iter0;
wire    ap_block_state26_pp2_stage0_iter1;
wire    ap_block_state27_pp2_stage0_iter2;
wire    ap_block_state28_pp2_stage0_iter3;
wire    ap_block_state29_pp2_stage0_iter4;
wire    ap_block_state30_pp2_stage0_iter5;
wire    ap_block_state31_pp2_stage0_iter6;
wire    ap_block_state32_pp2_stage0_iter7;
wire    ap_block_state33_pp2_stage0_iter8;
wire    ap_block_state34_pp2_stage0_iter9;
wire    ap_block_state35_pp2_stage0_iter10;
wire    ap_block_state36_pp2_stage0_iter11;
wire    ap_block_state37_pp2_stage0_iter12;
wire    ap_block_state38_pp2_stage0_iter13;
wire    ap_block_state39_pp2_stage0_iter14;
wire    ap_block_state40_pp2_stage0_iter15;
wire    ap_block_state41_pp2_stage0_iter16;
wire    ap_block_state42_pp2_stage0_iter17;
reg    ap_block_state43_pp2_stage0_iter18;
reg    ap_block_pp2_stage0_11001;
reg   [0:0] exitcond_flatten8_reg_1492_pp2_iter1_reg;
reg   [0:0] exitcond_flatten8_reg_1492_pp2_iter2_reg;
reg   [0:0] exitcond_flatten8_reg_1492_pp2_iter3_reg;
reg   [0:0] exitcond_flatten8_reg_1492_pp2_iter4_reg;
reg   [0:0] exitcond_flatten8_reg_1492_pp2_iter5_reg;
wire   [14:0] indvar_flatten_next7_fu_929_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] exitcond3_fu_941_p2;
reg   [0:0] exitcond3_reg_1501;
reg   [0:0] exitcond3_reg_1501_pp2_iter1_reg;
reg   [0:0] exitcond3_reg_1501_pp2_iter2_reg;
reg   [0:0] exitcond3_reg_1501_pp2_iter3_reg;
reg   [0:0] exitcond3_reg_1501_pp2_iter4_reg;
wire   [7:0] tmp_29_mid2_v_fu_955_p3;
reg   [7:0] tmp_29_mid2_v_reg_1506;
reg   [7:0] tmp_29_mid2_v_reg_1506_pp2_iter1_reg;
reg   [7:0] tmp_29_mid2_v_reg_1506_pp2_iter2_reg;
reg   [7:0] tmp_29_mid2_v_reg_1506_pp2_iter3_reg;
reg   [3:0] arrayNo2_reg_1513;
reg   [3:0] arrayNo2_reg_1513_pp2_iter1_reg;
reg   [3:0] arrayNo2_reg_1513_pp2_iter2_reg;
wire   [3:0] tmp_50_fu_973_p1;
reg   [3:0] tmp_50_reg_1518;
wire   [7:0] j_3_fu_977_p2;
reg   [7:0] j_3_reg_1524;
wire   [0:0] ifzero_fu_1014_p2;
reg   [0:0] ifzero_reg_1620_pp2_iter2_reg;
reg   [0:0] ifzero_reg_1620_pp2_iter3_reg;
reg   [0:0] ifzero_reg_1620_pp2_iter4_reg;
reg   [0:0] ifzero_reg_1620_pp2_iter5_reg;
reg   [0:0] ifzero_reg_1620_pp2_iter6_reg;
reg   [0:0] ifzero_reg_1620_pp2_iter7_reg;
reg   [0:0] ifzero_reg_1620_pp2_iter8_reg;
reg   [0:0] ifzero_reg_1620_pp2_iter9_reg;
reg   [0:0] ifzero_reg_1620_pp2_iter10_reg;
reg   [0:0] ifzero_reg_1620_pp2_iter11_reg;
reg   [0:0] ifzero_reg_1620_pp2_iter12_reg;
reg   [0:0] ifzero_reg_1620_pp2_iter13_reg;
reg   [0:0] ifzero_reg_1620_pp2_iter14_reg;
reg   [0:0] ifzero_reg_1620_pp2_iter15_reg;
reg   [0:0] ifzero_reg_1620_pp2_iter16_reg;
reg   [7:0] A_V_6_0_load_reg_1624;
reg    ap_enable_reg_pp2_iter2;
reg   [7:0] A_V_6_1_load_reg_1629;
reg   [7:0] A_V_6_2_load_reg_1634;
reg   [7:0] A_V_6_3_load_reg_1639;
reg   [7:0] A_V_6_4_load_reg_1644;
reg   [7:0] A_V_6_5_load_reg_1649;
reg   [7:0] A_V_6_6_load_reg_1654;
reg   [7:0] A_V_6_7_load_reg_1659;
reg   [7:0] A_V_6_8_load_reg_1664;
reg   [7:0] B_V_6_0_load_reg_1669;
reg   [7:0] B_V_6_1_load_reg_1674;
reg   [7:0] B_V_6_2_load_reg_1679;
reg   [7:0] B_V_6_3_load_reg_1684;
reg   [7:0] B_V_6_4_load_reg_1689;
reg   [7:0] B_V_6_5_load_reg_1694;
reg   [7:0] B_V_6_6_load_reg_1699;
reg   [7:0] B_V_6_7_load_reg_1704;
reg   [7:0] B_V_6_8_load_reg_1709;
wire  signed [22:0] grp_fu_1357_p3;
reg  signed [22:0] buf_V_reg_1729;
reg    ap_enable_reg_pp2_iter5;
reg   [7:0] bias_V_10_load_reg_1735;
(* use_dsp48 = "no" *) wire   [22:0] r_V_1_tr_fu_1074_p2;
reg   [22:0] r_V_1_tr_reg_1740;
reg   [0:0] tmp_51_reg_1745;
reg   [0:0] tmp_51_reg_1745_pp2_iter7_reg;
reg   [14:0] tmp_40_reg_1750;
reg   [14:0] tmp_40_reg_1750_pp2_iter7_reg;
reg   [14:0] tmp_37_reg_1755;
wire   [16:0] tmp_34_fu_1132_p3;
reg  signed [16:0] tmp_34_reg_1760;
wire  signed [22:0] grp_fu_1365_p2;
reg  signed [22:0] r_V_2_reg_1775;
reg   [0:0] tmp_53_reg_1781;
reg   [0:0] tmp_53_reg_1781_pp2_iter12_reg;
reg   [0:0] tmp_53_reg_1781_pp2_iter13_reg;
reg   [0:0] tmp_53_reg_1781_pp2_iter14_reg;
reg   [0:0] tmp_53_reg_1781_pp2_iter15_reg;
reg   [0:0] tmp_53_reg_1781_pp2_iter16_reg;
wire   [0:0] tmp_i_fu_1166_p2;
reg   [0:0] tmp_i_reg_1792;
reg   [0:0] tmp_i_reg_1792_pp2_iter13_reg;
reg   [0:0] tmp_i_reg_1792_pp2_iter14_reg;
reg   [0:0] tmp_i_reg_1792_pp2_iter15_reg;
reg   [0:0] tmp_i_reg_1792_pp2_iter16_reg;
wire   [46:0] tmp_52_fu_1171_p1;
reg   [46:0] tmp_52_reg_1797;
reg   [19:0] tmp_55_reg_1802;
reg   [19:0] tmp_55_reg_1802_pp2_iter16_reg;
reg   [18:0] tmp_54_reg_1807;
wire   [15:0] Outbuf_V_fu_1234_p3;
reg   [15:0] Outbuf_V_reg_1812;
wire   [0:0] exitcond_flatten_fu_1241_p2;
wire    ap_block_state45_pp3_stage0_iter0;
reg    ap_block_state46_pp3_stage0_iter1;
wire    ap_block_state47_pp3_stage0_iter2;
reg    ap_block_pp3_stage0_11001;
wire   [14:0] indvar_flatten_next_fu_1247_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [7:0] i_mid2_fu_1265_p3;
reg   [7:0] i_mid2_reg_1826;
reg   [7:0] i_mid2_reg_1826_pp3_iter1_reg;
wire   [7:0] arrayNo1_cast_mid2_v_fu_1273_p3;
reg   [7:0] arrayNo1_cast_mid2_v_reg_1831;
reg   [3:0] arrayNo1_cast_mid2_reg_1836;
reg   [3:0] arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg;
wire   [3:0] tmp_44_fu_1291_p1;
reg   [3:0] tmp_44_reg_1840;
reg   [3:0] tmp_44_reg_1840_pp3_iter1_reg;
wire   [7:0] i_5_fu_1295_p2;
wire   [7:0] tmp_45_fu_1301_p1;
reg   [7:0] tmp_45_reg_1850;
wire   [0:0] exitcond6_fu_1324_p2;
reg   [0:0] exitcond6_reg_1863_pp4_iter1_reg;
wire   [7:0] i_3_fu_1330_p2;
reg   [7:0] i_3_reg_1867;
reg    ap_enable_reg_pp4_iter0;
wire   [7:0] tmp_46_fu_1336_p1;
reg   [7:0] tmp_46_reg_1872;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state17;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state21;
reg    ap_enable_reg_pp1_iter2;
wire    ap_CS_fsm_state24;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state25;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter8;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg    ap_enable_reg_pp2_iter11;
reg    ap_enable_reg_pp2_iter12;
reg    ap_enable_reg_pp2_iter13;
reg    ap_enable_reg_pp2_iter14;
reg    ap_enable_reg_pp2_iter15;
reg    ap_enable_reg_pp2_iter16;
reg    ap_enable_reg_pp2_iter17;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state45;
reg    ap_enable_reg_pp3_iter2;
wire    ap_CS_fsm_state48;
reg    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state49;
reg    ap_enable_reg_pp4_iter2;
reg   [14:0] num_img_reg_702;
wire    ap_CS_fsm_state44;
reg   [7:0] ap_phi_mux_i3_phi_fu_739_p4;
reg   [22:0] ap_phi_mux_p_7_phi_fu_750_p4;
reg   [7:0] ap_phi_mux_j4_phi_fu_762_p4;
reg   [7:0] ap_phi_mux_j_phi_fu_784_p4;
reg   [7:0] ap_phi_mux_i1_phi_fu_806_p4;
wire   [63:0] newIndex1_fu_911_p1;
wire   [63:0] tmp_35_fu_1001_p1;
wire   [63:0] newIndex2_fu_983_p1;
wire   [63:0] tmp_29_mid2_fu_1060_p1;
wire   [63:0] tmp_29_fu_1311_p1;
wire   [63:0] tmp_25_fu_1340_p1;
reg    ap_block_state5;
reg    ap_block_state7;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp2_stage0_01001;
reg    ap_block_pp3_stage0_01001;
reg    ap_block_pp4_stage0_01001;
wire   [7:0] tmp_31_fu_833_p1;
wire    ap_CS_fsm_state11;
wire   [31:0] i5_cast_fu_851_p1;
wire   [15:0] num_img_cast_fu_866_p1;
wire   [7:0] i_7_fu_935_p2;
wire   [7:0] j4_mid2_fu_947_p3;
wire   [11:0] tmp_32_fu_995_p3;
wire   [31:0] arrayNo2_cast_fu_1019_p1;
wire  signed [7:0] tmp_36_fu_1022_p11;
wire  signed [7:0] tmp_39_fu_1041_p11;
wire  signed [22:0] tmp_35_cast_fu_1071_p1;
wire   [22:0] p_neg_fu_1097_p2;
wire  signed [15:0] tmp_38_fu_1112_p1;
wire   [16:0] tmp_37_cast_fu_1115_p1;
wire  signed [15:0] tmp_41_fu_1119_p1;
wire   [16:0] tmp_33_fu_1122_p2;
wire   [16:0] tmp_39_cast_fu_1128_p1;
wire   [24:0] grp_fu_1160_p0;
wire   [47:0] grp_fu_1160_p2;
wire   [46:0] neg_mul_fu_1185_p2;
wire  signed [23:0] tmp_42_fu_1200_p1;
wire  signed [23:0] tmp_43_fu_1203_p1;
wire   [23:0] p_v_fu_1206_p3;
wire   [15:0] tmp_56_fu_1213_p1;
wire   [15:0] neg_ti_fu_1217_p2;
wire   [15:0] tmp_57_fu_1223_p1;
wire   [15:0] tmp_47_fu_1227_p3;
wire   [0:0] exitcond_fu_1259_p2;
wire   [7:0] j_2_fu_1253_p2;
wire   [11:0] tmp_27_fu_1305_p3;
wire  signed [15:0] grp_fu_1345_p0;
wire  signed [15:0] grp_fu_1345_p1;
wire   [22:0] grp_fu_1357_p2;
reg    grp_fu_1160_ce;
reg    grp_fu_1345_ce;
wire    ap_CS_fsm_state9;
reg    grp_fu_1351_ce;
reg    grp_fu_1357_ce;
reg    grp_fu_1365_ce;
wire    ap_CS_fsm_state19;
reg   [26:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 27'd1;
#0 multiple_V_10 = 8'd0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter13 = 1'b0;
#0 ap_enable_reg_pp2_iter14 = 1'b0;
#0 ap_enable_reg_pp2_iter15 = 1'b0;
#0 ap_enable_reg_pp2_iter16 = 1'b0;
#0 ap_enable_reg_pp2_iter17 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
end

FC_144_128_s_biasyd2 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bias_V_10_address0),
    .ce0(bias_V_10_ce0),
    .we0(bias_V_10_we0),
    .d0(tmp_46_reg_1872),
    .q0(bias_V_10_q0)
);

FC_144_128_s_A_V_zec #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_V_6_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_6_0_address0),
    .ce0(A_V_6_0_ce0),
    .q0(A_V_6_0_q0),
    .address1(A_V_6_0_address1),
    .ce1(A_V_6_0_ce1),
    .we1(A_V_6_0_we1),
    .d1(tmp_48_reg_1479)
);

FC_144_128_s_A_V_zec #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_V_6_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_6_1_address0),
    .ce0(A_V_6_1_ce0),
    .q0(A_V_6_1_q0),
    .address1(A_V_6_1_address1),
    .ce1(A_V_6_1_ce1),
    .we1(A_V_6_1_we1),
    .d1(tmp_48_reg_1479)
);

FC_144_128_s_A_V_zec #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_V_6_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_6_2_address0),
    .ce0(A_V_6_2_ce0),
    .q0(A_V_6_2_q0),
    .address1(A_V_6_2_address1),
    .ce1(A_V_6_2_ce1),
    .we1(A_V_6_2_we1),
    .d1(tmp_48_reg_1479)
);

FC_144_128_s_A_V_zec #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_V_6_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_6_3_address0),
    .ce0(A_V_6_3_ce0),
    .q0(A_V_6_3_q0),
    .address1(A_V_6_3_address1),
    .ce1(A_V_6_3_ce1),
    .we1(A_V_6_3_we1),
    .d1(tmp_48_reg_1479)
);

FC_144_128_s_A_V_zec #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_V_6_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_6_4_address0),
    .ce0(A_V_6_4_ce0),
    .q0(A_V_6_4_q0),
    .address1(A_V_6_4_address1),
    .ce1(A_V_6_4_ce1),
    .we1(A_V_6_4_we1),
    .d1(tmp_48_reg_1479)
);

FC_144_128_s_A_V_zec #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_V_6_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_6_5_address0),
    .ce0(A_V_6_5_ce0),
    .q0(A_V_6_5_q0),
    .address1(A_V_6_5_address1),
    .ce1(A_V_6_5_ce1),
    .we1(A_V_6_5_we1),
    .d1(tmp_48_reg_1479)
);

FC_144_128_s_A_V_zec #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_V_6_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_6_6_address0),
    .ce0(A_V_6_6_ce0),
    .q0(A_V_6_6_q0),
    .address1(A_V_6_6_address1),
    .ce1(A_V_6_6_ce1),
    .we1(A_V_6_6_we1),
    .d1(tmp_48_reg_1479)
);

FC_144_128_s_A_V_zec #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_V_6_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_6_7_address0),
    .ce0(A_V_6_7_ce0),
    .q0(A_V_6_7_q0),
    .address1(A_V_6_7_address1),
    .ce1(A_V_6_7_ce1),
    .we1(A_V_6_7_we1),
    .d1(tmp_48_reg_1479)
);

FC_144_128_s_A_V_zec #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
A_V_6_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_6_8_address0),
    .ce0(A_V_6_8_ce0),
    .q0(A_V_6_8_q0),
    .address1(A_V_6_8_address1),
    .ce1(A_V_6_8_ce1),
    .we1(A_V_6_8_we1),
    .d1(tmp_48_reg_1479)
);

FC_144_128_s_B_V_IfE #(
    .DataWidth( 8 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
B_V_6_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_6_0_address0),
    .ce0(B_V_6_0_ce0),
    .q0(B_V_6_0_q0),
    .address1(B_V_6_0_address1),
    .ce1(B_V_6_0_ce1),
    .we1(B_V_6_0_we1),
    .d1(tmp_45_reg_1850)
);

FC_144_128_s_B_V_IfE #(
    .DataWidth( 8 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
B_V_6_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_6_1_address0),
    .ce0(B_V_6_1_ce0),
    .q0(B_V_6_1_q0),
    .address1(B_V_6_1_address1),
    .ce1(B_V_6_1_ce1),
    .we1(B_V_6_1_we1),
    .d1(tmp_45_reg_1850)
);

FC_144_128_s_B_V_IfE #(
    .DataWidth( 8 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
B_V_6_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_6_2_address0),
    .ce0(B_V_6_2_ce0),
    .q0(B_V_6_2_q0),
    .address1(B_V_6_2_address1),
    .ce1(B_V_6_2_ce1),
    .we1(B_V_6_2_we1),
    .d1(tmp_45_reg_1850)
);

FC_144_128_s_B_V_IfE #(
    .DataWidth( 8 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
B_V_6_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_6_3_address0),
    .ce0(B_V_6_3_ce0),
    .q0(B_V_6_3_q0),
    .address1(B_V_6_3_address1),
    .ce1(B_V_6_3_ce1),
    .we1(B_V_6_3_we1),
    .d1(tmp_45_reg_1850)
);

FC_144_128_s_B_V_IfE #(
    .DataWidth( 8 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
B_V_6_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_6_4_address0),
    .ce0(B_V_6_4_ce0),
    .q0(B_V_6_4_q0),
    .address1(B_V_6_4_address1),
    .ce1(B_V_6_4_ce1),
    .we1(B_V_6_4_we1),
    .d1(tmp_45_reg_1850)
);

FC_144_128_s_B_V_IfE #(
    .DataWidth( 8 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
B_V_6_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_6_5_address0),
    .ce0(B_V_6_5_ce0),
    .q0(B_V_6_5_q0),
    .address1(B_V_6_5_address1),
    .ce1(B_V_6_5_ce1),
    .we1(B_V_6_5_we1),
    .d1(tmp_45_reg_1850)
);

FC_144_128_s_B_V_IfE #(
    .DataWidth( 8 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
B_V_6_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_6_6_address0),
    .ce0(B_V_6_6_ce0),
    .q0(B_V_6_6_q0),
    .address1(B_V_6_6_address1),
    .ce1(B_V_6_6_ce1),
    .we1(B_V_6_6_we1),
    .d1(tmp_45_reg_1850)
);

FC_144_128_s_B_V_IfE #(
    .DataWidth( 8 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
B_V_6_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_6_7_address0),
    .ce0(B_V_6_7_ce0),
    .q0(B_V_6_7_q0),
    .address1(B_V_6_7_address1),
    .ce1(B_V_6_7_ce1),
    .we1(B_V_6_7_we1),
    .d1(tmp_45_reg_1850)
);

FC_144_128_s_B_V_IfE #(
    .DataWidth( 8 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
B_V_6_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_6_8_address0),
    .ce0(B_V_6_8_ce0),
    .q0(B_V_6_8_q0),
    .address1(B_V_6_8_address1),
    .ce1(B_V_6_8_ce1),
    .we1(B_V_6_8_we1),
    .d1(tmp_45_reg_1850)
);

ultra_mul_32s_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ultra_mul_32s_32sbkb_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp2_reg_1428),
    .din1(tmp1_reg_1423),
    .ce(1'b1),
    .dout(grp_fu_843_p2)
);

ultra_mux_932_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 8 ))
ultra_mux_932_8_1_1_U81(
    .din0(A_V_6_0_load_reg_1624),
    .din1(A_V_6_1_load_reg_1629),
    .din2(A_V_6_2_load_reg_1634),
    .din3(A_V_6_3_load_reg_1639),
    .din4(A_V_6_4_load_reg_1644),
    .din5(A_V_6_5_load_reg_1649),
    .din6(A_V_6_6_load_reg_1654),
    .din7(A_V_6_7_load_reg_1659),
    .din8(A_V_6_8_load_reg_1664),
    .din9(arrayNo2_cast_fu_1019_p1),
    .dout(tmp_36_fu_1022_p11)
);

ultra_mux_932_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 8 ))
ultra_mux_932_8_1_1_U82(
    .din0(B_V_6_0_load_reg_1669),
    .din1(B_V_6_1_load_reg_1674),
    .din2(B_V_6_2_load_reg_1679),
    .din3(B_V_6_3_load_reg_1684),
    .din4(B_V_6_4_load_reg_1689),
    .din5(B_V_6_5_load_reg_1694),
    .din6(B_V_6_6_load_reg_1699),
    .din7(B_V_6_7_load_reg_1704),
    .din8(B_V_6_8_load_reg_1709),
    .din9(arrayNo2_cast_fu_1019_p1),
    .dout(tmp_39_fu_1041_p11)
);

ultra_mul_25ns_23Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 48 ))
ultra_mul_25ns_23Rg6_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1160_p0),
    .din1(r_V_2_reg_1775),
    .ce(grp_fu_1160_ce),
    .dout(grp_fu_1160_p2)
);

ultra_mul_mul_16scud #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
ultra_mul_mul_16scud_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1345_p0),
    .din1(grp_fu_1345_p1),
    .ce(grp_fu_1345_ce),
    .dout(grp_fu_1345_p2)
);

ultra_mul_mul_16scud #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
ultra_mul_mul_16scud_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_V_25_reg_1388),
    .din1(tmp_V_29_reg_1393),
    .ce(grp_fu_1351_ce),
    .dout(grp_fu_1351_p2)
);

ultra_mac_muladd_Shg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
ultra_mac_muladd_Shg_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_36_fu_1022_p11),
    .din1(tmp_39_fu_1041_p11),
    .din2(grp_fu_1357_p2),
    .ce(grp_fu_1357_ce),
    .dout(grp_fu_1357_p3)
);

ultra_mul_mul_8s_Thq #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 23 ))
ultra_mul_mul_8s_Thq_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(multiple_V_10),
    .din1(tmp_34_reg_1760),
    .ce(grp_fu_1365_ce),
    .dout(grp_fu_1365_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state17) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state17))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state17);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state21) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((tmp_21_fu_870_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state21)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state21);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if (((tmp_21_fu_870_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state25) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state24)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state25)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state25);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter15 <= ap_enable_reg_pp2_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter16 <= ap_enable_reg_pp2_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter17 <= ap_enable_reg_pp2_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter18 <= ap_enable_reg_pp2_iter17;
        end else if ((1'b1 == ap_CS_fsm_state24)) begin
            ap_enable_reg_pp2_iter18 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state45) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_814_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state45)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state45);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_814_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state49) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state48)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp4_exit_iter0_state49)) begin
                ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state49);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end else if ((1'b1 == ap_CS_fsm_state48)) begin
            ap_enable_reg_pp4_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        i1_reg_802 <= 8'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond6_reg_1863 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        i1_reg_802 <= i_3_reg_1867;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond8_fu_881_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i2_reg_713 <= i_6_fu_887_p2;
    end else if (((tmp_21_fu_870_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        i2_reg_713 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        i3_reg_735 <= 8'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_1492 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i3_reg_735 <= tmp_29_mid2_v_reg_1506;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_22_fu_855_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i5_reg_691 <= i_4_fu_860_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        i5_reg_691 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_1241_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        i_reg_791 <= i_5_fu_1295_p2;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_814_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_reg_791 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        indvar_flatten6_reg_724 <= 15'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_fu_923_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten6_reg_724 <= indvar_flatten_next7_fu_929_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_1241_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        indvar_flatten_reg_769 <= indvar_flatten_next_fu_1247_p2;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_814_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten_reg_769 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        j4_reg_758 <= 8'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_1492 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        j4_reg_758 <= j_3_reg_1524;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_1817 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        j_reg_780 <= arrayNo1_cast_mid2_v_reg_1831;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_814_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        j_reg_780 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_19_fu_819_p2 == 1'd1) & (tmp_s_fu_814_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        num_img_reg_702 <= 15'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        num_img_reg_702 <= num_img_2_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        p_7_reg_746 <= 23'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_1492_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter6 == 1'b1))) begin
        p_7_reg_746 <= buf_V_reg_1729;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_1492_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_6_0_load_reg_1624 <= A_V_6_0_q0;
        A_V_6_1_load_reg_1629 <= A_V_6_1_q0;
        A_V_6_2_load_reg_1634 <= A_V_6_2_q0;
        A_V_6_3_load_reg_1639 <= A_V_6_3_q0;
        A_V_6_4_load_reg_1644 <= A_V_6_4_q0;
        A_V_6_5_load_reg_1649 <= A_V_6_5_q0;
        A_V_6_6_load_reg_1654 <= A_V_6_6_q0;
        A_V_6_7_load_reg_1659 <= A_V_6_7_q0;
        A_V_6_8_load_reg_1664 <= A_V_6_8_q0;
        B_V_6_0_load_reg_1669 <= B_V_6_0_q0;
        B_V_6_1_load_reg_1674 <= B_V_6_1_q0;
        B_V_6_2_load_reg_1679 <= B_V_6_2_q0;
        B_V_6_3_load_reg_1684 <= B_V_6_3_q0;
        B_V_6_4_load_reg_1689 <= B_V_6_4_q0;
        B_V_6_5_load_reg_1694 <= B_V_6_5_q0;
        B_V_6_6_load_reg_1699 <= B_V_6_6_q0;
        B_V_6_7_load_reg_1704 <= B_V_6_7_q0;
        B_V_6_8_load_reg_1709 <= B_V_6_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        KER_bound_reg_1438 <= KER_bound_fu_847_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_1620_pp2_iter16_reg == 1'd1))) begin
        Outbuf_V_reg_1812 <= Outbuf_V_fu_1234_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_1241_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        arrayNo1_cast_mid2_reg_1836 <= {{arrayNo1_cast_mid2_v_fu_1273_p3[7:4]}};
        i_mid2_reg_1826 <= i_mid2_fu_1265_p3;
        tmp_44_reg_1840 <= tmp_44_fu_1291_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg <= arrayNo1_cast_mid2_reg_1836;
        exitcond_flatten_reg_1817 <= exitcond_flatten_fu_1241_p2;
        i_mid2_reg_1826_pp3_iter1_reg <= i_mid2_reg_1826;
        tmp_44_reg_1840_pp3_iter1_reg <= tmp_44_reg_1840;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_1241_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        arrayNo1_cast_mid2_v_reg_1831 <= arrayNo1_cast_mid2_v_fu_1273_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_fu_923_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        arrayNo2_reg_1513 <= {{j4_mid2_fu_947_p3[7:4]}};
        exitcond3_reg_1501 <= exitcond3_fu_941_p2;
        tmp_50_reg_1518 <= tmp_50_fu_973_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        arrayNo2_reg_1513_pp2_iter1_reg <= arrayNo2_reg_1513;
        exitcond3_reg_1501_pp2_iter1_reg <= exitcond3_reg_1501;
        exitcond_flatten8_reg_1492 <= exitcond_flatten8_fu_923_p2;
        exitcond_flatten8_reg_1492_pp2_iter1_reg <= exitcond_flatten8_reg_1492;
        tmp_29_mid2_v_reg_1506_pp2_iter1_reg <= tmp_29_mid2_v_reg_1506;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        arrayNo2_reg_1513_pp2_iter2_reg <= arrayNo2_reg_1513_pp2_iter1_reg;
        exitcond3_reg_1501_pp2_iter2_reg <= exitcond3_reg_1501_pp2_iter1_reg;
        exitcond3_reg_1501_pp2_iter3_reg <= exitcond3_reg_1501_pp2_iter2_reg;
        exitcond3_reg_1501_pp2_iter4_reg <= exitcond3_reg_1501_pp2_iter3_reg;
        exitcond_flatten8_reg_1492_pp2_iter2_reg <= exitcond_flatten8_reg_1492_pp2_iter1_reg;
        exitcond_flatten8_reg_1492_pp2_iter3_reg <= exitcond_flatten8_reg_1492_pp2_iter2_reg;
        exitcond_flatten8_reg_1492_pp2_iter4_reg <= exitcond_flatten8_reg_1492_pp2_iter3_reg;
        exitcond_flatten8_reg_1492_pp2_iter5_reg <= exitcond_flatten8_reg_1492_pp2_iter4_reg;
        ifzero_reg_1620_pp2_iter10_reg <= ifzero_reg_1620_pp2_iter9_reg;
        ifzero_reg_1620_pp2_iter11_reg <= ifzero_reg_1620_pp2_iter10_reg;
        ifzero_reg_1620_pp2_iter12_reg <= ifzero_reg_1620_pp2_iter11_reg;
        ifzero_reg_1620_pp2_iter13_reg <= ifzero_reg_1620_pp2_iter12_reg;
        ifzero_reg_1620_pp2_iter14_reg <= ifzero_reg_1620_pp2_iter13_reg;
        ifzero_reg_1620_pp2_iter15_reg <= ifzero_reg_1620_pp2_iter14_reg;
        ifzero_reg_1620_pp2_iter16_reg <= ifzero_reg_1620_pp2_iter15_reg;
        ifzero_reg_1620_pp2_iter17_reg <= ifzero_reg_1620_pp2_iter16_reg;
        ifzero_reg_1620_pp2_iter2_reg <= ifzero_reg_1620;
        ifzero_reg_1620_pp2_iter3_reg <= ifzero_reg_1620_pp2_iter2_reg;
        ifzero_reg_1620_pp2_iter4_reg <= ifzero_reg_1620_pp2_iter3_reg;
        ifzero_reg_1620_pp2_iter5_reg <= ifzero_reg_1620_pp2_iter4_reg;
        ifzero_reg_1620_pp2_iter6_reg <= ifzero_reg_1620_pp2_iter5_reg;
        ifzero_reg_1620_pp2_iter7_reg <= ifzero_reg_1620_pp2_iter6_reg;
        ifzero_reg_1620_pp2_iter8_reg <= ifzero_reg_1620_pp2_iter7_reg;
        ifzero_reg_1620_pp2_iter9_reg <= ifzero_reg_1620_pp2_iter8_reg;
        tmp_29_mid2_v_reg_1506_pp2_iter2_reg <= tmp_29_mid2_v_reg_1506_pp2_iter1_reg;
        tmp_29_mid2_v_reg_1506_pp2_iter3_reg <= tmp_29_mid2_v_reg_1506_pp2_iter2_reg;
        tmp_40_reg_1750_pp2_iter7_reg <= tmp_40_reg_1750;
        tmp_51_reg_1745_pp2_iter7_reg <= tmp_51_reg_1745;
        tmp_53_reg_1781_pp2_iter12_reg <= tmp_53_reg_1781;
        tmp_53_reg_1781_pp2_iter13_reg <= tmp_53_reg_1781_pp2_iter12_reg;
        tmp_53_reg_1781_pp2_iter14_reg <= tmp_53_reg_1781_pp2_iter13_reg;
        tmp_53_reg_1781_pp2_iter15_reg <= tmp_53_reg_1781_pp2_iter14_reg;
        tmp_53_reg_1781_pp2_iter16_reg <= tmp_53_reg_1781_pp2_iter15_reg;
        tmp_55_reg_1802_pp2_iter16_reg <= tmp_55_reg_1802;
        tmp_i_reg_1792_pp2_iter13_reg <= tmp_i_reg_1792;
        tmp_i_reg_1792_pp2_iter14_reg <= tmp_i_reg_1792_pp2_iter13_reg;
        tmp_i_reg_1792_pp2_iter15_reg <= tmp_i_reg_1792_pp2_iter14_reg;
        tmp_i_reg_1792_pp2_iter16_reg <= tmp_i_reg_1792_pp2_iter15_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond8_fu_881_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        arrayNo_cast_reg_1470 <= {{i2_reg_713[7:4]}};
        tmp_49_reg_1474 <= tmp_49_fu_903_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        arrayNo_cast_reg_1470_pp1_iter1_reg <= arrayNo_cast_reg_1470;
        tmp_48_reg_1479 <= tmp_48_fu_907_p1;
        tmp_49_reg_1474_pp1_iter1_reg <= tmp_49_reg_1474;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_1620_pp2_iter4_reg == 1'd1) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        bias_V_10_load_reg_1735 <= bias_V_10_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_1492_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        buf_V_reg_1729 <= grp_fu_1357_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        exitcond6_reg_1863 <= exitcond6_fu_1324_p2;
        exitcond6_reg_1863_pp4_iter1_reg <= exitcond6_reg_1863;
        i1_reg_802_pp4_iter1_reg <= i1_reg_802;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        i_3_reg_1867 <= i_3_fu_1330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_reg_1492 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ifzero_reg_1620 <= ifzero_fu_1014_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten8_fu_923_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        j_3_reg_1524 <= j_3_fu_977_p2;
        tmp_29_mid2_v_reg_1506 <= tmp_29_mid2_v_fu_955_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_19_fu_819_p2 == 1'd0) & (tmp_s_fu_814_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_reg_1406 <= lhs_V_fu_824_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_814_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        multiple_V_10 <= tmp_31_fu_833_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        num_img_2_reg_1456 <= num_img_2_fu_875_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_3_reg_1433 <= grp_fu_843_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_1620_pp2_iter5_reg == 1'd1))) begin
        r_V_1_tr_reg_1740 <= r_V_1_tr_fu_1074_p2;
        tmp_40_reg_1750 <= {{r_V_1_tr_fu_1074_p2[22:8]}};
        tmp_51_reg_1745 <= r_V_1_tr_fu_1074_p2[32'd22];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_1620_pp2_iter10_reg == 1'd1))) begin
        r_V_2_reg_1775 <= grp_fu_1365_p2;
        tmp_53_reg_1781 <= grp_fu_1365_p2[32'd22];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp1_reg_1423 <= grp_fu_1345_p2;
        tmp2_reg_1428 <= grp_fu_1351_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_22_reg_1443 <= tmp_22_fu_855_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_1620_pp2_iter7_reg == 1'd1))) begin
        tmp_34_reg_1760 <= tmp_34_fu_1132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (tmp_51_reg_1745 == 1'd1) & (ifzero_reg_1620_pp2_iter6_reg == 1'd1))) begin
        tmp_37_reg_1755 <= {{p_neg_fu_1097_p2[22:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_1817 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_45_reg_1850 <= tmp_45_fu_1301_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond6_reg_1863 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        tmp_46_reg_1872 <= tmp_46_fu_1336_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (tmp_53_reg_1781_pp2_iter14_reg == 1'd1) & (ifzero_reg_1620_pp2_iter14_reg == 1'd1) & (tmp_i_reg_1792_pp2_iter14_reg == 1'd0))) begin
        tmp_52_reg_1797 <= tmp_52_fu_1171_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (tmp_53_reg_1781_pp2_iter15_reg == 1'd1) & (ifzero_reg_1620_pp2_iter15_reg == 1'd1) & (tmp_i_reg_1792_pp2_iter15_reg == 1'd0))) begin
        tmp_54_reg_1807 <= {{neg_mul_fu_1185_p2[46:28]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_1620_pp2_iter14_reg == 1'd1) & (tmp_i_reg_1792_pp2_iter14_reg == 1'd0) & (tmp_53_reg_1781_pp2_iter14_reg == 1'd0))) begin
        tmp_55_reg_1802 <= {{grp_fu_1160_p2[47:28]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_V_21_reg_1378 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_V_23_reg_1383 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_V_25_reg_1388 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_V_29_reg_1393 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_V_reg_1372 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_1620_pp2_iter11_reg == 1'd1))) begin
        tmp_i_reg_1792 <= tmp_i_fu_1166_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_6_0_ce0 = 1'b1;
    end else begin
        A_V_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_0_ce1 = 1'b1;
    end else begin
        A_V_6_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_0_we1 = 1'b1;
    end else begin
        A_V_6_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_6_1_ce0 = 1'b1;
    end else begin
        A_V_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_1_ce1 = 1'b1;
    end else begin
        A_V_6_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_1_we1 = 1'b1;
    end else begin
        A_V_6_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_6_2_ce0 = 1'b1;
    end else begin
        A_V_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_2_ce1 = 1'b1;
    end else begin
        A_V_6_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_2_we1 = 1'b1;
    end else begin
        A_V_6_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_6_3_ce0 = 1'b1;
    end else begin
        A_V_6_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_3_ce1 = 1'b1;
    end else begin
        A_V_6_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_3_we1 = 1'b1;
    end else begin
        A_V_6_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_6_4_ce0 = 1'b1;
    end else begin
        A_V_6_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_4_ce1 = 1'b1;
    end else begin
        A_V_6_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_4_we1 = 1'b1;
    end else begin
        A_V_6_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_6_5_ce0 = 1'b1;
    end else begin
        A_V_6_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_5_ce1 = 1'b1;
    end else begin
        A_V_6_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_5_we1 = 1'b1;
    end else begin
        A_V_6_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_6_6_ce0 = 1'b1;
    end else begin
        A_V_6_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_6_ce1 = 1'b1;
    end else begin
        A_V_6_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_6_we1 = 1'b1;
    end else begin
        A_V_6_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_6_7_ce0 = 1'b1;
    end else begin
        A_V_6_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_7_ce1 = 1'b1;
    end else begin
        A_V_6_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_7_we1 = 1'b1;
    end else begin
        A_V_6_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_6_8_ce0 = 1'b1;
    end else begin
        A_V_6_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_8_ce1 = 1'b1;
    end else begin
        A_V_6_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd0) & ~(arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd1) & ~(arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd2) & ~(arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd3) & ~(arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd4) & ~(arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd5) & ~(arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd6) & ~(arrayNo_cast_reg_1470_pp1_iter1_reg == 4'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        A_V_6_8_we1 = 1'b1;
    end else begin
        A_V_6_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_6_0_ce0 = 1'b1;
    end else begin
        B_V_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_0_ce1 = 1'b1;
    end else begin
        B_V_6_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_0_we1 = 1'b1;
    end else begin
        B_V_6_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_6_1_ce0 = 1'b1;
    end else begin
        B_V_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_1_ce1 = 1'b1;
    end else begin
        B_V_6_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_1_we1 = 1'b1;
    end else begin
        B_V_6_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_6_2_ce0 = 1'b1;
    end else begin
        B_V_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_2_ce1 = 1'b1;
    end else begin
        B_V_6_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_2_we1 = 1'b1;
    end else begin
        B_V_6_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_6_3_ce0 = 1'b1;
    end else begin
        B_V_6_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_3_ce1 = 1'b1;
    end else begin
        B_V_6_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_3_we1 = 1'b1;
    end else begin
        B_V_6_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_6_4_ce0 = 1'b1;
    end else begin
        B_V_6_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_4_ce1 = 1'b1;
    end else begin
        B_V_6_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_4_we1 = 1'b1;
    end else begin
        B_V_6_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_6_5_ce0 = 1'b1;
    end else begin
        B_V_6_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_5_ce1 = 1'b1;
    end else begin
        B_V_6_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_5_we1 = 1'b1;
    end else begin
        B_V_6_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_6_6_ce0 = 1'b1;
    end else begin
        B_V_6_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_6_ce1 = 1'b1;
    end else begin
        B_V_6_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_6_we1 = 1'b1;
    end else begin
        B_V_6_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_6_7_ce0 = 1'b1;
    end else begin
        B_V_6_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_7_ce1 = 1'b1;
    end else begin
        B_V_6_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_7_we1 = 1'b1;
    end else begin
        B_V_6_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_6_8_ce0 = 1'b1;
    end else begin
        B_V_6_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_8_ce1 = 1'b1;
    end else begin
        B_V_6_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd7) & ~(arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd6) & ~(arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd5) & ~(arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd4) & ~(arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd3) & ~(arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd2) & ~(arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd1) & ~(arrayNo1_cast_mid2_reg_1836_pp3_iter1_reg == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        B_V_6_8_we1 = 1'b1;
    end else begin
        B_V_6_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_22_fu_855_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state17 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state17 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond8_fu_881_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state21 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state21 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten8_fu_923_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state25 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state25 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_1241_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state45 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state45 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond6_fu_1324_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state49 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state49 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b0) & (ap_enable_reg_pp2_iter16 == 1'b0) & (ap_enable_reg_pp2_iter15 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter18 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (exitcond6_reg_1863 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_i1_phi_fu_806_p4 = i_3_reg_1867;
    end else begin
        ap_phi_mux_i1_phi_fu_806_p4 = i1_reg_802;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten8_reg_1492 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_i3_phi_fu_739_p4 = tmp_29_mid2_v_reg_1506;
    end else begin
        ap_phi_mux_i3_phi_fu_739_p4 = i3_reg_735;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten8_reg_1492 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_j4_phi_fu_762_p4 = j_3_reg_1524;
    end else begin
        ap_phi_mux_j4_phi_fu_762_p4 = j4_reg_758;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1817 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_j_phi_fu_784_p4 = arrayNo1_cast_mid2_v_reg_1831;
    end else begin
        ap_phi_mux_j_phi_fu_784_p4 = j_reg_780;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten8_reg_1492_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter6 == 1'b1))) begin
        ap_phi_mux_p_7_phi_fu_750_p4 = buf_V_reg_1729;
    end else begin
        ap_phi_mux_p_7_phi_fu_750_p4 = p_7_reg_746;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        bias_V_10_address0 = tmp_25_fu_1340_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        bias_V_10_address0 = tmp_29_mid2_fu_1060_p1;
    end else begin
        bias_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
        bias_V_10_ce0 = 1'b1;
    end else begin
        bias_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond6_reg_1863_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        bias_V_10_we0 = 1'b1;
    end else begin
        bias_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1160_ce = 1'b1;
    end else begin
        grp_fu_1160_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_1345_ce = 1'b1;
    end else begin
        grp_fu_1345_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_1351_ce = 1'b1;
    end else begin
        grp_fu_1351_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1357_ce = 1'b1;
    end else begin
        grp_fu_1357_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1365_ce = 1'b1;
    end else begin
        grp_fu_1365_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_22_reg_1443 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp4_stage0) & (exitcond6_reg_1863 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((exitcond_flatten_reg_1817 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        stream_in_V_V_blk_n = stream_in_V_V_empty_n;
    end else begin
        stream_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_22_reg_1443 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (exitcond6_reg_1863 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_1817 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        stream_in_V_V_read = 1'b1;
    end else begin
        stream_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp2_stage0) & (ifzero_reg_1620_pp2_iter17_reg == 1'd1) & (ap_enable_reg_pp2_iter18 == 1'b1)) | ((tmp_22_reg_1443 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp4_stage0) & (exitcond6_reg_1863 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((exitcond_flatten_reg_1817 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        stream_out_V_V_blk_n = stream_out_V_V_full_n;
    end else begin
        stream_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ifzero_reg_1620_pp2_iter17_reg == 1'd1) & (ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        stream_out_V_V_din = Outbuf_V_reg_1812;
    end else if (((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_22_reg_1443 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((exitcond6_reg_1863 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_01001)) | ((exitcond_flatten_reg_1817 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_01001)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        stream_out_V_V_din = stream_in_V_V_dout;
    end else begin
        stream_out_V_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_1620_pp2_iter17_reg == 1'd1) & (ap_enable_reg_pp2_iter18 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_22_reg_1443 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (exitcond6_reg_1863 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_1817 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        stream_out_V_V_write = 1'b1;
    end else begin
        stream_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_814_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_19_fu_819_p2 == 1'd1) & (tmp_s_fu_814_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_19_fu_819_p2 == 1'd0) & (tmp_s_fu_814_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_22_fu_855_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_22_fu_855_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state20 : begin
            if (((tmp_21_fu_870_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond8_fu_881_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond8_fu_881_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (exitcond_flatten8_fu_923_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & ~((ap_enable_reg_pp2_iter17 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter18 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (exitcond_flatten8_fu_923_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter17 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter18 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b0 == ap_block_pp3_stage0_subdone) & (exitcond_flatten_fu_1241_p2 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_subdone) & (exitcond_flatten_fu_1241_p2 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((1'b0 == ap_block_pp4_stage0_subdone) & (exitcond6_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if ((((1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_subdone) & (exitcond6_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_V_6_0_address0 = newIndex2_fu_983_p1;

assign A_V_6_0_address1 = newIndex1_fu_911_p1;

assign A_V_6_1_address0 = newIndex2_fu_983_p1;

assign A_V_6_1_address1 = newIndex1_fu_911_p1;

assign A_V_6_2_address0 = newIndex2_fu_983_p1;

assign A_V_6_2_address1 = newIndex1_fu_911_p1;

assign A_V_6_3_address0 = newIndex2_fu_983_p1;

assign A_V_6_3_address1 = newIndex1_fu_911_p1;

assign A_V_6_4_address0 = newIndex2_fu_983_p1;

assign A_V_6_4_address1 = newIndex1_fu_911_p1;

assign A_V_6_5_address0 = newIndex2_fu_983_p1;

assign A_V_6_5_address1 = newIndex1_fu_911_p1;

assign A_V_6_6_address0 = newIndex2_fu_983_p1;

assign A_V_6_6_address1 = newIndex1_fu_911_p1;

assign A_V_6_7_address0 = newIndex2_fu_983_p1;

assign A_V_6_7_address1 = newIndex1_fu_911_p1;

assign A_V_6_8_address0 = newIndex2_fu_983_p1;

assign A_V_6_8_address1 = newIndex1_fu_911_p1;

assign B_V_6_0_address0 = tmp_35_fu_1001_p1;

assign B_V_6_0_address1 = tmp_29_fu_1311_p1;

assign B_V_6_1_address0 = tmp_35_fu_1001_p1;

assign B_V_6_1_address1 = tmp_29_fu_1311_p1;

assign B_V_6_2_address0 = tmp_35_fu_1001_p1;

assign B_V_6_2_address1 = tmp_29_fu_1311_p1;

assign B_V_6_3_address0 = tmp_35_fu_1001_p1;

assign B_V_6_3_address1 = tmp_29_fu_1311_p1;

assign B_V_6_4_address0 = tmp_35_fu_1001_p1;

assign B_V_6_4_address1 = tmp_29_fu_1311_p1;

assign B_V_6_5_address0 = tmp_35_fu_1001_p1;

assign B_V_6_5_address1 = tmp_29_fu_1311_p1;

assign B_V_6_6_address0 = tmp_35_fu_1001_p1;

assign B_V_6_6_address1 = tmp_29_fu_1311_p1;

assign B_V_6_7_address0 = tmp_35_fu_1001_p1;

assign B_V_6_7_address1 = tmp_29_fu_1311_p1;

assign B_V_6_8_address0 = tmp_35_fu_1001_p1;

assign B_V_6_8_address1 = tmp_29_fu_1311_p1;

assign KER_bound_fu_847_p2 = ($signed(p_3_reg_1433) + $signed(lhs_V_reg_1406));

assign Outbuf_V_fu_1234_p3 = ((tmp_i_reg_1792_pp2_iter16_reg[0:0] === 1'b1) ? 16'd0 : tmp_47_fu_1227_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_22_reg_1443 == 1'd1) & (stream_out_V_V_full_n == 1'b0)) | ((tmp_22_reg_1443 == 1'd1) & (stream_in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_22_reg_1443 == 1'd1) & (stream_out_V_V_full_n == 1'b0)) | ((tmp_22_reg_1443 == 1'd1) & (stream_in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_22_reg_1443 == 1'd1) & (stream_out_V_V_full_n == 1'b0)) | ((tmp_22_reg_1443 == 1'd1) & (stream_in_V_V_empty_n == 1'b0))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((stream_in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((stream_in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((ifzero_reg_1620_pp2_iter17_reg == 1'd1) & (stream_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter18 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((ifzero_reg_1620_pp2_iter17_reg == 1'd1) & (stream_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter18 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((ifzero_reg_1620_pp2_iter17_reg == 1'd1) & (stream_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter18 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((ap_enable_reg_pp3_iter1 == 1'b1) & (((exitcond_flatten_reg_1817 == 1'd0) & (stream_out_V_V_full_n == 1'b0)) | ((exitcond_flatten_reg_1817 == 1'd0) & (stream_in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((ap_enable_reg_pp3_iter1 == 1'b1) & (((exitcond_flatten_reg_1817 == 1'd0) & (stream_out_V_V_full_n == 1'b0)) | ((exitcond_flatten_reg_1817 == 1'd0) & (stream_in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((ap_enable_reg_pp3_iter1 == 1'b1) & (((exitcond_flatten_reg_1817 == 1'd0) & (stream_out_V_V_full_n == 1'b0)) | ((exitcond_flatten_reg_1817 == 1'd0) & (stream_in_V_V_empty_n == 1'b0))));
end

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp4_stage0_01001 = ((ap_enable_reg_pp4_iter1 == 1'b1) & (((exitcond6_reg_1863 == 1'd0) & (stream_out_V_V_full_n == 1'b0)) | ((exitcond6_reg_1863 == 1'd0) & (stream_in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp4_stage0_11001 = ((ap_enable_reg_pp4_iter1 == 1'b1) & (((exitcond6_reg_1863 == 1'd0) & (stream_out_V_V_full_n == 1'b0)) | ((exitcond6_reg_1863 == 1'd0) & (stream_in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp4_stage0_subdone = ((ap_enable_reg_pp4_iter1 == 1'b1) & (((exitcond6_reg_1863 == 1'd0) & (stream_out_V_V_full_n == 1'b0)) | ((exitcond6_reg_1863 == 1'd0) & (stream_in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0));
end

assign ap_block_state17_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp0_stage0_iter1 = (((tmp_22_reg_1443 == 1'd1) & (stream_out_V_V_full_n == 1'b0)) | ((tmp_22_reg_1443 == 1'd1) & (stream_in_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state21_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state22_pp1_stage0_iter1 = (stream_in_V_V_empty_n == 1'b0);
end

assign ap_block_state23_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state30_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp2_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp2_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp2_stage0_iter14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state40_pp2_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp2_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp2_stage0_iter17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state43_pp2_stage0_iter18 = ((ifzero_reg_1620_pp2_iter17_reg == 1'd1) & (stream_out_V_V_full_n == 1'b0));
end

assign ap_block_state45_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state46_pp3_stage0_iter1 = (((exitcond_flatten_reg_1817 == 1'd0) & (stream_out_V_V_full_n == 1'b0)) | ((exitcond_flatten_reg_1817 == 1'd0) & (stream_in_V_V_empty_n == 1'b0)));
end

assign ap_block_state47_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state50_pp4_stage0_iter1 = (((exitcond6_reg_1863 == 1'd0) & (stream_out_V_V_full_n == 1'b0)) | ((exitcond6_reg_1863 == 1'd0) & (stream_in_V_V_empty_n == 1'b0)));
end

assign ap_block_state51_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign arrayNo1_cast_mid2_v_fu_1273_p3 = ((exitcond_fu_1259_p2[0:0] === 1'b1) ? j_2_fu_1253_p2 : ap_phi_mux_j_phi_fu_784_p4);

assign arrayNo2_cast_fu_1019_p1 = arrayNo2_reg_1513_pp2_iter2_reg;

assign exitcond3_fu_941_p2 = ((ap_phi_mux_j4_phi_fu_762_p4 == 8'd144) ? 1'b1 : 1'b0);

assign exitcond6_fu_1324_p2 = ((ap_phi_mux_i1_phi_fu_806_p4 == 8'd128) ? 1'b1 : 1'b0);

assign exitcond8_fu_881_p2 = ((i2_reg_713 == 8'd144) ? 1'b1 : 1'b0);

assign exitcond_flatten8_fu_923_p2 = ((indvar_flatten6_reg_724 == 15'd18432) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1241_p2 = ((indvar_flatten_reg_769 == 15'd18432) ? 1'b1 : 1'b0);

assign exitcond_fu_1259_p2 = ((i_reg_791 == 8'd128) ? 1'b1 : 1'b0);

assign grp_fu_1160_p0 = 48'd13421773;

assign grp_fu_1345_p0 = tmp_20_fu_830_p1;

assign grp_fu_1345_p1 = tmp_20_fu_830_p1;

assign grp_fu_1357_p2 = ((exitcond3_reg_1501_pp2_iter4_reg[0:0] === 1'b1) ? 23'd0 : ap_phi_mux_p_7_phi_fu_750_p4);

assign i5_cast_fu_851_p1 = i5_reg_691;

assign i_3_fu_1330_p2 = (ap_phi_mux_i1_phi_fu_806_p4 + 8'd1);

assign i_4_fu_860_p2 = (i5_reg_691 + 31'd1);

assign i_5_fu_1295_p2 = (i_mid2_fu_1265_p3 + 8'd1);

assign i_6_fu_887_p2 = (i2_reg_713 + 8'd1);

assign i_7_fu_935_p2 = (8'd1 + ap_phi_mux_i3_phi_fu_739_p4);

assign i_mid2_fu_1265_p3 = ((exitcond_fu_1259_p2[0:0] === 1'b1) ? 8'd0 : i_reg_791);

assign ifzero_fu_1014_p2 = ((j_3_reg_1524 == 8'd144) ? 1'b1 : 1'b0);

assign indvar_flatten_next7_fu_929_p2 = (indvar_flatten6_reg_724 + 15'd1);

assign indvar_flatten_next_fu_1247_p2 = (indvar_flatten_reg_769 + 15'd1);

assign j4_mid2_fu_947_p3 = ((exitcond3_fu_941_p2[0:0] === 1'b1) ? 8'd0 : ap_phi_mux_j4_phi_fu_762_p4);

assign j_2_fu_1253_p2 = (8'd1 + ap_phi_mux_j_phi_fu_784_p4);

assign j_3_fu_977_p2 = (8'd1 + j4_mid2_fu_947_p3);

assign lhs_V_fu_824_p1 = tmp_V_29_reg_1393;

assign neg_mul_fu_1185_p2 = (47'd0 - tmp_52_reg_1797);

assign neg_ti_fu_1217_p2 = (16'd0 - tmp_56_fu_1213_p1);

assign newIndex1_fu_911_p1 = tmp_49_reg_1474_pp1_iter1_reg;

assign newIndex2_fu_983_p1 = tmp_50_reg_1518;

assign num_img_2_fu_875_p2 = (num_img_reg_702 + 15'd1);

assign num_img_cast_fu_866_p1 = num_img_reg_702;

assign p_neg_fu_1097_p2 = (23'd0 - r_V_1_tr_reg_1740);

assign p_v_fu_1206_p3 = ((tmp_53_reg_1781_pp2_iter16_reg[0:0] === 1'b1) ? tmp_42_fu_1200_p1 : tmp_43_fu_1203_p1);

assign r_V_1_tr_fu_1074_p2 = ($signed(tmp_35_cast_fu_1071_p1) + $signed(buf_V_reg_1729));

assign start_out = real_start;

assign tmp_19_fu_819_p2 = ((tmp_V_reg_1372 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_20_fu_830_p1 = tmp_V_23_reg_1383;

assign tmp_21_fu_870_p2 = (($signed(num_img_cast_fu_866_p1) < $signed(tmp_V_21_reg_1378)) ? 1'b1 : 1'b0);

assign tmp_22_fu_855_p2 = (($signed(i5_cast_fu_851_p1) < $signed(KER_bound_reg_1438)) ? 1'b1 : 1'b0);

assign tmp_25_fu_1340_p1 = i1_reg_802_pp4_iter1_reg;

assign tmp_27_fu_1305_p3 = {{i_mid2_reg_1826_pp3_iter1_reg}, {tmp_44_reg_1840_pp3_iter1_reg}};

assign tmp_29_fu_1311_p1 = tmp_27_fu_1305_p3;

assign tmp_29_mid2_fu_1060_p1 = tmp_29_mid2_v_reg_1506_pp2_iter3_reg;

assign tmp_29_mid2_v_fu_955_p3 = ((exitcond3_fu_941_p2[0:0] === 1'b1) ? i_7_fu_935_p2 : ap_phi_mux_i3_phi_fu_739_p4);

assign tmp_31_fu_833_p1 = stream_in_V_V_dout[7:0];

assign tmp_32_fu_995_p3 = {{tmp_29_mid2_v_reg_1506}, {tmp_50_reg_1518}};

assign tmp_33_fu_1122_p2 = (17'd0 - tmp_37_cast_fu_1115_p1);

assign tmp_34_fu_1132_p3 = ((tmp_51_reg_1745_pp2_iter7_reg[0:0] === 1'b1) ? tmp_33_fu_1122_p2 : tmp_39_cast_fu_1128_p1);

assign tmp_35_cast_fu_1071_p1 = $signed(bias_V_10_load_reg_1735);

assign tmp_35_fu_1001_p1 = tmp_32_fu_995_p3;

assign tmp_37_cast_fu_1115_p1 = $unsigned(tmp_38_fu_1112_p1);

assign tmp_38_fu_1112_p1 = $signed(tmp_37_reg_1755);

assign tmp_39_cast_fu_1128_p1 = $unsigned(tmp_41_fu_1119_p1);

assign tmp_41_fu_1119_p1 = $signed(tmp_40_reg_1750_pp2_iter7_reg);

assign tmp_42_fu_1200_p1 = $signed(tmp_54_reg_1807);

assign tmp_43_fu_1203_p1 = $signed(tmp_55_reg_1802_pp2_iter16_reg);

assign tmp_44_fu_1291_p1 = arrayNo1_cast_mid2_v_fu_1273_p3[3:0];

assign tmp_45_fu_1301_p1 = stream_in_V_V_dout[7:0];

assign tmp_46_fu_1336_p1 = stream_in_V_V_dout[7:0];

assign tmp_47_fu_1227_p3 = ((tmp_53_reg_1781_pp2_iter16_reg[0:0] === 1'b1) ? neg_ti_fu_1217_p2 : tmp_57_fu_1223_p1);

assign tmp_48_fu_907_p1 = stream_in_V_V_dout[7:0];

assign tmp_49_fu_903_p1 = i2_reg_713[3:0];

assign tmp_50_fu_973_p1 = j4_mid2_fu_947_p3[3:0];

assign tmp_52_fu_1171_p1 = grp_fu_1160_p2[46:0];

assign tmp_56_fu_1213_p1 = p_v_fu_1206_p3[15:0];

assign tmp_57_fu_1223_p1 = p_v_fu_1206_p3[15:0];

assign tmp_i_fu_1166_p2 = (($signed(r_V_2_reg_1775) < $signed(23'd8388589)) ? 1'b1 : 1'b0);

assign tmp_s_fu_814_p2 = ((tmp_V_reg_1372 == 16'd6) ? 1'b1 : 1'b0);

endmodule //FC_144_128_s
