v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 910 -350 910 -320 {
lab=VX}
N 910 -260 910 -220 {
lab=GND}
N 980 -680 980 -650 {
lab=Vdd}
N 980 -590 980 -550 {
lab=GND}
N 540 -450 540 -420 {
lab=Vdd}
N 450 -320 480 -320 {
lab=VX}
N 450 -380 480 -380 {
lab=Vrx}
N 450 -470 450 -380 {
lab=Vrx}
N 450 -570 450 -530 {
lab=VX}
N 400 -320 460 -320 {
lab=VX}
N 440 -300 480 -300 {
lab=#net1}
N 310 -320 310 -260 {
lab=VX}
N 440 -300 440 -260 {
lab=#net1}
N 260 -320 320 -320 {
lab=VX}
N 440 -260 440 -170 {
lab=#net1}
N 420 -170 440 -170 {
lab=#net1}
N 310 -170 340 -170 {
lab=VX}
N 310 -270 310 -170 {
lab=VX}
N 300 -320 410 -320 {
lab=VX}
N 600 -400 600 -310 {
lab=out}
N 670 -340 670 -310 {
lab=Vdd}
N 670 -400 670 -330 {
lab=Vdd}
N 630 -400 670 -400 {
lab=Vdd}
C {component/current_mirror/current_mirror.sym} 410 -300 0 0 {name=x1}
C {devices/vsource.sym} 910 -290 0 0 {name=V4 value=0.6}
C {devices/lab_pin.sym} 910 -350 1 0 {name=l12 sig_type=std_logic lab=VX}
C {devices/gnd.sym} 910 -220 0 0 {name=l13 lab=GND}
C {devices/vsource.sym} 980 -620 0 0 {name=Vdd value=0.6}
C {devices/lab_pin.sym} 980 -680 1 0 {name=l6 sig_type=std_logic lab=Vdd}
C {devices/gnd.sym} 980 -550 0 0 {name=l7 lab=GND}
C {devices/code.sym} 470 -810 0 0 {name=TT_MODELS
only_toplevel=true
format="tcleval( @value )"
value="
** opencircuitdesign pdks install
.lib $::SKYWATER_MODELS/sky130.lib.spice tt

"
spice_ignore=false}
C {devices/capa.sym} 670 -280 0 0 {name=C1
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} 670 -250 0 0 {name=l1 lab=GND}
C {devices/lab_pin.sym} 540 -450 1 0 {name=l2 sig_type=std_logic lab=Vdd}
C {devices/res.sym} 450 -500 0 0 {name=R1
value=1M
footprint=1206
device=resistor
m=1}
C {devices/lab_pin.sym} 450 -560 1 0 {name=l3 sig_type=std_logic lab=VX}
C {devices/code_shown.sym} 870 -810 0 0 {name=SPICE only_toplevel=false value=".tran 1u 1m
.save all"}
C {component/Inverter/INV.sym} 320 -170 0 0 {name=x2}
C {devices/lab_pin.sym} 370 -200 1 0 {name=l5 sig_type=std_logic lab=Vdd}
C {devices/gnd.sym} 370 -140 0 0 {name=l8 lab=GND}
C {devices/lab_pin.sym} 270 -320 1 0 {name=l4 sig_type=std_logic lab=VX}
C {devices/lab_pin.sym} 600 -370 2 0 {name=l10 sig_type=std_logic lab=out}
C {devices/lab_pin.sym} 640 -400 1 0 {name=l9 sig_type=std_logic lab=Vdd}
C {devices/lab_pin.sym} 270 -320 1 0 {name=l11 sig_type=std_logic lab=VX}
C {devices/lab_pin.sym} 450 -420 0 0 {name=l14 sig_type=std_logic lab=Vrx}
