INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module instruction_decode
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_000_1100011' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:165]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_001_1100011' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:166]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_100_1100011' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:167]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_101_1100011' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:168]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_110_1100011' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:169]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_111_1100011' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:170]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_0110111' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:172]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_0010111' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:173]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_1101111' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:174]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_1100111' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:175]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_000_0010011' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:178]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_010_0010011' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:179]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_011_0010011' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:180]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_100_0010011' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:182]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_110_0010011' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:183]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_111_0010011' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:184]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_1_101_0010011' [/home/jscha/projects/riscv-core/riscv-core.srcs/sources_1/new/top.sv:187]
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jscha/projects/riscv-core/riscv-core.srcs/sim_1/new/tb_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jscha/projects/riscv-core/riscv-core.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
