<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 21:36:54 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  108.932MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.820ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[2]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[3]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[2]

   Delay:               8.954ns  (20.0% logic, 80.0% route), 7 logic levels.

 Constraint Details:

      8.954ns physical path delay Streamer1/SLICE_150 to Streamer1/SLICE_313 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.820ns

 Physical Path Details:

      Data path Streamer1/SLICE_150 to Streamer1/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R19C5B.CLK to      R19C5B.Q1 Streamer1/SLICE_150 (from ipClk_c)
ROUTE         9     2.014      R19C5B.Q1 to      R17C6A.D0 Streamer1/txClkCount[2]
CTOF_DEL    ---     0.238      R17C6A.D0 to      R17C6A.F0 Streamer1/SLICE_1622
ROUTE         3     1.003      R17C6A.F0 to      R16C6A.A0 Streamer1/N_707
CTOF_DEL    ---     0.238      R16C6A.A0 to      R16C6A.F0 Streamer1/SLICE_1515
ROUTE         2     0.872      R16C6A.F0 to      R16C7D.B1 Streamer1/N_512
CTOF_DEL    ---     0.238      R16C7D.B1 to      R16C7D.F1 Streamer1/SLICE_1550
ROUTE         1     0.778      R16C7D.F1 to      R16C7D.A0 Streamer1/un1_opQAMBlock_2_sqmuxa_i_a2_0_2
CTOF_DEL    ---     0.238      R16C7D.A0 to      R16C7D.F0 Streamer1/SLICE_1550
ROUTE         1     0.673      R16C7D.F0 to      R16C9D.C1 Streamer1/un1_opQAMBlock_2_sqmuxa_i_0_1
CTOF_DEL    ---     0.238      R16C9D.C1 to      R16C9D.F1 Streamer1/SLICE_1539
ROUTE         1     0.778      R16C9D.F1 to      R16C9D.A0 Streamer1/un1_opQAMBlock_2_sqmuxa_i_0_2_0
CTOF_DEL    ---     0.238      R16C9D.A0 to      R16C9D.F0 Streamer1/SLICE_1539
ROUTE         2     1.045      R16C9D.F0 to      R11C9B.CE Streamer1/un1_opQAMBlock_2_sqmuxa_i_0 (to ipClk_c)
                  --------
                    8.954   (20.0% logic, 80.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to     R19C5B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to     R11C9B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.820ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[2]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[1]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[0]

   Delay:               8.954ns  (20.0% logic, 80.0% route), 7 logic levels.

 Constraint Details:

      8.954ns physical path delay Streamer1/SLICE_150 to Streamer1/SLICE_312 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.820ns

 Physical Path Details:

      Data path Streamer1/SLICE_150 to Streamer1/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R19C5B.CLK to      R19C5B.Q1 Streamer1/SLICE_150 (from ipClk_c)
ROUTE         9     2.014      R19C5B.Q1 to      R17C6A.D0 Streamer1/txClkCount[2]
CTOF_DEL    ---     0.238      R17C6A.D0 to      R17C6A.F0 Streamer1/SLICE_1622
ROUTE         3     1.003      R17C6A.F0 to      R16C6A.A0 Streamer1/N_707
CTOF_DEL    ---     0.238      R16C6A.A0 to      R16C6A.F0 Streamer1/SLICE_1515
ROUTE         2     0.872      R16C6A.F0 to      R16C7D.B1 Streamer1/N_512
CTOF_DEL    ---     0.238      R16C7D.B1 to      R16C7D.F1 Streamer1/SLICE_1550
ROUTE         1     0.778      R16C7D.F1 to      R16C7D.A0 Streamer1/un1_opQAMBlock_2_sqmuxa_i_a2_0_2
CTOF_DEL    ---     0.238      R16C7D.A0 to      R16C7D.F0 Streamer1/SLICE_1550
ROUTE         1     0.673      R16C7D.F0 to      R16C9D.C1 Streamer1/un1_opQAMBlock_2_sqmuxa_i_0_1
CTOF_DEL    ---     0.238      R16C9D.C1 to      R16C9D.F1 Streamer1/SLICE_1539
ROUTE         1     0.778      R16C9D.F1 to      R16C9D.A0 Streamer1/un1_opQAMBlock_2_sqmuxa_i_0_2_0
CTOF_DEL    ---     0.238      R16C9D.A0 to      R16C9D.F0 Streamer1/SLICE_1539
ROUTE         2     1.045      R16C9D.F0 to      R11C9C.CE Streamer1/un1_opQAMBlock_2_sqmuxa_i_0 (to ipClk_c)
                  --------
                    8.954   (20.0% logic, 80.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to     R19C5B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to     R11C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[4]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[3]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[2]

   Delay:               8.917ns  (20.1% logic, 79.9% route), 7 logic levels.

 Constraint Details:

      8.917ns physical path delay Streamer1/SLICE_149 to Streamer1/SLICE_313 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.857ns

 Physical Path Details:

      Data path Streamer1/SLICE_149 to Streamer1/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R19C5C.CLK to      R19C5C.Q1 Streamer1/SLICE_149 (from ipClk_c)
ROUTE         7     1.977      R19C5C.Q1 to      R17C6A.B0 Streamer1/txClkCount[4]
CTOF_DEL    ---     0.238      R17C6A.B0 to      R17C6A.F0 Streamer1/SLICE_1622
ROUTE         3     1.003      R17C6A.F0 to      R16C6A.A0 Streamer1/N_707
CTOF_DEL    ---     0.238      R16C6A.A0 to      R16C6A.F0 Streamer1/SLICE_1515
ROUTE         2     0.872      R16C6A.F0 to      R16C7D.B1 Streamer1/N_512
CTOF_DEL    ---     0.238      R16C7D.B1 to      R16C7D.F1 Streamer1/SLICE_1550
ROUTE         1     0.778      R16C7D.F1 to      R16C7D.A0 Streamer1/un1_opQAMBlock_2_sqmuxa_i_a2_0_2
CTOF_DEL    ---     0.238      R16C7D.A0 to      R16C7D.F0 Streamer1/SLICE_1550
ROUTE         1     0.673      R16C7D.F0 to      R16C9D.C1 Streamer1/un1_opQAMBlock_2_sqmuxa_i_0_1
CTOF_DEL    ---     0.238      R16C9D.C1 to      R16C9D.F1 Streamer1/SLICE_1539
ROUTE         1     0.778      R16C9D.F1 to      R16C9D.A0 Streamer1/un1_opQAMBlock_2_sqmuxa_i_0_2_0
CTOF_DEL    ---     0.238      R16C9D.A0 to      R16C9D.F0 Streamer1/SLICE_1539
ROUTE         2     1.045      R16C9D.F0 to      R11C9B.CE Streamer1/un1_opQAMBlock_2_sqmuxa_i_0 (to ipClk_c)
                  --------
                    8.917   (20.1% logic, 79.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to     R19C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to     R11C9B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[4]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[1]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[0]

   Delay:               8.917ns  (20.1% logic, 79.9% route), 7 logic levels.

 Constraint Details:

      8.917ns physical path delay Streamer1/SLICE_149 to Streamer1/SLICE_312 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.857ns

 Physical Path Details:

      Data path Streamer1/SLICE_149 to Streamer1/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R19C5C.CLK to      R19C5C.Q1 Streamer1/SLICE_149 (from ipClk_c)
ROUTE         7     1.977      R19C5C.Q1 to      R17C6A.B0 Streamer1/txClkCount[4]
CTOF_DEL    ---     0.238      R17C6A.B0 to      R17C6A.F0 Streamer1/SLICE_1622
ROUTE         3     1.003      R17C6A.F0 to      R16C6A.A0 Streamer1/N_707
CTOF_DEL    ---     0.238      R16C6A.A0 to      R16C6A.F0 Streamer1/SLICE_1515
ROUTE         2     0.872      R16C6A.F0 to      R16C7D.B1 Streamer1/N_512
CTOF_DEL    ---     0.238      R16C7D.B1 to      R16C7D.F1 Streamer1/SLICE_1550
ROUTE         1     0.778      R16C7D.F1 to      R16C7D.A0 Streamer1/un1_opQAMBlock_2_sqmuxa_i_a2_0_2
CTOF_DEL    ---     0.238      R16C7D.A0 to      R16C7D.F0 Streamer1/SLICE_1550
ROUTE         1     0.673      R16C7D.F0 to      R16C9D.C1 Streamer1/un1_opQAMBlock_2_sqmuxa_i_0_1
CTOF_DEL    ---     0.238      R16C9D.C1 to      R16C9D.F1 Streamer1/SLICE_1539
ROUTE         1     0.778      R16C9D.F1 to      R16C9D.A0 Streamer1/un1_opQAMBlock_2_sqmuxa_i_0_2_0
CTOF_DEL    ---     0.238      R16C9D.A0 to      R16C9D.F0 Streamer1/SLICE_1539
ROUTE         2     1.045      R16C9D.F0 to      R11C9C.CE Streamer1/un1_opQAMBlock_2_sqmuxa_i_0 (to ipClk_c)
                  --------
                    8.917   (20.1% logic, 79.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to     R19C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to     R11C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.895ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_18  (from ipClk_c +)
   Destination:    FF         Data in        QAM1/opModulated[18]  (to ipClk_c +)

   Delay:               9.028ns  (34.9% logic, 65.1% route), 13 logic levels.

 Constraint Details:

      9.028ns physical path delay NCO1/Sine/SLICE_225 to QAM1/SLICE_47 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.895ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_225 to QAM1/SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C20C.CLK to     R19C20C.Q0 NCO1/Sine/SLICE_225 (from ipClk_c)
ROUTE         5     2.583     R19C20C.Q0 to       R4C5A.B1 I[0]
C1TOFCO_DE  ---     0.367       R4C5A.B1 to      R4C5A.FCO QAM1/SLICE_45
ROUTE         1     0.000      R4C5A.FCO to      R4C5B.FCI QAM1/un1_ipI_0_cry_1
FCITOFCO_D  ---     0.067      R4C5B.FCI to      R4C5B.FCO QAM1/SLICE_44
ROUTE         1     0.000      R4C5B.FCO to      R4C5C.FCI QAM1/un1_ipI_0_cry_3
FCITOF1_DE  ---     0.310      R4C5C.FCI to       R4C5C.F1 QAM1/SLICE_43
ROUTE         1     0.966       R4C5C.F1 to       R3C6A.A0 QAM1/un1_ipI[5]
C0TOFCO_DE  ---     0.550       R3C6A.A0 to      R3C6A.FCO QAM1/SLICE_74
ROUTE         1     0.000      R3C6A.FCO to      R3C6B.FCI QAM1/un1_ipI_2_2_i_m2_cry_6
FCITOFCO_D  ---     0.067      R3C6B.FCI to      R3C6B.FCO QAM1/SLICE_73
ROUTE         1     0.000      R3C6B.FCO to      R3C6C.FCI QAM1/un1_ipI_2_2_i_m2_cry_8
FCITOFCO_D  ---     0.067      R3C6C.FCI to      R3C6C.FCO QAM1/SLICE_72
ROUTE         1     0.000      R3C6C.FCO to      R3C7A.FCI QAM1/un1_ipI_2_2_i_m2_cry_10
FCITOF1_DE  ---     0.310      R3C7A.FCI to       R3C7A.F1 QAM1/SLICE_71
ROUTE         1     1.051       R3C7A.F1 to       R5C9D.B0 QAM1/N_198
CTOF_DEL    ---     0.238       R5C9D.B0 to       R5C9D.F0 QAM1/SLICE_1529
ROUTE         1     1.278       R5C9D.F0 to      R4C11A.B1 QAM1/N_178
C1TOFCO_DE  ---     0.367      R4C11A.B1 to     R4C11A.FCO QAM1/SLICE_50
ROUTE         1     0.000     R4C11A.FCO to     R4C11B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067     R4C11B.FCI to     R4C11B.FCO QAM1/SLICE_49
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI QAM1/un1_ipI_3_cry_14
FCITOFCO_D  ---     0.067     R4C11C.FCI to     R4C11C.FCO QAM1/SLICE_48
ROUTE         1     0.000     R4C11C.FCO to     R4C12A.FCI QAM1/un1_ipI_3_cry_16
FCITOF1_DE  ---     0.310     R4C12A.FCI to      R4C12A.F1 QAM1/SLICE_47
ROUTE         1     0.000      R4C12A.F1 to     R4C12A.DI1 QAM1/un1_ipI_3[18] (to ipClk_c)
                  --------
                    9.028   (34.9% logic, 65.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to    R19C20C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to QAM1/SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to     R4C12A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.898ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_18  (from ipClk_c +)
   Destination:    FF         Data in        QAM1/opModulated[19]  (to ipClk_c +)

   Delay:               9.025ns  (34.9% logic, 65.1% route), 14 logic levels.

 Constraint Details:

      9.025ns physical path delay NCO1/Sine/SLICE_225 to QAM1/SLICE_46 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.898ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_225 to QAM1/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C20C.CLK to     R19C20C.Q0 NCO1/Sine/SLICE_225 (from ipClk_c)
ROUTE         5     2.583     R19C20C.Q0 to       R4C5A.B1 I[0]
C1TOFCO_DE  ---     0.367       R4C5A.B1 to      R4C5A.FCO QAM1/SLICE_45
ROUTE         1     0.000      R4C5A.FCO to      R4C5B.FCI QAM1/un1_ipI_0_cry_1
FCITOFCO_D  ---     0.067      R4C5B.FCI to      R4C5B.FCO QAM1/SLICE_44
ROUTE         1     0.000      R4C5B.FCO to      R4C5C.FCI QAM1/un1_ipI_0_cry_3
FCITOF1_DE  ---     0.310      R4C5C.FCI to       R4C5C.F1 QAM1/SLICE_43
ROUTE         1     0.966       R4C5C.F1 to       R3C6A.A0 QAM1/un1_ipI[5]
C0TOFCO_DE  ---     0.550       R3C6A.A0 to      R3C6A.FCO QAM1/SLICE_74
ROUTE         1     0.000      R3C6A.FCO to      R3C6B.FCI QAM1/un1_ipI_2_2_i_m2_cry_6
FCITOFCO_D  ---     0.067      R3C6B.FCI to      R3C6B.FCO QAM1/SLICE_73
ROUTE         1     0.000      R3C6B.FCO to      R3C6C.FCI QAM1/un1_ipI_2_2_i_m2_cry_8
FCITOFCO_D  ---     0.067      R3C6C.FCI to      R3C6C.FCO QAM1/SLICE_72
ROUTE         1     0.000      R3C6C.FCO to      R3C7A.FCI QAM1/un1_ipI_2_2_i_m2_cry_10
FCITOF1_DE  ---     0.310      R3C7A.FCI to       R3C7A.F1 QAM1/SLICE_71
ROUTE         1     1.051       R3C7A.F1 to       R5C9D.B0 QAM1/N_198
CTOF_DEL    ---     0.238       R5C9D.B0 to       R5C9D.F0 QAM1/SLICE_1529
ROUTE         1     1.278       R5C9D.F0 to      R4C11A.B1 QAM1/N_178
C1TOFCO_DE  ---     0.367      R4C11A.B1 to     R4C11A.FCO QAM1/SLICE_50
ROUTE         1     0.000     R4C11A.FCO to     R4C11B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067     R4C11B.FCI to     R4C11B.FCO QAM1/SLICE_49
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI QAM1/un1_ipI_3_cry_14
FCITOFCO_D  ---     0.067     R4C11C.FCI to     R4C11C.FCO QAM1/SLICE_48
ROUTE         1     0.000     R4C11C.FCO to     R4C12A.FCI QAM1/un1_ipI_3_cry_16
FCITOFCO_D  ---     0.067     R4C12A.FCI to     R4C12A.FCO QAM1/SLICE_47
ROUTE         1     0.000     R4C12A.FCO to     R4C12B.FCI QAM1/un1_ipI_3_cry_18
FCITOF0_DE  ---     0.240     R4C12B.FCI to      R4C12B.F0 QAM1/SLICE_46
ROUTE         1     0.000      R4C12B.F0 to     R4C12B.DI0 QAM1/un1_ipI_3[19] (to ipClk_c)
                  --------
                    9.025   (34.9% logic, 65.1% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to    R19C20C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to QAM1/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to     R4C12B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.902ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_18  (from ipClk_c +)
   Destination:    FF         Data in        QAM1/opModulated[18]  (to ipClk_c +)

   Delay:               9.021ns  (36.2% logic, 63.8% route), 13 logic levels.

 Constraint Details:

      9.021ns physical path delay NCO1/Sine/SLICE_225 to QAM1/SLICE_47 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.902ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_225 to QAM1/SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C20C.CLK to     R19C20C.Q0 NCO1/Sine/SLICE_225 (from ipClk_c)
ROUTE         5     2.583     R19C20C.Q0 to       R4C5A.B1 I[0]
C1TOFCO_DE  ---     0.367       R4C5A.B1 to      R4C5A.FCO QAM1/SLICE_45
ROUTE         1     0.000      R4C5A.FCO to      R4C5B.FCI QAM1/un1_ipI_0_cry_1
FCITOFCO_D  ---     0.067      R4C5B.FCI to      R4C5B.FCO QAM1/SLICE_44
ROUTE         1     0.000      R4C5B.FCO to      R4C5C.FCI QAM1/un1_ipI_0_cry_3
FCITOF1_DE  ---     0.310      R4C5C.FCI to       R4C5C.F1 QAM1/SLICE_43
ROUTE         1     0.966       R4C5C.F1 to       R3C6A.A0 QAM1/un1_ipI[5]
C0TOFCO_DE  ---     0.550       R3C6A.A0 to      R3C6A.FCO QAM1/SLICE_74
ROUTE         1     0.000      R3C6A.FCO to      R3C6B.FCI QAM1/un1_ipI_2_2_i_m2_cry_6
FCITOFCO_D  ---     0.067      R3C6B.FCI to      R3C6B.FCO QAM1/SLICE_73
ROUTE         1     0.000      R3C6B.FCO to      R3C6C.FCI QAM1/un1_ipI_2_2_i_m2_cry_8
FCITOFCO_D  ---     0.067      R3C6C.FCI to      R3C6C.FCO QAM1/SLICE_72
ROUTE         1     0.000      R3C6C.FCO to      R3C7A.FCI QAM1/un1_ipI_2_2_i_m2_cry_10
FCITOFCO_D  ---     0.067      R3C7A.FCI to      R3C7A.FCO QAM1/SLICE_71
ROUTE         1     0.000      R3C7A.FCO to      R3C7B.FCI QAM1/un1_ipI_2_2_i_m2_cry_12
FCITOF0_DE  ---     0.240      R3C7B.FCI to       R3C7B.F0 QAM1/SLICE_70
ROUTE         1     0.931       R3C7B.F0 to       R5C9C.C0 QAM1/N_197
CTOF_DEL    ---     0.238       R5C9C.C0 to       R5C9C.F0 QAM1/SLICE_1530
ROUTE         1     1.278       R5C9C.F0 to      R4C11B.B0 QAM1/N_177
C0TOFCO_DE  ---     0.550      R4C11B.B0 to     R4C11B.FCO QAM1/SLICE_49
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI QAM1/un1_ipI_3_cry_14
FCITOFCO_D  ---     0.067     R4C11C.FCI to     R4C11C.FCO QAM1/SLICE_48
ROUTE         1     0.000     R4C11C.FCO to     R4C12A.FCI QAM1/un1_ipI_3_cry_16
FCITOF1_DE  ---     0.310     R4C12A.FCI to      R4C12A.F1 QAM1/SLICE_47
ROUTE         1     0.000      R4C12A.F1 to     R4C12A.DI1 QAM1/un1_ipI_3[18] (to ipClk_c)
                  --------
                    9.021   (36.2% logic, 63.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to    R19C20C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to QAM1/SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to     R4C12A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.902ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_18  (from ipClk_c +)
   Destination:    FF         Data in        QAM1/opModulated[18]  (to ipClk_c +)

   Delay:               9.021ns  (36.2% logic, 63.8% route), 13 logic levels.

 Constraint Details:

      9.021ns physical path delay NCO1/Sine/SLICE_225 to QAM1/SLICE_47 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.902ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_225 to QAM1/SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C20C.CLK to     R19C20C.Q0 NCO1/Sine/SLICE_225 (from ipClk_c)
ROUTE         5     2.583     R19C20C.Q0 to       R4C5A.B1 I[0]
C1TOFCO_DE  ---     0.367       R4C5A.B1 to      R4C5A.FCO QAM1/SLICE_45
ROUTE         1     0.000      R4C5A.FCO to      R4C5B.FCI QAM1/un1_ipI_0_cry_1
FCITOFCO_D  ---     0.067      R4C5B.FCI to      R4C5B.FCO QAM1/SLICE_44
ROUTE         1     0.000      R4C5B.FCO to      R4C5C.FCI QAM1/un1_ipI_0_cry_3
FCITOFCO_D  ---     0.067      R4C5C.FCI to      R4C5C.FCO QAM1/SLICE_43
ROUTE         1     0.000      R4C5C.FCO to      R4C6A.FCI QAM1/un1_ipI_0_cry_5
FCITOFCO_D  ---     0.067      R4C6A.FCI to      R4C6A.FCO QAM1/SLICE_42
ROUTE         1     0.000      R4C6A.FCO to      R4C6B.FCI QAM1/un1_ipI_0_cry_7
FCITOFCO_D  ---     0.067      R4C6B.FCI to      R4C6B.FCO QAM1/SLICE_41
ROUTE         1     0.000      R4C6B.FCO to      R4C6C.FCI QAM1/un1_ipI_0_cry_9
FCITOF1_DE  ---     0.310      R4C6C.FCI to       R4C6C.F1 QAM1/SLICE_40
ROUTE         1     0.966       R4C6C.F1 to       R3C7A.A0 QAM1/un1_ipI[11]
C0TOFCO_DE  ---     0.550       R3C7A.A0 to      R3C7A.FCO QAM1/SLICE_71
ROUTE         1     0.000      R3C7A.FCO to      R3C7B.FCI QAM1/un1_ipI_2_2_i_m2_cry_12
FCITOF0_DE  ---     0.240      R3C7B.FCI to       R3C7B.F0 QAM1/SLICE_70
ROUTE         1     0.931       R3C7B.F0 to       R5C9C.C0 QAM1/N_197
CTOF_DEL    ---     0.238       R5C9C.C0 to       R5C9C.F0 QAM1/SLICE_1530
ROUTE         1     1.278       R5C9C.F0 to      R4C11B.B0 QAM1/N_177
C0TOFCO_DE  ---     0.550      R4C11B.B0 to     R4C11B.FCO QAM1/SLICE_49
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI QAM1/un1_ipI_3_cry_14
FCITOFCO_D  ---     0.067     R4C11C.FCI to     R4C11C.FCO QAM1/SLICE_48
ROUTE         1     0.000     R4C11C.FCO to     R4C12A.FCI QAM1/un1_ipI_3_cry_16
FCITOF1_DE  ---     0.310     R4C12A.FCI to      R4C12A.F1 QAM1/SLICE_47
ROUTE         1     0.000      R4C12A.F1 to     R4C12A.DI1 QAM1/un1_ipI_3[18] (to ipClk_c)
                  --------
                    9.021   (36.2% logic, 63.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to    R19C20C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to QAM1/SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to     R4C12A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.905ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_18  (from ipClk_c +)
   Destination:    FF         Data in        QAM1/opModulated[19]  (to ipClk_c +)

   Delay:               9.018ns  (36.1% logic, 63.9% route), 14 logic levels.

 Constraint Details:

      9.018ns physical path delay NCO1/Sine/SLICE_225 to QAM1/SLICE_46 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.905ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_225 to QAM1/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C20C.CLK to     R19C20C.Q0 NCO1/Sine/SLICE_225 (from ipClk_c)
ROUTE         5     2.583     R19C20C.Q0 to       R4C5A.B1 I[0]
C1TOFCO_DE  ---     0.367       R4C5A.B1 to      R4C5A.FCO QAM1/SLICE_45
ROUTE         1     0.000      R4C5A.FCO to      R4C5B.FCI QAM1/un1_ipI_0_cry_1
FCITOFCO_D  ---     0.067      R4C5B.FCI to      R4C5B.FCO QAM1/SLICE_44
ROUTE         1     0.000      R4C5B.FCO to      R4C5C.FCI QAM1/un1_ipI_0_cry_3
FCITOF1_DE  ---     0.310      R4C5C.FCI to       R4C5C.F1 QAM1/SLICE_43
ROUTE         1     0.966       R4C5C.F1 to       R3C6A.A0 QAM1/un1_ipI[5]
C0TOFCO_DE  ---     0.550       R3C6A.A0 to      R3C6A.FCO QAM1/SLICE_74
ROUTE         1     0.000      R3C6A.FCO to      R3C6B.FCI QAM1/un1_ipI_2_2_i_m2_cry_6
FCITOFCO_D  ---     0.067      R3C6B.FCI to      R3C6B.FCO QAM1/SLICE_73
ROUTE         1     0.000      R3C6B.FCO to      R3C6C.FCI QAM1/un1_ipI_2_2_i_m2_cry_8
FCITOFCO_D  ---     0.067      R3C6C.FCI to      R3C6C.FCO QAM1/SLICE_72
ROUTE         1     0.000      R3C6C.FCO to      R3C7A.FCI QAM1/un1_ipI_2_2_i_m2_cry_10
FCITOFCO_D  ---     0.067      R3C7A.FCI to      R3C7A.FCO QAM1/SLICE_71
ROUTE         1     0.000      R3C7A.FCO to      R3C7B.FCI QAM1/un1_ipI_2_2_i_m2_cry_12
FCITOF0_DE  ---     0.240      R3C7B.FCI to       R3C7B.F0 QAM1/SLICE_70
ROUTE         1     0.931       R3C7B.F0 to       R5C9C.C0 QAM1/N_197
CTOF_DEL    ---     0.238       R5C9C.C0 to       R5C9C.F0 QAM1/SLICE_1530
ROUTE         1     1.278       R5C9C.F0 to      R4C11B.B0 QAM1/N_177
C0TOFCO_DE  ---     0.550      R4C11B.B0 to     R4C11B.FCO QAM1/SLICE_49
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI QAM1/un1_ipI_3_cry_14
FCITOFCO_D  ---     0.067     R4C11C.FCI to     R4C11C.FCO QAM1/SLICE_48
ROUTE         1     0.000     R4C11C.FCO to     R4C12A.FCI QAM1/un1_ipI_3_cry_16
FCITOFCO_D  ---     0.067     R4C12A.FCI to     R4C12A.FCO QAM1/SLICE_47
ROUTE         1     0.000     R4C12A.FCO to     R4C12B.FCI QAM1/un1_ipI_3_cry_18
FCITOF0_DE  ---     0.240     R4C12B.FCI to      R4C12B.F0 QAM1/SLICE_46
ROUTE         1     0.000      R4C12B.F0 to     R4C12B.DI0 QAM1/un1_ipI_3[19] (to ipClk_c)
                  --------
                    9.018   (36.1% logic, 63.9% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to    R19C20C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to QAM1/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to     R4C12B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.905ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_18  (from ipClk_c +)
   Destination:    FF         Data in        QAM1/opModulated[19]  (to ipClk_c +)

   Delay:               9.018ns  (36.1% logic, 63.9% route), 14 logic levels.

 Constraint Details:

      9.018ns physical path delay NCO1/Sine/SLICE_225 to QAM1/SLICE_46 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.905ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_225 to QAM1/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C20C.CLK to     R19C20C.Q0 NCO1/Sine/SLICE_225 (from ipClk_c)
ROUTE         5     2.583     R19C20C.Q0 to       R4C5A.B1 I[0]
C1TOFCO_DE  ---     0.367       R4C5A.B1 to      R4C5A.FCO QAM1/SLICE_45
ROUTE         1     0.000      R4C5A.FCO to      R4C5B.FCI QAM1/un1_ipI_0_cry_1
FCITOFCO_D  ---     0.067      R4C5B.FCI to      R4C5B.FCO QAM1/SLICE_44
ROUTE         1     0.000      R4C5B.FCO to      R4C5C.FCI QAM1/un1_ipI_0_cry_3
FCITOFCO_D  ---     0.067      R4C5C.FCI to      R4C5C.FCO QAM1/SLICE_43
ROUTE         1     0.000      R4C5C.FCO to      R4C6A.FCI QAM1/un1_ipI_0_cry_5
FCITOFCO_D  ---     0.067      R4C6A.FCI to      R4C6A.FCO QAM1/SLICE_42
ROUTE         1     0.000      R4C6A.FCO to      R4C6B.FCI QAM1/un1_ipI_0_cry_7
FCITOFCO_D  ---     0.067      R4C6B.FCI to      R4C6B.FCO QAM1/SLICE_41
ROUTE         1     0.000      R4C6B.FCO to      R4C6C.FCI QAM1/un1_ipI_0_cry_9
FCITOF1_DE  ---     0.310      R4C6C.FCI to       R4C6C.F1 QAM1/SLICE_40
ROUTE         1     0.966       R4C6C.F1 to       R3C7A.A0 QAM1/un1_ipI[11]
C0TOFCO_DE  ---     0.550       R3C7A.A0 to      R3C7A.FCO QAM1/SLICE_71
ROUTE         1     0.000      R3C7A.FCO to      R3C7B.FCI QAM1/un1_ipI_2_2_i_m2_cry_12
FCITOF0_DE  ---     0.240      R3C7B.FCI to       R3C7B.F0 QAM1/SLICE_70
ROUTE         1     0.931       R3C7B.F0 to       R5C9C.C0 QAM1/N_197
CTOF_DEL    ---     0.238       R5C9C.C0 to       R5C9C.F0 QAM1/SLICE_1530
ROUTE         1     1.278       R5C9C.F0 to      R4C11B.B0 QAM1/N_177
C0TOFCO_DE  ---     0.550      R4C11B.B0 to     R4C11B.FCO QAM1/SLICE_49
ROUTE         1     0.000     R4C11B.FCO to     R4C11C.FCI QAM1/un1_ipI_3_cry_14
FCITOFCO_D  ---     0.067     R4C11C.FCI to     R4C11C.FCO QAM1/SLICE_48
ROUTE         1     0.000     R4C11C.FCO to     R4C12A.FCI QAM1/un1_ipI_3_cry_16
FCITOFCO_D  ---     0.067     R4C12A.FCI to     R4C12A.FCO QAM1/SLICE_47
ROUTE         1     0.000     R4C12A.FCO to     R4C12B.FCI QAM1/un1_ipI_3_cry_18
FCITOF0_DE  ---     0.240     R4C12B.FCI to      R4C12B.F0 QAM1/SLICE_46
ROUTE         1     0.000      R4C12B.F0 to     R4C12B.DI0 QAM1/un1_ipI_3[19] (to ipClk_c)
                  --------
                    9.018   (36.1% logic, 63.9% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to    R19C20C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to QAM1/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     1.059       21.PADDI to     R4C12B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  108.932MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  108.932 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 361
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 36581 paths, 1 nets, and 14911 connections (99.33% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 21:36:55 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_8  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_2_1(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_120 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_120 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C9A.CLK to      R12C9A.Q0 Streamer1/FIFOBLOCK/SLICE_120 (from ipClk_c)
ROUTE         5     0.152      R12C9A.Q0 to EBR_R13C8.ADB6 Streamer1/FIFOBLOCK/rcount_4 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.300       21.PADDI to     R12C9A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.350       21.PADDI to EBR_R13C8.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_9  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_2_1(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_119 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_119 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C8C.CLK to      R12C8C.Q1 Streamer1/FIFOBLOCK/SLICE_119 (from ipClk_c)
ROUTE         5     0.152      R12C8C.Q1 to EBR_R13C8.ADB5 Streamer1/FIFOBLOCK/rcount_3 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.300       21.PADDI to     R12C8C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.350       21.PADDI to EBR_R13C8.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_10  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_2_1(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_119 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_119 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C8C.CLK to      R12C8C.Q0 Streamer1/FIFOBLOCK/SLICE_119 (from ipClk_c)
ROUTE         5     0.152      R12C8C.Q0 to EBR_R13C8.ADB4 Streamer1/FIFOBLOCK/rcount_2 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.300       21.PADDI to     R12C8C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.350       21.PADDI to EBR_R13C8.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_20  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_114 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_114 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C12A.CLK to     R14C12A.Q1 Streamer1/FIFOBLOCK/SLICE_114 (from ipClk_c)
ROUTE         5     0.153     R14C12A.Q1 to *R_R13C11.ADA7 Streamer1/FIFOBLOCK/wcount_5 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.300       21.PADDI to    R14C12A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.350       21.PADDI to *R_R13C11.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_23  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C11C.CLK to     R14C11C.Q0 Streamer1/FIFOBLOCK/SLICE_113 (from ipClk_c)
ROUTE         5     0.153     R14C11C.Q0 to *R_R13C11.ADA4 Streamer1/FIFOBLOCK/wcount_2 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.300       21.PADDI to    R14C11C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.350       21.PADDI to *R_R13C11.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_7  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_2_1(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_120 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_120 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C9A.CLK to      R12C9A.Q1 Streamer1/FIFOBLOCK/SLICE_120 (from ipClk_c)
ROUTE         5     0.153      R12C9A.Q1 to EBR_R13C8.ADB7 Streamer1/FIFOBLOCK/rcount_5 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.300       21.PADDI to     R12C9A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.350       21.PADDI to EBR_R13C8.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_22  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C11C.CLK to     R14C11C.Q1 Streamer1/FIFOBLOCK/SLICE_113 (from ipClk_c)
ROUTE         5     0.153     R14C11C.Q1 to *R_R13C11.ADA5 Streamer1/FIFOBLOCK/wcount_3 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.300       21.PADDI to    R14C11C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.350       21.PADDI to *R_R13C11.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_21  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.276ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay Streamer1/FIFOBLOCK/SLICE_114 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_114 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C12A.CLK to     R14C12A.Q0 Streamer1/FIFOBLOCK/SLICE_114 (from ipClk_c)
ROUTE         5     0.156     R14C12A.Q0 to *R_R13C11.ADA6 Streamer1/FIFOBLOCK/wcount_4 (to ipClk_c)
                  --------
                    0.276   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.300       21.PADDI to    R14C12A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.350       21.PADDI to *R_R13C11.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.148ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_18  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.279ns  (43.0% logic, 57.0% route), 1 logic levels.

 Constraint Details:

      0.279ns physical path delay Streamer1/FIFOBLOCK/SLICE_115 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.148ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_115 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C12B.CLK to     R14C12B.Q1 Streamer1/FIFOBLOCK/SLICE_115 (from ipClk_c)
ROUTE         5     0.159     R14C12B.Q1 to *R_R13C11.ADA9 Streamer1/FIFOBLOCK/wcount_7 (to ipClk_c)
                  --------
                    0.279   (43.0% logic, 57.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.300       21.PADDI to    R14C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.350       21.PADDI to *R_R13C11.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.148ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_15  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.279ns  (43.0% logic, 57.0% route), 1 logic levels.

 Constraint Details:

      0.279ns physical path delay Streamer1/FIFOBLOCK/SLICE_117 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.148ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_117 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C13A.CLK to     R14C13A.Q0 Streamer1/FIFOBLOCK/SLICE_117 (from ipClk_c)
ROUTE         5     0.159     R14C13A.Q0 to *_R13C11.ADA12 Streamer1/FIFOBLOCK/wcount_10 (to ipClk_c)
                  --------
                    0.279   (43.0% logic, 57.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.300       21.PADDI to    R14C13A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       361     0.350       21.PADDI to *R_R13C11.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 361
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 36581 paths, 1 nets, and 14911 connections (99.33% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
