--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml motherboard.twx motherboard.ncd -o
motherboard.twr motherboard.pcf

Design file:              motherboard.ncd
Physical constraint file: motherboard.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-07-09, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
650 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y16.A4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X54Y23.A3  !
 ! _offset[19]_GND_8_o_LessThan_5_o  SLICE_X53Y34.C    SLICE_X53Y34.B6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X58Y23.A6  !
 ! s1/i8088/core/decode/n0089<0>     SLICE_X67Y29.B    SLICE_X60Y26.A3  !
 ! s1/i8088/core/decode/n0089<1>     SLICE_X68Y29.D    SLICE_X60Y26.B2  !
 ! _offset[19]_GND_8_o_LessThan_5_o  SLICE_X53Y34.C    SLICE_X53Y34.D5  !
 ! s1/i8088/Madd_n0083_Madd_lut<3>   LICE_X47Y29.DMUX  SLICE_X53Y34.D2  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X53Y34.D6  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X52Y38.A1  !
 ! s1/i8088/cpu_adr_o<0>             SLICE_X45Y34.B    SLICE_X47Y29.AX  !
 ! s1/i8088/cpu_adr_o<1>             SLICE_X46Y34.D    SLICE_X47Y29.BX  !
 ! s1/i8088/cpu_adr_o<1>             SLICE_X46Y34.D    SLICE_X47Y29.B1  !
 ! s1/i8088/core/ir<24>              SLICE_X45Y22.B    SLICE_X36Y17.D1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X57Y23.D1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X56Y24.D5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X56Y24.D6  !
 ! _deco/op[7]_GND_15_o_equal_149_o  SLICE_X68Y32.B    SLICE_X73Y31.A6  !
 ! _offset[19]_GND_8_o_LessThan_5_o  SLICE_X53Y34.C    SLICE_X51Y41.B3  !
 ! s1/i8088/Madd_n0083_Madd_lut<3>   LICE_X47Y29.DMUX  SLICE_X51Y41.B5  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X51Y41.B1  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X51Y39.B1  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X51Y39.A1  !
 ! s1/i8088/Madd_n0083_Madd_lut<2>   LICE_X47Y29.CMUX  SLICE_X51Y39.AX  !
 ! _offset[19]_GND_8_o_LessThan_5_o  SLICE_X53Y34.C    SLICE_X59Y37.D2  !
 ! s1/i8088/Madd_n0083_Madd_lut<3>   LICE_X47Y29.DMUX  SLICE_X59Y37.D5  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X59Y37.D4  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X52Y40.D2  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X52Y40.C2  !
 ! s1/i8088/Madd_n0083_Madd_lut<2>   LICE_X47Y29.CMUX  SLICE_X52Y40.CX  !
 ! _offset[19]_GND_8_o_LessThan_5_o  SLICE_X53Y34.C    SLICE_X59Y37.B4  !
 ! s1/i8088/Madd_n0083_Madd_lut<3>   LICE_X47Y29.DMUX  SLICE_X59Y37.B6  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X59Y37.B1  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X51Y39.D6  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X51Y39.C3  !
 ! s1/i8088/Madd_n0083_Madd_lut<2>   LICE_X47Y29.CMUX  SLICE_X51Y39.CX  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X68Y34.B3  !
 ! _offset[19]_GND_8_o_LessThan_5_o  SLICE_X53Y34.C    SLICE_X59Y36.B4  !
 ! s1/i8088/Madd_n0083_Madd_lut<3>   LICE_X47Y29.DMUX  SLICE_X59Y36.B5  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X59Y36.B6  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X53Y39.D1  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X53Y39.C1  !
 ! s1/i8088/Madd_n0083_Madd_lut<2>   LICE_X47Y29.CMUX  SLICE_X53Y39.CX  !
 ! _offset[19]_GND_8_o_LessThan_5_o  SLICE_X53Y34.C    SLICE_X56Y35.B4  !
 ! s1/i8088/Madd_n0083_Madd_lut<3>   LICE_X47Y29.DMUX  SLICE_X56Y35.B6  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X56Y35.B5  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X55Y37.D5  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X55Y37.C2  !
 ! s1/i8088/Madd_n0083_Madd_lut<2>   LICE_X47Y29.CMUX  SLICE_X55Y37.CX  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X69Y30.B3  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X69Y30.B6  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X72Y32.C1  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X72Y32.C5  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X74Y31.D6  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X65Y29.B6  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X65Y29.B1  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X74Y31.B5  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X71Y28.B3  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X71Y28.A2  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X71Y28.A3  !
 ! s1/i8088/cpu_dat_i<4>             SLICE_X53Y34.D    SLICE_X67Y33.D6  !
 ! s1/i8088/cpu_dat_i<3>             SLICE_X53Y34.B    SLICE_X58Y31.B4  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X72Y32.D6  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X71Y33.A2  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X71Y30.B5  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X67Y30.A2  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X67Y30.A1  !
 ! s1/i8088/cpu_dat_i<6>             SLICE_X59Y36.D    SLICE_X68Y31.A2  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X66Y31.B1  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X71Y28.D5  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X67Y30.B3  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X73Y31.D5  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X72Y30.D3  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X51Y28.B1  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X64Y29.D6  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X72Y30.B1  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X72Y30.B2  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X72Y32.B1  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X65Y30.D6  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X65Y30.A1  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X65Y30.C1  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X65Y30.C5  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X70Y31.B3  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X66Y31.D5  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X66Y32.C6  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X72Y31.B3  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X74Y33.A1  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X73Y30.C3  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X71Y32.D3  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X71Y32.C4  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X71Y32.C2  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X71Y35.C3  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X71Y35.D5  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X71Y35.D2  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X54Y29.A1  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X65Y29.A2  !
 ! 88/core/decode/opcode_deco/n0215  SLICE_X67Y33.A    SLICE_X72Y30.C1  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X56Y30.B6  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X67Y31.B3  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X66Y32.D2  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X66Y32.D3  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X64Y30.B3  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X69Y30.A3  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X65Y30.B5  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X65Y30.B3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X56Y24.C4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X56Y24.C6  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X75Y32.B1  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X70Y35.A6  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X70Y35.B3  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X70Y35.B5  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X71Y34.D6  !
 ! _deco/op[7]_GND_15_o_equal_149_o  SLICE_X68Y32.B    SLICE_X68Y32.A5  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X73Y29.B2  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X73Y29.B5  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X73Y30.D3  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X73Y30.D4  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X73Y30.D6  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X66Y33.D5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X56Y24.B3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X56Y24.B1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X56Y24.A3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X56Y24.A1  !
 ! /core/decode/Madd_seq_addr_cy<3>  LICE_X60Y26.COUT  SLICE_X60Y27.CIN !
 ! 88/core/decode/opcode_deco/n0215  SLICE_X67Y33.A    SLICE_X70Y32.B4  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X66Y29.B4  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X72Y30.A2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X57Y23.C3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X57Y23.C4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X61Y22.D3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X61Y22.D2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X61Y22.C3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X61Y22.C2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X48Y19.B2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X49Y17.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X49Y17.C4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X48Y17.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X48Y17.C4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X48Y18.B3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X50Y18.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X48Y18.A5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X49Y18.C5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X49Y18.C3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X49Y17.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X49Y17.D4  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X64Y33.C6  !
 ! s1/i8088/cpu_dat_i<6>             SLICE_X59Y36.D    SLICE_X65Y33.D6  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X57Y29.A4  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X65Y29.C4  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X59Y29.B4  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X58Y30.C2  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X58Y30.C4  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X53Y29.D2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X54Y18.B2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X54Y18.B5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X57Y17.D6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X54Y18.A2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X52Y21.A1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X56Y17.B1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X56Y17.B5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X57Y17.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X57Y17.A5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X56Y17.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X56Y17.A5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X56Y17.C6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X56Y17.C3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X49Y21.B4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X48Y21.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X48Y21.D4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X48Y21.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X48Y21.C4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X48Y21.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X48Y21.B2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X48Y21.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X48Y21.A2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X49Y21.A3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X53Y21.B2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X53Y21.B3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X53Y21.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X53Y21.A3  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X66Y30.C4  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X59Y29.A4  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X50Y28.A6  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X50Y28.B5  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X50Y28.B6  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X50Y28.B4  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X58Y30.B2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X50Y20.C4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X53Y20.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X53Y20.D5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X53Y20.C6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X53Y20.C5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X53Y20.B3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X53Y20.B1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X53Y20.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X53Y20.A3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X54Y20.D4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X54Y20.D5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X54Y20.C4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X54Y20.C5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X54Y20.B2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X54Y20.B3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X54Y20.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X54Y20.A3  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X46Y28.C2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X45Y21.C6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X46Y20.D4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X46Y20.D1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X46Y20.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X46Y20.C4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X46Y20.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X46Y20.B2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X46Y20.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X46Y20.A2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X47Y22.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X47Y22.D5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X47Y22.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X47Y22.C5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X47Y22.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X47Y22.B3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X47Y22.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X47Y22.A3  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X49Y24.D2  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X62Y34.A1  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X62Y34.A5  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X52Y21.B1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X51Y21.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X51Y21.D4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X51Y21.C6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X51Y21.C4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X51Y21.B1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X51Y21.B2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X51Y21.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X51Y21.A2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X47Y21.D3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X47Y21.D1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X47Y21.C3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X47Y21.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X47Y21.B6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X47Y21.B5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X47Y21.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X47Y21.A6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X46Y16.C4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X47Y16.C2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X49Y17.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X47Y16.B1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X49Y15.A3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X49Y15.A4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X48Y16.C3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X48Y16.C2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X49Y16.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X49Y16.D4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X49Y17.A6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X49Y16.C3  !
 ! s1/i8088/core/ir<24>              SLICE_X45Y22.B    SLICE_X38Y23.B4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X63Y21.A3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X61Y21.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X61Y21.D2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X61Y21.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X61Y21.C2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X61Y21.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X61Y21.B4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X61Y21.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X61Y21.A4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X66Y20.D3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X66Y20.D1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X66Y20.C3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X66Y20.C1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X66Y20.B5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X66Y20.B6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X66Y20.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X66Y20.A6  !
 ! s1/i8088/core/rom_ir<24>          SLICE_X58Y23.A    SLICE_X54Y23.B5  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X57Y23.A2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X56Y23.D3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X56Y23.D4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X56Y23.C3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X56Y23.C4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X56Y23.B5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X56Y23.B2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X56Y23.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X56Y23.A2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X60Y23.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X60Y23.D2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X60Y23.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X60Y23.C2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X60Y23.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X60Y23.B4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X60Y23.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X60Y23.A4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X54Y23.C5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X55Y22.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X55Y22.D6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X55Y22.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X55Y22.C6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X55Y22.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X55Y22.B1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X55Y22.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X55Y22.A1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X52Y23.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X52Y23.D6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X52Y23.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X52Y23.C6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X52Y23.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X52Y23.B1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X52Y23.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X52Y23.A1  !
 ! s1/i8088/core/rom_ir<25>          SLICE_X54Y23.A    SLICE_X54Y23.B1  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X51Y26.B1  !
 ! s1/i8088/core/rom_ir<25>          SLICE_X54Y23.A    SLICE_X51Y26.A1  !
 ! s1/i8088/core/rom_ir<24>          SLICE_X58Y23.A    SLICE_X57Y23.B1  !
 ! s1/i8088/core/rom_ir<25>          SLICE_X54Y23.A    SLICE_X40Y24.A3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X49Y22.D4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X50Y22.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X50Y22.D5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X50Y22.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X50Y22.C5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X50Y22.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X50Y22.B3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X50Y22.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X50Y22.A3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X48Y22.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X48Y22.D3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X48Y22.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X48Y22.C3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X48Y22.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X48Y22.B5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X48Y22.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X48Y22.A5  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X58Y31.A3  !
 ! s1/i8088/core/rom_ir<25>          SLICE_X54Y23.A    SLICE_X45Y23.A3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X61Y23.A5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X65Y21.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X65Y21.D2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X65Y21.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X65Y21.C2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X65Y21.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X65Y21.B4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X65Y21.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X65Y21.A4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X64Y21.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X64Y21.D2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X64Y21.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X64Y21.C2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X64Y21.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X64Y21.B4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X64Y21.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X64Y21.A4  !
 ! s1/i8088/core/rom_ir<25>          SLICE_X54Y23.A    SLICE_X53Y26.C3  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X45Y17.C    SLICE_X44Y20.A2  !
 ! s1/i8088/core/opcode<4>           SLICE_X62Y34.B    SLICE_X59Y31.A4  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X59Y31.A2  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X64Y30.A6  !
 ! _deco/op[7]_PWR_14_o_equal_183_o  SLICE_X66Y29.D    SLICE_X64Y30.A1  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X66Y32.A4  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X67Y32.A4  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X67Y32.B4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X49Y19.D2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X55Y19.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X55Y19.D4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X55Y19.C4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X55Y19.C6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X55Y19.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X55Y19.A2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X53Y18.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X53Y18.D1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X53Y18.C6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X53Y18.C1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X53Y18.B1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X53Y18.B6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X53Y18.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X53Y18.A6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X50Y20.B2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X50Y19.D4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X50Y19.D5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X50Y19.C4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X50Y19.C5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X50Y19.B3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X50Y19.B2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X50Y19.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X50Y19.A3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X52Y20.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X52Y20.D5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X52Y20.C6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X52Y20.C5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X52Y20.B1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X52Y20.B3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X52Y20.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X52Y20.A3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X49Y20.C4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X49Y16.B5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X49Y15.C5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X49Y15.C4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X49Y16.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X49Y16.A3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X48Y17.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X48Y17.B2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X48Y16.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X48Y16.A3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X51Y20.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X51Y20.A3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X51Y20.C4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X51Y20.C5  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X49Y23.B5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X46Y21.D3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X46Y21.D1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X46Y21.C3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X46Y21.C1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X46Y21.B5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X46Y21.B6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X46Y21.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X46Y21.A6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X50Y23.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X50Y23.D6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X50Y23.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X50Y23.C6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X50Y23.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X50Y23.B1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X50Y23.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X50Y23.A1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X49Y22.B2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X49Y22.B3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X51Y22.A3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X53Y22.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X49Y22.A5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X52Y22.A6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X52Y22.A1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X56Y18.B1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X58Y18.B1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X58Y18.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X58Y18.A5  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X60Y19.B1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X65Y20.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X65Y20.A4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X61Y19.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X61Y19.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X60Y19.A3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X62Y19.C2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X62Y19.C5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X59Y18.B1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X59Y18.B5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X59Y18.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X59Y18.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X55Y18.A5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X55Y18.A4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X57Y18.A4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X57Y18.A5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X57Y18.B3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X57Y18.B5  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X50Y24.A1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X54Y24.D5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X54Y24.D4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X54Y24.C5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X54Y24.C4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X54Y24.B3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X54Y24.B2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X54Y24.A3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X54Y24.A2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X55Y24.A4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X61Y24.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X61Y24.D2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X61Y24.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X61Y24.C2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X61Y24.A4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X61Y24.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X57Y24.D6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X57Y24.D5  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X57Y24.C5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X57Y24.C6  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X57Y24.B3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X57Y24.B1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X57Y24.A1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X57Y24.A3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X49Y28.B4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X49Y28.B3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X49Y28.B2  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X33Y17.A1  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X45Y17.C    SLICE_X45Y17.D5  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X33Y19.B1  !
 ! s1/i8088/core/ir<24>              SLICE_X45Y22.B    SLICE_X36Y17.C1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X34Y29.A3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X34Y29.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X34Y29.D4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X36Y32.B3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X36Y24.B2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X36Y24.B3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X36Y24.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X36Y24.A3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X36Y25.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X36Y25.A1  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X37Y24.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X60Y26.CMUX  SLICE_X37Y24.A3  !
 ! s1/i8088/core/ir<24>              SLICE_X45Y22.B    SLICE_X32Y17.B1  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X28Y21.C2  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X32Y17.CX  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X32Y20.C1  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X39Y14.CX  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X37Y11.C4  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X41Y14.B6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y9.D2   !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X47Y16.D6  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X47Y18.A4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X34Y9.A1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X35Y13.C4  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X41Y15.AX  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X45Y12.C4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X42Y12.C5  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X47Y16.A1  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X45Y17.C    SLICE_X46Y16.B1  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X45Y17.C    SLICE_X46Y16.A1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X43Y12.D6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X45Y12.D2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X44Y13.A1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X43Y12.B3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X39Y9.D4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X37Y11.B2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X37Y11.A2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X37Y12.B6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X35Y17.B5  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X35Y24.D3  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X34Y22.B5  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X45Y17.C    SLICE_X38Y21.D5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y8.A1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X39Y10.B5  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X45Y17.C    SLICE_X35Y21.A3  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X43Y15.B2  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X43Y13.B1  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X53Y38.C6  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X54Y39.B5  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X67Y33.A1  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X65Y32.C4  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X66Y33.C4  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X66Y33.A2  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X67Y33.B2  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X72Y33.D5  !
 ! s1/i8088/core/opcode<6>           SLICE_X59Y36.C    SLICE_X71Y35.B5  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X65Y32.D3  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X70Y33.C4  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X73Y29.C4  !
 ! s1/i8088/cpu_dat_i<6>             SLICE_X59Y36.D    SLICE_X71Y34.A2  !
 ! s1/i8088/core/opcode<3>           SLICE_X53Y34.A    SLICE_X73Y33.B3  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X59Y23.D4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X59Y23.C4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X59Y23.B2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X59Y23.A2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X58Y24.D4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X58Y24.C4  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X58Y24.B2  !
 ! s1/i8088/core/seq_addr<3>         LICE_X60Y26.DMUX  SLICE_X58Y24.A2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X45Y11.B5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y13.C6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X39Y11.D4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y14.B5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y13.D6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X40Y12.D6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X40Y8.B2   !
 ! s1/i8088/cpu_adr_o<0>             SLICE_X45Y34.B    SLICE_X47Y29.A3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y16.B2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X39Y12.B5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y13.A1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y13.B5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X44Y11.A1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X40Y12.B1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X36Y8.D6   !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X53Y34.B1  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X52Y40.B6  !
 ! s1/i8088/Madd_n0083_Madd_cy<0>    LICE_X47Y29.AMUX  SLICE_X52Y40.A6  !
 ! _deco/op[7]_PWR_14_o_equal_183_o  SLICE_X66Y29.D    SLICE_X68Y33.D2  !
 ! s1/i8088/cpu_dat_i<6>             SLICE_X59Y36.D    SLICE_X70Y34.B2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X43Y20.B1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X40Y22.A1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y10.D3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y10.B2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y10.C5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y9.B5   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X37Y10.D1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y11.B6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X36Y13.A1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X36Y13.B4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X42Y22.A3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X44Y24.A3  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X45Y17.C    SLICE_X46Y24.A2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X58Y22.A1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X69Y23.D3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X64Y23.B3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X66Y22.D3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X66Y22.C3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X60Y28.AMUX  SLICE_X60Y22.A2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X39Y11.B2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X45Y12.A6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X37Y7.D6   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X37Y7.C6   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y14.C6  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X42Y15.D4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X43Y13.A2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X37Y13.C6  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X38Y26.D3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X37Y9.B5   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X32Y9.A1   !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X41Y26.C1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X38Y15.A1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X40Y8.C4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X43Y8.C6   !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X39Y25.D2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X39Y10.CX  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X37Y29.A4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X36Y18.D5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X33Y8.B1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X33Y9.B1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X33Y9.A1   !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X40Y27.B4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X36Y14.C3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X33Y8.A1   !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X38Y28.A5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X32Y9.C6   !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X42Y31.B3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X35Y12.A6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X37Y22.C    SLICE_X41Y13.C6  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y17.D    SLICE_X37Y21.A6  !
 ! io_ch_ck                          SLICE_X51Y58.A    SLICE_X51Y58.A3  !
 ! xa<0>                             SLICE_X51Y57.D    SLICE_X51Y53.B2  !
 ! xa<1>                             SLICE_X51Y56.B    SLICE_X38Y52.B4  !
 ! xiow_n                            SLICE_X43Y57.B    SLICE_X49Y50.D2  !
 ! d<0>                              SLICE_X44Y52.C    SLICE_X44Y52.D5  !
 ! s1/adp<0>                         SLICE_X47Y44.A    SLICE_X45Y53.D3  !
 ! d<0>                              SLICE_X44Y52.C    SLICE_X25Y70.D3  !
 ! d<1>                              SLICE_X42Y53.C    SLICE_X42Y53.D3  !
 ! s1/adp<1>                         SLICE_X47Y44.C    SLICE_X45Y53.C4  !
 ! d<1>                              SLICE_X42Y53.C    SLICE_X23Y70.A4  !
 ! d<2>                              SLICE_X45Y53.A    SLICE_X48Y59.B2  !
 ! s1/adp<2>                         SLICE_X46Y43.A    SLICE_X45Y53.B6  !
 ! d<2>                              SLICE_X45Y53.A    SLICE_X24Y75.B2  !
 ! d<3>                              SLICE_X42Y54.A    SLICE_X42Y54.B1  !
 ! s1/adp<3>                         SLICE_X46Y43.C    SLICE_X40Y53.A4  !
 ! d<3>                              SLICE_X42Y54.A    SLICE_X26Y73.A5  !
 ! d<4>                              SLICE_X45Y55.C    SLICE_X45Y55.D5  !
 ! s1/adp<4>                         SLICE_X47Y42.A    SLICE_X45Y54.A5  !
 ! d<4>                              SLICE_X45Y55.C    SLICE_X27Y64.D2  !
 ! d<5>                              SLICE_X45Y55.A    SLICE_X45Y55.B6  !
 ! s1/adp<5>                         SLICE_X47Y42.C    SLICE_X40Y54.A5  !
 ! d<5>                              SLICE_X45Y55.A    SLICE_X24Y67.A4  !
 ! d<6>                              SLICE_X44Y56.C    SLICE_X44Y56.D5  !
 ! s1/adp<6>                         SLICE_X47Y40.A    SLICE_X40Y54.B5  !
 ! d<6>                              SLICE_X44Y56.C    SLICE_X27Y66.A5  !
 ! d<7>                              SLICE_X51Y41.C    SLICE_X51Y41.D5  !
 ! s1/adp<7>                         SLICE_X47Y40.C    SLICE_X47Y51.C5  !
 ! d<7>                              SLICE_X51Y41.C    SLICE_X29Y62.A4  !
 ! a<2>                              SLICE_X39Y47.A    SLICE_X39Y47.B6  !
 ! a<3>                              SLICE_X38Y50.A    SLICE_X38Y50.B6  !
 ! s6/mdp                            SLICE_X22Y84.A    SLICE_X32Y78.B4  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X77Y64.B5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.097ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.062ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y68.AQ      Tcklo                 0.698   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X75Y68.A1      net (fanout=1)        0.862   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X75Y68.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X77Y65.C2      net (fanout=3)        0.916   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X77Y65.C       Tilo                  0.094   U_ila_pro_0/N15
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X77Y64.B5      net (fanout=1)        0.371   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X77Y64.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.913ns logic, 2.149ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X75Y68.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.202ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y68.AQ      Tcklo                 0.698   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X75Y68.A1      net (fanout=1)        0.862   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X75Y68.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X75Y68.CX      net (fanout=3)        0.509   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X75Y68.CLK     Tdick                 0.004   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.167ns (0.796ns logic, 1.371ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X77Y68.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.003ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.968ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y68.AQ      Tcklo                 0.698   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X75Y68.A1      net (fanout=1)        0.862   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X75Y68.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X77Y68.BX      net (fanout=3)        0.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X77Y68.CLK     Tdick                -0.011   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.968ns (0.781ns logic, 1.187ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X77Y68.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.555ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y68.AQ      Tcklo                 0.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X75Y68.A1      net (fanout=1)        0.793   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X75Y68.A       Tilo                  0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X77Y68.BX      net (fanout=3)        0.299   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X77Y68.CLK     Tckdi       (-Th)     0.231   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.498ns logic, 1.092ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X75Y68.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.737ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y68.AQ      Tcklo                 0.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X75Y68.A1      net (fanout=1)        0.793   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X75Y68.A       Tilo                  0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X75Y68.CX      net (fanout=3)        0.468   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X75Y68.CLK     Tckdi       (-Th)     0.218   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.511ns logic, 1.261ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X77Y64.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.562ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.597ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y68.AQ      Tcklo                 0.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X75Y68.A1      net (fanout=1)        0.793   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X75Y68.A       Tilo                  0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X77Y65.C2      net (fanout=3)        0.843   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X77Y65.C       Tilo                  0.087   U_ila_pro_0/N15
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X77Y64.B5      net (fanout=1)        0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X77Y64.CLK     Tah         (-Th)     0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.620ns logic, 1.977ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X74Y68.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.590ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.590ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.DQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X65Y67.A2      net (fanout=2)        1.058   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X65Y67.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X72Y68.D1      net (fanout=10)       1.378   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X72Y68.D       Tilo                  0.094   icon_control0<13>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X74Y68.CLK     net (fanout=5)        0.495   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (0.659ns logic, 2.931ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.346ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.346ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y64.DQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCORE_ID<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X70Y64.A1      net (fanout=4)        0.918   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X70Y64.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X72Y68.D2      net (fanout=10)       1.274   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X72Y68.D       Tilo                  0.094   icon_control0<13>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X74Y68.CLK     net (fanout=5)        0.495   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (0.659ns logic, 2.687ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.237ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.237ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y64.CQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCORE_ID<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X70Y64.A2      net (fanout=4)        0.809   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X70Y64.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X72Y68.D2      net (fanout=10)       1.274   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X72Y68.D       Tilo                  0.094   icon_control0<13>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X74Y68.CLK     net (fanout=5)        0.495   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (0.659ns logic, 2.578ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3262 paths analyzed, 515 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.899ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X71Y64.B6), 118 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.864ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADOU7 Trcko_DOWA            2.180   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X91Y52.A1      net (fanout=1)        1.067   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<34>
    SLICE_X91Y52.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
    SLICE_X73Y39.D4      net (fanout=1)        1.460   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
    SLICE_X73Y39.CMUX    Topdc                 0.389   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_14
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7
    SLICE_X71Y64.A5      net (fanout=1)        1.418   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7
    SLICE_X71Y64.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X71Y64.B6      net (fanout=1)        0.135   icon_control0<3>
    SLICE_X71Y64.CLK     Tas                   0.027   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.864ns (2.784ns logic, 4.080ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.618ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y7.DOADOL3  Trcko_DOWA            2.180   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    SLICE_X90Y38.A2      net (fanout=1)        1.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<57>
    SLICE_X90Y38.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124
    SLICE_X73Y39.C1      net (fanout=1)        1.268   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_124
    SLICE_X73Y39.CMUX    Tilo                  0.392   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_14
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7
    SLICE_X71Y64.A5      net (fanout=1)        1.418   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7
    SLICE_X71Y64.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X71Y64.B6      net (fanout=1)        0.135   icon_control0<3>
    SLICE_X71Y64.CLK     Tas                   0.027   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.618ns (2.787ns logic, 3.831ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.612ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADOL7 Trcko_DOWA            2.180   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X91Y52.A2      net (fanout=1)        0.815   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<33>
    SLICE_X91Y52.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
    SLICE_X73Y39.D4      net (fanout=1)        1.460   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
    SLICE_X73Y39.CMUX    Topdc                 0.389   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_14
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7
    SLICE_X71Y64.A5      net (fanout=1)        1.418   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7
    SLICE_X71Y64.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X71Y64.B6      net (fanout=1)        0.135   icon_control0<3>
    SLICE_X71Y64.CLK     Tas                   0.027   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.612ns (2.784ns logic, 3.828ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAMB36_X3Y7.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      5.166ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y67.DQ        Tcko                  0.471   U_icon_pro/U0/U_ICON/iSYNC
                                                         U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X65Y67.A2        net (fanout=2)        1.058   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X65Y67.A         Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X71Y62.B4        net (fanout=10)       0.909   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X71Y62.B         Tilo                  0.094   icon_control0<6>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y7.ENARDENL   net (fanout=14)       2.126   icon_control0<6>
    RAMB36_X3Y7.CLKARDCLKL Trcck_ENA             0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                         U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    ---------------------------------------------------  ---------------------------
    Total                                        5.166ns (1.073ns logic, 4.093ns route)
                                                         (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      4.914ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y64.DQ        Tcko                  0.471   U_icon_pro/U0/U_ICON/iCORE_ID<0>
                                                         U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X70Y64.A1        net (fanout=4)        0.918   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X70Y64.A         Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                         U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X71Y62.B2        net (fanout=10)       0.797   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X71Y62.B         Tilo                  0.094   icon_control0<6>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y7.ENARDENL   net (fanout=14)       2.126   icon_control0<6>
    RAMB36_X3Y7.CLKARDCLKL Trcck_ENA             0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                         U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    ---------------------------------------------------  ---------------------------
    Total                                        4.914ns (1.073ns logic, 3.841ns route)
                                                         (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y64.CQ        Tcko                  0.471   U_icon_pro/U0/U_ICON/iCORE_ID<0>
                                                         U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X70Y64.A2        net (fanout=4)        0.809   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X70Y64.A         Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                         U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X71Y62.B2        net (fanout=10)       0.797   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X71Y62.B         Tilo                  0.094   icon_control0<6>
                                                         U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y7.ENARDENL   net (fanout=14)       2.126   icon_control0<6>
    RAMB36_X3Y7.CLKARDCLKL Trcck_ENA             0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                         U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    ---------------------------------------------------  ---------------------------
    Total                                        4.805ns (1.073ns logic, 3.732ns route)
                                                         (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (SLICE_X76Y64.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.135ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.DQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X65Y67.A2      net (fanout=2)        1.058   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X65Y67.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X75Y64.D1      net (fanout=10)       1.390   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X75Y64.D       Tilo                  0.094   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X75Y65.C1      net (fanout=2)        0.905   icon_control0<4>
    SLICE_X75Y65.C       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X76Y64.SR      net (fanout=3)        0.482   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X76Y64.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.135ns (1.300ns logic, 3.835ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.801ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y65.CQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X71Y62.A1      net (fanout=4)        1.018   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X71Y62.A       Tilo                  0.094   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X75Y64.D3      net (fanout=9)        1.096   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X75Y64.D       Tilo                  0.094   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X75Y65.C1      net (fanout=2)        0.905   icon_control0<4>
    SLICE_X75Y65.C       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X76Y64.SR      net (fanout=3)        0.482   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X76Y64.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.801ns (1.300ns logic, 3.501ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.688ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y65.DQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X71Y62.A2      net (fanout=3)        0.905   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X71Y62.A       Tilo                  0.094   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X75Y64.D3      net (fanout=9)        1.096   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X75Y64.D       Tilo                  0.094   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X75Y65.C1      net (fanout=2)        0.905   icon_control0<4>
    SLICE_X75Y65.C       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X76Y64.SR      net (fanout=3)        0.482   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X76Y64.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.688ns (1.300ns logic, 3.388ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X75Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y67.BQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X75Y67.AX      net (fanout=1)        0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X75Y67.CLK     Tckdi       (-Th)     0.229   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.185ns logic, 0.148ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (SLICE_X83Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.AQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X83Y57.BX      net (fanout=2)        0.289   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X83Y57.CLK     Tckdi       (-Th)     0.231   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.183ns logic, 0.289ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (SLICE_X81Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y62.AQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X81Y62.BX      net (fanout=2)        0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X81Y62.CLK     Tckdi       (-Th)     0.231   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.183ns logic, 0.292ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Location pin: RAMB36_X3Y7.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Location pin: RAMB36_X3Y7.REGCLKARDRCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.846ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X70Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X48Y68.A4      net (fanout=3)        0.676   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X48Y68.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X70Y64.CE      net (fanout=3)        1.341   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X70Y64.CLK     Tceck                 0.229   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.794ns logic, 2.017ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X70Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X48Y68.A4      net (fanout=3)        0.676   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X48Y68.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X70Y64.CE      net (fanout=3)        1.341   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X70Y64.CLK     Tceck                 0.229   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.794ns logic, 2.017ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X70Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X48Y68.A4      net (fanout=3)        0.676   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X48Y68.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X70Y64.CE      net (fanout=3)        1.341   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X70Y64.CLK     Tceck                 0.229   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.794ns logic, 2.017ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X56Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.884ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.AQ      Tcko                  0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y68.A4      net (fanout=3)        0.602   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X49Y68.A       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X56Y67.SR      net (fanout=3)        0.558   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X56Y67.CLK     Tcksr       (-Th)    -0.204   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (0.724ns logic, 1.160ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X56Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.048ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.AQ      Tcko                  0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y68.A4      net (fanout=3)        0.602   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X49Y68.A       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X56Y68.SR      net (fanout=3)        0.726   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X56Y68.CLK     Tcksr       (-Th)    -0.200   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.048ns (0.720ns logic, 1.328ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X56Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.AQ      Tcko                  0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y68.A4      net (fanout=3)        0.602   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X49Y68.A       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X56Y68.SR      net (fanout=3)        0.726   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X56Y68.CLK     Tcksr       (-Th)    -0.203   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (0.723ns logic, 1.328ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.901ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X48Y71.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X48Y71.A4      net (fanout=3)        0.388   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X48Y71.CLK     Tas                   0.007   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.478ns logic, 0.388ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X48Y71.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.571ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.AQ      Tcko                  0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X48Y71.A4      net (fanout=3)        0.357   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X48Y71.CLK     Tah         (-Th)     0.219   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.571ns (0.214ns logic, 0.357ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 167 paths analyzed, 75 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X56Y52.CIN), 64 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.815ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      3.780ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y36.COUT    Twosco                2.120   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y37.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y37.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y38.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y38.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y39.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y39.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y40.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y40.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y41.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y41.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y42.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y42.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y43.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y43.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y44.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y44.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y45.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y45.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y46.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y46.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y47.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y47.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y48.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y48.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y49.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y49.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y50.CIN     net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y50.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y51.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y51.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y52.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y52.CLK     Tcinck                0.090   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (3.770ns logic, 0.010ns route)
                                                       (99.7% logic, 0.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.806ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      3.771ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y36.COUT    Twosco                2.111   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y37.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y37.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y38.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y38.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y39.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y39.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y40.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y40.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y41.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y41.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y42.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y42.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y43.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y43.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y44.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y44.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y45.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y45.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y46.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y46.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y47.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y47.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y48.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y48.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y49.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y49.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y50.CIN     net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y50.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y51.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y51.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y52.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y52.CLK     Tcinck                0.090   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (3.761ns logic, 0.010ns route)
                                                       (99.7% logic, 0.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.725ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      3.690ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y36.COUT    Twosco                2.030   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y37.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y37.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y38.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y38.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y39.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y39.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y40.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y40.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y41.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y41.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y42.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y42.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y43.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y43.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y44.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y44.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y45.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y45.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y46.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y46.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y47.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y47.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y48.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y48.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y49.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y49.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y50.CIN     net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y50.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y51.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y51.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y52.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y52.CLK     Tcinck                0.090   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (3.680ns logic, 0.010ns route)
                                                       (99.7% logic, 0.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (SLICE_X84Y62.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.524ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Data Path Delay:      3.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y67.AMUX    Treg                  1.983   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X84Y62.SR      net (fanout=3)        0.959   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X84Y62.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (2.530ns logic, 0.959ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.523ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Data Path Delay:      3.488ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y67.AMUX    Treg                  1.982   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X84Y62.SR      net (fanout=3)        0.959   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X84Y62.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (2.529ns logic, 0.959ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (SLICE_X84Y62.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.522ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (FF)
  Data Path Delay:      3.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y67.AMUX    Treg                  1.983   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X84Y62.SR      net (fanout=3)        0.959   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X84Y62.CLK     Tsrck                 0.545   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.487ns (2.528ns logic, 0.959ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.521ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (FF)
  Data Path Delay:      3.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y67.AMUX    Treg                  1.982   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X84Y62.SR      net (fanout=3)        0.959   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X84Y62.CLK     Tsrck                 0.545   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (2.527ns logic, 0.959ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X81Y68.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.422ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y67.AQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X81Y68.AX      net (fanout=1)        0.272   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X81Y68.CLK     Tckdi       (-Th)     0.229   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.185ns logic, 0.272ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X74Y65.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.452ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y65.DQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X74Y65.CX      net (fanout=1)        0.291   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X74Y65.CLK     Tckdi       (-Th)     0.218   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.196ns logic, 0.291ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X82Y58.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.485ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (FF)
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.CQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X82Y58.C6      net (fanout=2)        0.282   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X82Y58.CLK     Tah         (-Th)     0.195   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.238ns logic, 0.282ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 433 paths analyzed, 416 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X77Y64.B4), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.032ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.997ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk_BUFG rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y63.CQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X82Y63.A1      net (fanout=1)        0.887   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X82Y63.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X83Y62.B2      net (fanout=1)        0.739   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X83Y62.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X77Y64.B4      net (fanout=1)        0.706   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X77Y64.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (0.665ns logic, 2.332ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.776ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.741ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk_BUFG rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y63.DQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X82Y63.A2      net (fanout=1)        0.631   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X82Y63.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X83Y62.B2      net (fanout=1)        0.739   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X83Y62.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X77Y64.B4      net (fanout=1)        0.706   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X77Y64.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (0.665ns logic, 2.076ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.757ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.722ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk_BUFG rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y63.BQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X82Y63.A3      net (fanout=1)        0.612   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X82Y63.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X83Y62.B2      net (fanout=1)        0.739   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X83Y62.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X77Y64.B4      net (fanout=1)        0.706   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X77Y64.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.665ns logic, 2.057ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X77Y64.B5), 9 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.630ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.595ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk_BUFG rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y65.DQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X78Y66.B2      net (fanout=2)        0.773   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X78Y66.AMUX    Topba                 0.371   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X77Y65.C4      net (fanout=1)        0.509   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X77Y65.C       Tilo                  0.094   U_ila_pro_0/N15
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X77Y64.B5      net (fanout=1)        0.371   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X77Y64.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.595ns (0.942ns logic, 1.653ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.412ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.377ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk_BUFG rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y68.AQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X78Y66.A5      net (fanout=2)        0.552   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X78Y66.AMUX    Tilo                  0.374   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X77Y65.C4      net (fanout=1)        0.509   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X77Y65.C       Tilo                  0.094   U_ila_pro_0/N15
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X77Y64.B5      net (fanout=1)        0.371   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X77Y64.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.377ns (0.945ns logic, 1.432ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.393ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.358ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk_BUFG rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y64.AQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X78Y66.B4      net (fanout=2)        0.536   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X78Y66.AMUX    Topba                 0.371   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X77Y65.C4      net (fanout=1)        0.509   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X77Y65.C       Tilo                  0.094   U_ila_pro_0/N15
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X77Y64.B5      net (fanout=1)        0.371   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X77Y64.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.358ns (0.942ns logic, 1.416ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X76Y86.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.215ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.215ns (Levels of Logic = 0)
  Source Clock:         s1/i8284/clk_BUFG rising

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y76.DQ      Tcko                  0.471   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X76Y86.A4      net (fanout=17)       1.744   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      2.215ns (0.471ns logic, 1.744ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3895 paths, 0 nets, and 1249 connections

Design statistics:
   Minimum period:   6.899ns{1}   (Maximum frequency: 144.949MHz)
   Maximum path delay from/to any node:   2.846ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov  9 18:01:36 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 693 MB



