

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Thu Oct 05 05:32:42 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4620 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     
    48                           ; #config settings
    49                           
    50                           	psect	cinit
    51   001002                     __pcinit:
    52                           	callstack 0
    53   001002                     start_initialization:
    54                           	callstack 0
    55   001002                     __initialization:
    56                           	callstack 0
    57   001002                     end_of_initialization:
    58                           	callstack 0
    59   001002                     __end_of__initialization:
    60                           	callstack 0
    61   001002  0100               	movlb	0
    62   001004  EF04  F008         	goto	_main	;jump to C main() function
    63                           
    64                           	psect	cstackCOMRAM
    65   000000                     __pcstackCOMRAM:
    66                           	callstack 0
    67   000000                     
    68                           ; 2 bytes @ 0x0
    69 ;;
    70 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    71 ;;
    72 ;; *************** function _main *****************
    73 ;; Defined at:
    74 ;;		line 11 in file "appplication.c"
    75 ;; Parameters:    Size  Location     Type
    76 ;;		None
    77 ;; Auto vars:     Size  Location     Type
    78 ;;		None
    79 ;; Return value:  Size  Location     Type
    80 ;;                  2    4[None  ] int 
    81 ;; Registers used:
    82 ;;		None
    83 ;; Tracked objects:
    84 ;;		On entry : 0/0
    85 ;;		On exit  : 0/0
    86 ;;		Unchanged: 0/0
    87 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    88 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    89 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    90 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    91 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    92 ;;Total ram usage:        0 bytes
    93 ;; This function calls:
    94 ;;		Nothing
    95 ;; This function is called by:
    96 ;;		Startup code after reset
    97 ;; This function uses a non-reentrant model
    98 ;;
    99                           
   100                           	psect	text0
   101   001008                     __ptext0:
   102                           	callstack 0
   103   001008                     _main:
   104                           	callstack 31
   105   001008  EF01  F000         	goto	start
   106   00100C                     __end_of_main:
   107                           	callstack 0
   108                           
   109                           	psect	smallconst
   110   001000                     __psmallconst:
   111                           	callstack 0
   112   001000  00                 	db	0
   113   001001  00                 	db	0	; dummy byte at the end
   114   000000                     
   115                           	psect	rparam
   116   000000                     
   117                           	psect	config
   118                           
   119                           ; Padding undefined space
   120   300000                     	org	3145728
   121   300000  FF                 	db	255
   122                           
   123                           ;Config register CONFIG1H @ 0x300001
   124                           ;	Oscillator Selection bits
   125                           ;	OSC = HS, HS oscillator
   126                           ;	Fail-Safe Clock Monitor Enable bit
   127                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   128                           ;	Internal/External Oscillator Switchover bit
   129                           ;	IESO = OFF, Oscillator Switchover mode disabled
   130   300001                     	org	3145729
   131   300001  02                 	db	2
   132                           
   133                           ;Config register CONFIG2L @ 0x300002
   134                           ;	Power-up Timer Enable bit
   135                           ;	PWRT = OFF, PWRT disabled
   136                           ;	Brown-out Reset Enable bits
   137                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   138                           ;	Brown Out Reset Voltage bits
   139                           ;	BORV = 1, 
   140   300002                     	org	3145730
   141   300002  09                 	db	9
   142                           
   143                           ;Config register CONFIG2H @ 0x300003
   144                           ;	Watchdog Timer Enable bit
   145                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   146                           ;	Watchdog Timer Postscale Select bits
   147                           ;	WDTPS = 32768, 1:32768
   148   300003                     	org	3145731
   149   300003  1E                 	db	30
   150                           
   151                           ; Padding undefined space
   152   300004                     	org	3145732
   153   300004  FF                 	db	255
   154                           
   155                           ;Config register CONFIG3H @ 0x300005
   156                           ;	CCP2 MUX bit
   157                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   158                           ;	PORTB A/D Enable bit
   159                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   160                           ;	Low-Power Timer1 Oscillator Enable bit
   161                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   162                           ;	MCLR Pin Enable bit
   163                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   164   300005                     	org	3145733
   165   300005  81                 	db	129
   166                           
   167                           ;Config register CONFIG4L @ 0x300006
   168                           ;	Stack Full/Underflow Reset Enable bit
   169                           ;	STVREN = ON, Stack full/underflow will cause Reset
   170                           ;	Single-Supply ICSP Enable bit
   171                           ;	LVP = OFF, Single-Supply ICSP disabled
   172                           ;	Extended Instruction Set Enable bit
   173                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   174                           ;	Background Debugger Enable bit
   175                           ;	DEBUG = 0x1, unprogrammed default
   176   300006                     	org	3145734
   177   300006  81                 	db	129
   178                           
   179                           ; Padding undefined space
   180   300007                     	org	3145735
   181   300007  FF                 	db	255
   182                           
   183                           ;Config register CONFIG5L @ 0x300008
   184                           ;	Code Protection bit
   185                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   186                           ;	Code Protection bit
   187                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   188                           ;	Code Protection bit
   189                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   190                           ;	Code Protection bit
   191                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   192   300008                     	org	3145736
   193   300008  0F                 	db	15
   194                           
   195                           ;Config register CONFIG5H @ 0x300009
   196                           ;	Boot Block Code Protection bit
   197                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   198                           ;	Data EEPROM Code Protection bit
   199                           ;	CPD = OFF, Data EEPROM not code-protected
   200   300009                     	org	3145737
   201   300009  C0                 	db	192
   202                           
   203                           ;Config register CONFIG6L @ 0x30000A
   204                           ;	Write Protection bit
   205                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   206                           ;	Write Protection bit
   207                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   208                           ;	Write Protection bit
   209                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   210                           ;	Write Protection bit
   211                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   212   30000A                     	org	3145738
   213   30000A  0F                 	db	15
   214                           
   215                           ;Config register CONFIG6H @ 0x30000B
   216                           ;	Configuration Register Write Protection bit
   217                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   218                           ;	Boot Block Write Protection bit
   219                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   220                           ;	Data EEPROM Write Protection bit
   221                           ;	WRTD = OFF, Data EEPROM not write-protected
   222   30000B                     	org	3145739
   223   30000B  E0                 	db	224
   224                           
   225                           ;Config register CONFIG7L @ 0x30000C
   226                           ;	Table Read Protection bit
   227                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   228                           ;	Table Read Protection bit
   229                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   230                           ;	Table Read Protection bit
   231                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   232                           ;	Table Read Protection bit
   233                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   234   30000C                     	org	3145740
   235   30000C  0F                 	db	15
   236                           
   237                           ;Config register CONFIG7H @ 0x30000D
   238                           ;	Boot Block Table Read Protection bit
   239                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   240   30000D                     	org	3145741
   241   30000D  40                 	db	64
   242                           tosu	equ	0xFFF
   243                           tosh	equ	0xFFE
   244                           tosl	equ	0xFFD
   245                           stkptr	equ	0xFFC
   246                           pclatu	equ	0xFFB
   247                           pclath	equ	0xFFA
   248                           pcl	equ	0xFF9
   249                           tblptru	equ	0xFF8
   250                           tblptrh	equ	0xFF7
   251                           tblptrl	equ	0xFF6
   252                           tablat	equ	0xFF5
   253                           prodh	equ	0xFF4
   254                           prodl	equ	0xFF3
   255                           indf0	equ	0xFEF
   256                           postinc0	equ	0xFEE
   257                           postdec0	equ	0xFED
   258                           preinc0	equ	0xFEC
   259                           plusw0	equ	0xFEB
   260                           fsr0h	equ	0xFEA
   261                           fsr0l	equ	0xFE9
   262                           wreg	equ	0xFE8
   263                           indf1	equ	0xFE7
   264                           postinc1	equ	0xFE6
   265                           postdec1	equ	0xFE5
   266                           preinc1	equ	0xFE4
   267                           plusw1	equ	0xFE3
   268                           fsr1h	equ	0xFE2
   269                           fsr1l	equ	0xFE1
   270                           bsr	equ	0xFE0
   271                           indf2	equ	0xFDF
   272                           postinc2	equ	0xFDE
   273                           postdec2	equ	0xFDD
   274                           preinc2	equ	0xFDC
   275                           plusw2	equ	0xFDB
   276                           fsr2h	equ	0xFDA
   277                           fsr2l	equ	0xFD9
   278                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          239      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
BITBANK0            80      0       0       3        0.0%
BANK0               80      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBANK2           100      0       0       7        0.0%
BANK2              100      0       0       8        0.0%
BITBANK3           100      0       0       9        0.0%
BANK3              100      0       0      10        0.0%
BITBANK4           100      0       0      11        0.0%
BANK4              100      0       0      12        0.0%
BITBANK5           100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
BITBANK6           100      0       0      15        0.0%
BANK6              100      0       0      16        0.0%
BITBANK7           100      0       0      17        0.0%
BANK7              100      0       0      18        0.0%
BITBANK8           100      0       0      19        0.0%
BANK8              100      0       0      20        0.0%
BITBANK9           100      0       0      21        0.0%
BANK9              100      0       0      22        0.0%
BITBANK10          100      0       0      23        0.0%
BANK10             100      0       0      24        0.0%
BITBANK11          100      0       0      25        0.0%
BANK11             100      0       0      26        0.0%
BITBANK12          100      0       0      27        0.0%
BANK12             100      0       0      28        0.0%
BITBANK13          100      0       0      29        0.0%
BANK13             100      0       0      30        0.0%
BITBANK14           EF      0       0      31        0.0%
BANK14              EF      0       0      32        0.0%
BITBANK15           80      0       0      33        0.0%
BANK15              80      0       0      34        0.0%
BITBIGSFR_5          C      0       0      35        0.0%
BITBIGSFR_4          3      0       0      36        0.0%
BITBIGSFR_3          3      0       0      37        0.0%
BITBIGSFR_2          6      0       0      38        0.0%
BITBIGSFR_1         37      0       0      39        0.0%
BITBIGSFR           1C      0       0      40        0.0%
ABS                  0      0       0      41        0.0%
BIGRAM_1            80      0       0      42        0.0%
BIGRAM             EEE      0       0      43        0.0%
DATA                 0      0       0      44        0.0%
BIGSFR_5             0      0       0     200        0.0%
BIGSFR_4             0      0       0     200        0.0%
BIGSFR_3             0      0       0     200        0.0%
BIGSFR_2             0      0       0     200        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Thu Oct 05 05:32:42 2023

                      l5 1008                      l681 1008                     _main 1008  
                   start 0002             ___param_bank 0000                    ?_main 0000  
        __initialization 1002             __end_of_main 100C                   ??_main 0000  
          __activetblptr 0000                   isa$std 0001             __mediumconst 0000  
             __accesstop 0080  __end_of__initialization 1002            ___rparam_used 0001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 1000                  __pcinit 1002                  __ramtop 1000  
                __ptext0 1008     end_of_initialization 1002      start_initialization 1002  
            __smallconst 1000                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
