<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.4"/>
<title>OpenWSN Firmware: SSP Private Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___s_s_p___private___macros.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SSP Private Macros<div class="ingroups"><a class="el" href="group___s_s_p.html">SSP</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga691ba9dbc6a0722a81ed4734c7f7ac8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(n)&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)((n-1)&amp;0xF))</td></tr>
<tr class="separator:ga691ba9dbc6a0722a81ed4734c7f7ac8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0f58a8f4b87af0f18e84b981c31a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga4f0f58a8f4b87af0f18e84b981c31a74">SSP_CR0_FRF_SPI</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0&lt;&lt;4))</td></tr>
<tr class="separator:ga4f0f58a8f4b87af0f18e84b981c31a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c718a1a75a1e5e06417b9f8267ee27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga54c718a1a75a1e5e06417b9f8267ee27">SSP_CR0_FRF_TI</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;4))</td></tr>
<tr class="separator:ga54c718a1a75a1e5e06417b9f8267ee27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca858fcf0f529a38e1e1bf0a69d4486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga7ca858fcf0f529a38e1e1bf0a69d4486">SSP_CR0_FRF_MICROWIRE</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(2&lt;&lt;4))</td></tr>
<tr class="separator:ga7ca858fcf0f529a38e1e1bf0a69d4486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d7ad75edb14d318d710f964384f466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga36d7ad75edb14d318d710f964384f466">SSP_CR0_CPOL_HI</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;6))</td></tr>
<tr class="separator:ga36d7ad75edb14d318d710f964384f466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4150d0b2513ff70568be15c2170c9ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gae4150d0b2513ff70568be15c2170c9ea">SSP_CR0_CPHA_SECOND</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;7))</td></tr>
<tr class="separator:gae4150d0b2513ff70568be15c2170c9ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f56047b6024ff848675f9463f1b989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga10f56047b6024ff848675f9463f1b989">SSP_CR0_SCR</a>(n)&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)((n&amp;0xFF)&lt;&lt;8))</td></tr>
<tr class="separator:ga10f56047b6024ff848675f9463f1b989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90be93bebdbdfee011d90ea6e054260a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga90be93bebdbdfee011d90ea6e054260a">SSP_CR0_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0xFFFF))</td></tr>
<tr class="separator:ga90be93bebdbdfee011d90ea6e054260a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e5bef37b94df5ad96bf270aa802dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gac0e5bef37b94df5ad96bf270aa802dcd">SSP_CR1_LBM_EN</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;0))</td></tr>
<tr class="separator:gac0e5bef37b94df5ad96bf270aa802dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad500ed8cec6c1734a12a7f55ff6ec26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaad500ed8cec6c1734a12a7f55ff6ec26">SSP_CR1_SSP_EN</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;1))</td></tr>
<tr class="separator:gaad500ed8cec6c1734a12a7f55ff6ec26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483d570ffc25bc917c99b3e8ece75649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga483d570ffc25bc917c99b3e8ece75649">SSP_CR1_SLAVE_EN</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;2))</td></tr>
<tr class="separator:ga483d570ffc25bc917c99b3e8ece75649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cd75ca0bf07a236b992cca4769b4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaf8cd75ca0bf07a236b992cca4769b4dc">SSP_CR1_SO_DISABLE</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;3))</td></tr>
<tr class="separator:gaf8cd75ca0bf07a236b992cca4769b4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90a9c1c97a5c4e19e048e9686a4d8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gad90a9c1c97a5c4e19e048e9686a4d8fa">SSP_CR1_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0x0F))</td></tr>
<tr class="separator:gad90a9c1c97a5c4e19e048e9686a4d8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7cab2d530cc7dbaa9e9d3e9dc61b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaca7cab2d530cc7dbaa9e9d3e9dc61b53">SSP_DR_BITMASK</a>(n)&#160;&#160;&#160;((n)&amp;0xFFFF)</td></tr>
<tr class="separator:gaca7cab2d530cc7dbaa9e9d3e9dc61b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa56cadbf2604cf3d9706f3583be99f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaa56cadbf2604cf3d9706f3583be99f63">SSP_SR_TFE</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;0))</td></tr>
<tr class="separator:gaa56cadbf2604cf3d9706f3583be99f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde0199183f2a747cd039c66d40cf534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gabde0199183f2a747cd039c66d40cf534">SSP_SR_TNF</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;1))</td></tr>
<tr class="separator:gabde0199183f2a747cd039c66d40cf534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67740be98d73a50bf341ca3e2c25da6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga67740be98d73a50bf341ca3e2c25da6e">SSP_SR_RNE</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;2))</td></tr>
<tr class="separator:ga67740be98d73a50bf341ca3e2c25da6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3442f8b9ec2dbb3be63f154cc58940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gacb3442f8b9ec2dbb3be63f154cc58940">SSP_SR_RFF</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;3))</td></tr>
<tr class="separator:gacb3442f8b9ec2dbb3be63f154cc58940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57c889d98458cfbde35f0ab63b499c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gac57c889d98458cfbde35f0ab63b499c2">SSP_SR_BSY</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;4))</td></tr>
<tr class="separator:gac57c889d98458cfbde35f0ab63b499c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe66130dd87296b6e16cd9fbcf7daf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga0fe66130dd87296b6e16cd9fbcf7daf1">SSP_SR_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0x1F))</td></tr>
<tr class="separator:ga0fe66130dd87296b6e16cd9fbcf7daf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12dda8829af64148222e9c139b0b4190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga12dda8829af64148222e9c139b0b4190">SSP_CPSR_CPDVSR</a>(n)&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(n&amp;0xFF))</td></tr>
<tr class="separator:ga12dda8829af64148222e9c139b0b4190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90cbeb91495d457ae2dd8bda909a2a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gad90cbeb91495d457ae2dd8bda909a2a9">SSP_CPSR_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0xFF))</td></tr>
<tr class="separator:gad90cbeb91495d457ae2dd8bda909a2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa004d331d2d6bf2fc123de80d6e18a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaa004d331d2d6bf2fc123de80d6e18a95">SSP_IMSC_ROR</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;0))</td></tr>
<tr class="separator:gaa004d331d2d6bf2fc123de80d6e18a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0396910287899ff6ab730425a8a332c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga0396910287899ff6ab730425a8a332c7">SSP_IMSC_RT</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;1))</td></tr>
<tr class="separator:ga0396910287899ff6ab730425a8a332c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4d1fa05f49655cc6e5548b11dfe092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga9f4d1fa05f49655cc6e5548b11dfe092">SSP_IMSC_RX</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;2))</td></tr>
<tr class="separator:ga9f4d1fa05f49655cc6e5548b11dfe092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1c817c6d276a0fd17b0c4d21668818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga0e1c817c6d276a0fd17b0c4d21668818">SSP_IMSC_TX</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;3))</td></tr>
<tr class="separator:ga0e1c817c6d276a0fd17b0c4d21668818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf58d4122c6641ca6d1e6d18c5ef7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaaaf58d4122c6641ca6d1e6d18c5ef7be">SSP_IMSC_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0x0F))</td></tr>
<tr class="separator:gaaaf58d4122c6641ca6d1e6d18c5ef7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0556e3aaa7aefef2c8ed76e1efbf277c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga0556e3aaa7aefef2c8ed76e1efbf277c">SSP_RIS_ROR</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;0))</td></tr>
<tr class="separator:ga0556e3aaa7aefef2c8ed76e1efbf277c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ca75688f2b02dc4df0c1812d246baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaf3ca75688f2b02dc4df0c1812d246baf">SSP_RIS_RT</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;1))</td></tr>
<tr class="separator:gaf3ca75688f2b02dc4df0c1812d246baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5b9b44272a78e2dcfa4f11b560a1ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gad5b9b44272a78e2dcfa4f11b560a1ac5">SSP_RIS_RX</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;2))</td></tr>
<tr class="separator:gad5b9b44272a78e2dcfa4f11b560a1ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2019e37460395bc0ee5fe12cd6e2226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaf2019e37460395bc0ee5fe12cd6e2226">SSP_RIS_TX</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;3))</td></tr>
<tr class="separator:gaf2019e37460395bc0ee5fe12cd6e2226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0114701def5c9b0e291cdf29fab22d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaaf0114701def5c9b0e291cdf29fab22d">SSP_RIS_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0x0F))</td></tr>
<tr class="separator:gaaf0114701def5c9b0e291cdf29fab22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab078b780d3ab049afbc4bf1d548164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga5ab078b780d3ab049afbc4bf1d548164">SSP_MIS_ROR</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;0))</td></tr>
<tr class="separator:ga5ab078b780d3ab049afbc4bf1d548164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac656007811dd29f2448a6a534aee04a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gac656007811dd29f2448a6a534aee04a3">SSP_MIS_RT</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;1))</td></tr>
<tr class="separator:gac656007811dd29f2448a6a534aee04a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1efd94a8b66679f1793a3c5458a777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaae1efd94a8b66679f1793a3c5458a777">SSP_MIS_RX</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;2))</td></tr>
<tr class="separator:gaae1efd94a8b66679f1793a3c5458a777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1db3ebd72dfe222733297a3fb5ca37af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga1db3ebd72dfe222733297a3fb5ca37af">SSP_MIS_TX</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;3))</td></tr>
<tr class="separator:ga1db3ebd72dfe222733297a3fb5ca37af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9571d63a5315c056b7a54e2f4736c1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga9571d63a5315c056b7a54e2f4736c1d7">SSP_MIS_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0x0F))</td></tr>
<tr class="separator:ga9571d63a5315c056b7a54e2f4736c1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12339c82c252077d3c53bad546a68c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga12339c82c252077d3c53bad546a68c75">SSP_ICR_ROR</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;0))</td></tr>
<tr class="separator:ga12339c82c252077d3c53bad546a68c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6917b6687bd6c914134afe3d86b10fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga6917b6687bd6c914134afe3d86b10fb0">SSP_ICR_RT</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;1))</td></tr>
<tr class="separator:ga6917b6687bd6c914134afe3d86b10fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ce108586bfd5b77c849aa9969c8973c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga5ce108586bfd5b77c849aa9969c8973c">SSP_ICR_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0x03))</td></tr>
<tr class="separator:ga5ce108586bfd5b77c849aa9969c8973c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0508ccc6f92325452fb24fa4d7a4c202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga0508ccc6f92325452fb24fa4d7a4c202">SSP_DMA_RXDMA_EN</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;0))</td></tr>
<tr class="separator:ga0508ccc6f92325452fb24fa4d7a4c202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe065e1865ad37d436c5f000f9653ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaafe065e1865ad37d436c5f000f9653ab">SSP_DMA_TXDMA_EN</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;1))</td></tr>
<tr class="separator:gaafe065e1865ad37d436c5f000f9653ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba88e5e9bd61c60806ce262fcc8838a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga7ba88e5e9bd61c60806ce262fcc8838a">SSP_DMA_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0x03))</td></tr>
<tr class="separator:ga7ba88e5e9bd61c60806ce262fcc8838a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga432c9213e5328a9ebefa11f6bc161ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga432c9213e5328a9ebefa11f6bc161ca3">PARAM_SSPx</a>(n)</td></tr>
<tr class="separator:ga432c9213e5328a9ebefa11f6bc161ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7930ba703ed262731feec2cc68a2b595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga7930ba703ed262731feec2cc68a2b595">PARAM_SSP_CPHA</a>(n)&#160;&#160;&#160;((n==<a class="el" href="group___s_s_p___public___macros.html#ga6333b5eaf9d5301431fc0399c0d417d5">SSP_CPHA_FIRST</a>) || (n==<a class="el" href="group___s_s_p___public___macros.html#ga04ad38295445819979f55503eed5c177">SSP_CPHA_SECOND</a>))</td></tr>
<tr class="separator:ga7930ba703ed262731feec2cc68a2b595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e93c95432b38bef8df82680eb91f11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gae8e93c95432b38bef8df82680eb91f11">PARAM_SSP_CPOL</a>(n)&#160;&#160;&#160;((n==<a class="el" href="group___s_s_p___public___macros.html#gaf64aec37a92ca6c14c23af6fc0052ccb">SSP_CPOL_HI</a>) || (n==<a class="el" href="group___s_s_p___public___macros.html#ga1e10eccdb2b293607764028aab1b98a9">SSP_CPOL_LO</a>))</td></tr>
<tr class="separator:gae8e93c95432b38bef8df82680eb91f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48648b1c2e39b0b23336a278af973cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaa48648b1c2e39b0b23336a278af973cf">PARAM_SSP_MODE</a>(n)&#160;&#160;&#160;((n==<a class="el" href="group___s_s_p___public___macros.html#gac6bc4b92810caa934b2d7116390098c6">SSP_SLAVE_MODE</a>) || (n==<a class="el" href="group___s_s_p___public___macros.html#ga3c9cbd4f4b8169253d26f4d40cdc414d">SSP_MASTER_MODE</a>))</td></tr>
<tr class="separator:gaa48648b1c2e39b0b23336a278af973cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e8b4305019ad0e61feb91045a98022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gac5e8b4305019ad0e61feb91045a98022">PARAM_SSP_DATABIT</a>(n)</td></tr>
<tr class="separator:gac5e8b4305019ad0e61feb91045a98022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8699cff5eabd7c0ee2adeb9a664a87df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga8699cff5eabd7c0ee2adeb9a664a87df">PARAM_SSP_FRAME</a>(n)</td></tr>
<tr class="separator:ga8699cff5eabd7c0ee2adeb9a664a87df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd35df4ab7870902e22527cd3154a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga4fd35df4ab7870902e22527cd3154a65">PARAM_SSP_STAT</a>(n)</td></tr>
<tr class="separator:ga4fd35df4ab7870902e22527cd3154a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb68b8215a45161f425780001e07e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga9bb68b8215a45161f425780001e07e7a">PARAM_SSP_INTCFG</a>(n)</td></tr>
<tr class="separator:ga9bb68b8215a45161f425780001e07e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0db59c15bcaf47f49b54f52098365c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gad0db59c15bcaf47f49b54f52098365c8">PARAM_SSP_INTSTAT</a>(n)</td></tr>
<tr class="separator:gad0db59c15bcaf47f49b54f52098365c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefeae7a57d23eb3f1fa9f36804fbcb06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaefeae7a57d23eb3f1fa9f36804fbcb06">PARAM_SSP_INTSTAT_RAW</a>(n)</td></tr>
<tr class="separator:gaefeae7a57d23eb3f1fa9f36804fbcb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f7034b2420cb7163a93f6a101a5e660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga2f7034b2420cb7163a93f6a101a5e660">PARAM_SSP_INTCLR</a>(n)&#160;&#160;&#160;((n==<a class="el" href="group___s_s_p___public___macros.html#gab79665cc09989a9730abb6b5452df1d7">SSP_INTCLR_ROR</a>) || (n==<a class="el" href="group___s_s_p___public___macros.html#ga36b024118d27e68540e8e403b897ed75">SSP_INTCLR_RT</a>))</td></tr>
<tr class="separator:ga2f7034b2420cb7163a93f6a101a5e660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871436ce24c4d561060ecc7a56a508a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga871436ce24c4d561060ecc7a56a508a5">PARAM_SSP_DMA</a>(n)&#160;&#160;&#160;((n==<a class="el" href="group___s_s_p___public___macros.html#ga442c2b693b567292aaa17bdba6789094">SSP_DMA_TX</a>) || (n==<a class="el" href="group___s_s_p___public___macros.html#gac294ff35d73ad16084bd157fec3bcfc6">SSP_DMA_RX</a>))</td></tr>
<tr class="separator:ga871436ce24c4d561060ecc7a56a508a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga7930ba703ed262731feec2cc68a2b595"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_CPHA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td>&#160;&#160;&#160;((n==<a class="el" href="group___s_s_p___public___macros.html#ga6333b5eaf9d5301431fc0399c0d417d5">SSP_CPHA_FIRST</a>) || (n==<a class="el" href="group___s_s_p___public___macros.html#ga04ad38295445819979f55503eed5c177">SSP_CPHA_SECOND</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro check clock phase control mode </p>

</div>
</div>
<a class="anchor" id="gae8e93c95432b38bef8df82680eb91f11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_CPOL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td>&#160;&#160;&#160;((n==<a class="el" href="group___s_s_p___public___macros.html#gaf64aec37a92ca6c14c23af6fc0052ccb">SSP_CPOL_HI</a>) || (n==<a class="el" href="group___s_s_p___public___macros.html#ga1e10eccdb2b293607764028aab1b98a9">SSP_CPOL_LO</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro check clock polarity mode </p>

</div>
</div>
<a class="anchor" id="gac5e8b4305019ad0e61feb91045a98022"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_DATABIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((n==<a class="code" href="group___s_s_p___public___macros.html#ga238b6583278a25eba784cc4084ecd87f">SSP_DATABIT_4</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#gaaab22a8bc9a3fdbf77451c0a71970f29">SSP_DATABIT_5</a>) \</div>
<div class="line">|| (n==<a class="code" href="group___s_s_p___public___macros.html#gaab15bd61146f368a6eae98cb47586aa9">SSP_DATABIT_6</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#ga8a5285b118c9dc1a7f2ce6c4caa3b962">SSP_DATABIT_16</a>) \</div>
<div class="line">|| (n==<a class="code" href="group___s_s_p___public___macros.html#ga22e347ea7a0a898ff97b6ca200aa5cd0">SSP_DATABIT_7</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#gad5351b3c8a625149e6ff44bf96c0c71b">SSP_DATABIT_8</a>) \</div>
<div class="line">|| (n==<a class="code" href="group___s_s_p___public___macros.html#ga63076fc45604c634c7935aa8310d9a4d">SSP_DATABIT_9</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#ga8e8220666e083d725cb5ca12863e3398">SSP_DATABIT_10</a>) \</div>
<div class="line">|| (n==<a class="code" href="group___s_s_p___public___macros.html#ga4c54d482586fe521fc51fe2f660d92db">SSP_DATABIT_11</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#ga60cef3d2aa9a028b4e648abca8a20ea6">SSP_DATABIT_12</a>) \</div>
<div class="line">|| (n==<a class="code" href="group___s_s_p___public___macros.html#ga6e7696139bcc6ffbea4c7633db5691bc">SSP_DATABIT_13</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#ga23092c43aa47e79b5c540e1c8bcfb43f">SSP_DATABIT_14</a>) \</div>
<div class="line">|| (n==<a class="code" href="group___s_s_p___public___macros.html#gafb96efb2ad42b6804003beb416bf513f">SSP_DATABIT_15</a>))</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga871436ce24c4d561060ecc7a56a508a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_DMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td>&#160;&#160;&#160;((n==<a class="el" href="group___s_s_p___public___macros.html#ga442c2b693b567292aaa17bdba6789094">SSP_DMA_TX</a>) || (n==<a class="el" href="group___s_s_p___public___macros.html#gac294ff35d73ad16084bd157fec3bcfc6">SSP_DMA_RX</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga8699cff5eabd7c0ee2adeb9a664a87df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_FRAME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((n==<a class="code" href="group___s_s_p___public___macros.html#gae60b1441f3ecdb03755304c320d89337">SSP_FRAME_SPI</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#gacc8028fc65d645b5c0ac06863bc8cd9c">SSP_FRAME_TI</a>)\</div>
<div class="line">|| (n==<a class="code" href="group___s_s_p___public___macros.html#gab908ae3d749411618396107e2e0c635e">SSP_FRAME_MICROWIRE</a>))</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga9bb68b8215a45161f425780001e07e7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_INTCFG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((n==<a class="code" href="group___s_s_p___public___macros.html#ga7db87dea06af8ba8368be4dcccfd97d3">SSP_INTCFG_ROR</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#ga4716c2b633cc0698f6e515ffb7abedbd">SSP_INTCFG_RT</a>) \</div>
<div class="line">|| (n==<a class="code" href="group___s_s_p___public___macros.html#ga20c9695e3dde083db7f54d6715c5573c">SSP_INTCFG_RX</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#ga12314c10c13b5663431e2f3d794d8e6d">SSP_INTCFG_TX</a>))</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga2f7034b2420cb7163a93f6a101a5e660"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_INTCLR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td>&#160;&#160;&#160;((n==<a class="el" href="group___s_s_p___public___macros.html#gab79665cc09989a9730abb6b5452df1d7">SSP_INTCLR_ROR</a>) || (n==<a class="el" href="group___s_s_p___public___macros.html#ga36b024118d27e68540e8e403b897ed75">SSP_INTCLR_RT</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gad0db59c15bcaf47f49b54f52098365c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_INTSTAT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((n==<a class="code" href="group___s_s_p___public___macros.html#ga849060f3ae22fc69e37410b1607c6d49">SSP_INTSTAT_ROR</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#gaec7fec10a4c64bd3391c91c832e040c5">SSP_INTSTAT_RT</a>) \</div>
<div class="line">|| (n==<a class="code" href="group___s_s_p___public___macros.html#gacf36c76c863756c8bfda4057637cc034">SSP_INTSTAT_RX</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#ga76c22817987e49834f2280f48c7b3c64">SSP_INTSTAT_TX</a>))</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaefeae7a57d23eb3f1fa9f36804fbcb06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_INTSTAT_RAW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((n==<a class="code" href="group___s_s_p___public___macros.html#gafee0d65700b9a2ef6e508755bfacb32e">SSP_INTSTAT_RAW_ROR</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#gaa7d981043c996b7721a7c729d0c065df">SSP_INTSTAT_RAW_RT</a>) \</div>
<div class="line">|| (n==<a class="code" href="group___s_s_p___public___macros.html#gaf52e1a3479fa4d119a298302ca1a3e9e">SSP_INTSTAT_RAW_RX</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#ga45e392f2778d7ad3ddc710006ce16c96">SSP_INTSTAT_RAW_TX</a>))</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaa48648b1c2e39b0b23336a278af973cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td>&#160;&#160;&#160;((n==<a class="el" href="group___s_s_p___public___macros.html#gac6bc4b92810caa934b2d7116390098c6">SSP_SLAVE_MODE</a>) || (n==<a class="el" href="group___s_s_p___public___macros.html#ga3c9cbd4f4b8169253d26f4d40cdc414d">SSP_MASTER_MODE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga4fd35df4ab7870902e22527cd3154a65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_STAT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((n==<a class="code" href="group___s_s_p___public___macros.html#gadb3e00bb8249856e4ace28ea931bb177">SSP_STAT_TXFIFO_EMPTY</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#ga9a88c97aaba7a01be0842d099cf7958c">SSP_STAT_TXFIFO_NOTFULL</a>) \</div>
<div class="line">|| (n==<a class="code" href="group___s_s_p___public___macros.html#ga3b0ac9bf74e9d93e0a60a225ada68504">SSP_STAT_RXFIFO_NOTEMPTY</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#ga12ae92a4672cd13f9e3c4b1330384d0e">SSP_STAT_RXFIFO_FULL</a>) \</div>
<div class="line">|| (n==<a class="code" href="group___s_s_p___public___macros.html#ga618e52f34a11a7e9414d18a2e56be63c">SSP_STAT_BUSY</a>))</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga432c9213e5328a9ebefa11f6bc161ca3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSPx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((((<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> *)n)==((<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> *)LPC_SSP0)) \</div>
<div class="line">|| (((<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> *)n)==((<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> *)LPC_SSP1)))</div>
</div><!-- fragment --><p>Macro to determine if it is valid SSP port number </p>

</div>
</div>
<a class="anchor" id="gad90cbeb91495d457ae2dd8bda909a2a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPSR_BITMASK&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0xFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP CPSR bit mask </p>

</div>
</div>
<a class="anchor" id="ga12dda8829af64148222e9c139b0b4190"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPSR_CPDVSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(n&amp;0xFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for CPSR registerSSP clock prescaler </p>

</div>
</div>
<a class="anchor" id="ga90be93bebdbdfee011d90ea6e054260a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_BITMASK&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0xFFFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP CR0 bit mask </p>

</div>
</div>
<a class="anchor" id="gae4150d0b2513ff70568be15c2170c9ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_CPHA_SECOND&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;7))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI clock out phase bit (used in SPI mode only), (1) = captures data on the second clock transition of the frame, (0) = first </p>

</div>
</div>
<a class="anchor" id="ga36d7ad75edb14d318d710f964384f466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_CPOL_HI&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI clock polarity bit (used in SPI mode only), (1) = maintains the bus clock high between frames, (0) = low </p>

</div>
</div>
<a class="anchor" id="ga691ba9dbc6a0722a81ed4734c7f7ac8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_DSS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)((n-1)&amp;0xF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for CR0 registerSSP data size select, must be 4 bits to 16 bits </p>

</div>
</div>
<a class="anchor" id="ga7ca858fcf0f529a38e1e1bf0a69d4486"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_FRF_MICROWIRE&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(2&lt;&lt;4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 0 National Micro-wire mode </p>

</div>
</div>
<a class="anchor" id="ga4f0f58a8f4b87af0f18e84b981c31a74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_FRF_SPI&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0&lt;&lt;4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 0 Motorola SPI mode </p>

</div>
</div>
<a class="anchor" id="ga54c718a1a75a1e5e06417b9f8267ee27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_FRF_TI&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 0 TI synchronous serial mode </p>

</div>
</div>
<a class="anchor" id="ga10f56047b6024ff848675f9463f1b989"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_SCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td>&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)((n&amp;0xFF)&lt;&lt;8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP serial clock rate value load macro, divider rate is PERIPH_CLK / (cpsr * (SCR + 1)) </p>

</div>
</div>
<a class="anchor" id="gad90a9c1c97a5c4e19e048e9686a4d8fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_BITMASK&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0x0F))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP CR1 bit mask </p>

</div>
</div>
<a class="anchor" id="gac0e5bef37b94df5ad96bf270aa802dcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_LBM_EN&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for CR1 registerSSP control 1 loopback mode enable bit </p>

</div>
</div>
<a class="anchor" id="ga483d570ffc25bc917c99b3e8ece75649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_SLAVE_EN&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 1 slave enable </p>

</div>
</div>
<a class="anchor" id="gaf8cd75ca0bf07a236b992cca4769b4dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_SO_DISABLE&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 1 slave out disable bit, disables transmit line in slave mode </p>

</div>
</div>
<a class="anchor" id="gaad500ed8cec6c1734a12a7f55ff6ec26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_SSP_EN&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 1 enable bit </p>

</div>
</div>
<a class="anchor" id="ga7ba88e5e9bd61c60806ce262fcc8838a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DMA_BITMASK&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0x03))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMACR bit mask </p>

</div>
</div>
<a class="anchor" id="ga0508ccc6f92325452fb24fa4d7a4c202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DMA_RXDMA_EN&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for DMACR registerSSP bit for enabling RX DMA </p>

</div>
</div>
<a class="anchor" id="gaafe065e1865ad37d436c5f000f9653ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DMA_TXDMA_EN&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP bit for enabling TX DMA </p>

</div>
</div>
<a class="anchor" id="gaca7cab2d530cc7dbaa9e9d3e9dc61b53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DR_BITMASK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n)</td><td></td>
          <td>&#160;&#160;&#160;((n)&amp;0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for DR registerSSP data bit mask </p>

</div>
</div>
<a class="anchor" id="ga5ce108586bfd5b77c849aa9969c8973c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_ICR_BITMASK&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0x03))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICR bit mask </p>

</div>
</div>
<a class="anchor" id="ga12339c82c252077d3c53bad546a68c75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_ICR_ROR&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro define for (ICR) Interrupt Clear registers Writing a 1 to this bit clears the "frame was received when
RxFIFO was full" interrupt </p>

</div>
</div>
<a class="anchor" id="ga6917b6687bd6c914134afe3d86b10fb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_ICR_RT&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writing a 1 to this bit clears the "Rx FIFO was not empty and
has not been read for a timeout period" interrupt </p>

</div>
</div>
<a class="anchor" id="gaaaf58d4122c6641ca6d1e6d18c5ef7be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_IMSC_BITMASK&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0x0F))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IMSC bit mask </p>

</div>
</div>
<a class="anchor" id="gaa004d331d2d6bf2fc123de80d6e18a95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_IMSC_ROR&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro define for (IMSC) Interrupt Mask Set/Clear registersReceive Overrun </p>

</div>
</div>
<a class="anchor" id="ga0396910287899ff6ab730425a8a332c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_IMSC_RT&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive TimeOut </p>

</div>
</div>
<a class="anchor" id="ga9f4d1fa05f49655cc6e5548b11dfe092"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_IMSC_RX&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO is at least half full </p>

</div>
</div>
<a class="anchor" id="ga0e1c817c6d276a0fd17b0c4d21668818"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_IMSC_TX&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO is at least half empty </p>

</div>
</div>
<a class="anchor" id="ga9571d63a5315c056b7a54e2f4736c1d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_MIS_BITMASK&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0x0F))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIS bit mask </p>

</div>
</div>
<a class="anchor" id="ga5ab078b780d3ab049afbc4bf1d548164"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_MIS_ROR&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro define for (MIS) Masked Interrupt Status registersReceive Overrun </p>

</div>
</div>
<a class="anchor" id="gac656007811dd29f2448a6a534aee04a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_MIS_RT&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive TimeOut </p>

</div>
</div>
<a class="anchor" id="gaae1efd94a8b66679f1793a3c5458a777"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_MIS_RX&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO is at least half full </p>

</div>
</div>
<a class="anchor" id="ga1db3ebd72dfe222733297a3fb5ca37af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_MIS_TX&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO is at least half empty </p>

</div>
</div>
<a class="anchor" id="gaaf0114701def5c9b0e291cdf29fab22d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_RIS_BITMASK&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0x0F))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RIS bit mask </p>

</div>
</div>
<a class="anchor" id="ga0556e3aaa7aefef2c8ed76e1efbf277c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_RIS_ROR&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro define for (RIS) Raw Interrupt Status registersReceive Overrun </p>

</div>
</div>
<a class="anchor" id="gaf3ca75688f2b02dc4df0c1812d246baf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_RIS_RT&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive TimeOut </p>

</div>
</div>
<a class="anchor" id="gad5b9b44272a78e2dcfa4f11b560a1ac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_RIS_RX&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO is at least half full </p>

</div>
</div>
<a class="anchor" id="gaf2019e37460395bc0ee5fe12cd6e2226"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_RIS_TX&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO is at least half empty </p>

</div>
</div>
<a class="anchor" id="ga0fe66130dd87296b6e16cd9fbcf7daf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SR_BITMASK&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(0x1F))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP SR bit mask </p>

</div>
</div>
<a class="anchor" id="gac57c889d98458cfbde35f0ab63b499c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SR_BSY&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP status SSP Busy bit </p>

</div>
</div>
<a class="anchor" id="gacb3442f8b9ec2dbb3be63f154cc58940"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SR_RFF&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP status RX FIFO full bit </p>

</div>
</div>
<a class="anchor" id="ga67740be98d73a50bf341ca3e2c25da6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SR_RNE&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP status RX FIFO not empty bit </p>

</div>
</div>
<a class="anchor" id="gaa56cadbf2604cf3d9706f3583be99f63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SR_TFE&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for SR registerSSP status TX FIFO Empty bit </p>

</div>
</div>
<a class="anchor" id="gabde0199183f2a747cd039c66d40cf534"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SR_TNF&#160;&#160;&#160;((<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)(1&lt;&lt;1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP status TX FIFO not full bit </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Sep 9 2013 23:10:52 for OpenWSN Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.4 </li>
  </ul>
</div>
</body>
</html>
