Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:24:11 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_bd_0_wrapper
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 190
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-16 | Warning  | Large setup violation         | 44     |
| TIMING-18 | Warning  | Missing input or output delay | 146    |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/R (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/R (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.105 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.131 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[18]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[23]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[27]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[28]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[29]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[24]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[21]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[22]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[25]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[26]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ap_ctrl_start relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ap_rst_n relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[10] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[11] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[12] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[13] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[14] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[15] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[16] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[17] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[18] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[19] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[20] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[21] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[22] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[23] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[24] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[25] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[26] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[27] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[28] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[29] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[30] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[31] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[8] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on in_s_tdata[9] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on in_s_tvalid relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on sz[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on sz[10] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on sz[11] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on sz[12] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on sz[13] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on sz[14] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on sz[15] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on sz[16] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on sz[17] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on sz[18] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on sz[19] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on sz[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on sz[20] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on sz[21] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on sz[22] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on sz[23] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on sz[24] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on sz[25] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on sz[26] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on sz[27] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on sz[28] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on sz[29] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on sz[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on sz[30] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on sz[31] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on sz[32] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on sz[33] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on sz[34] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on sz[35] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on sz[36] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on sz[37] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on sz[38] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on sz[39] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on sz[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on sz[40] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on sz[41] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on sz[42] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on sz[43] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on sz[44] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on sz[45] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on sz[46] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on sz[47] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on sz[48] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on sz[49] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on sz[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on sz[50] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on sz[51] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on sz[52] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on sz[53] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on sz[54] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on sz[55] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on sz[56] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on sz[57] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on sz[58] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on sz[59] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on sz[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on sz[60] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on sz[61] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on sz[62] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on sz[63] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on sz[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on sz[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on sz[8] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on sz[9] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_done relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_idle relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_ready relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on in_s_tready relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on mm_address0[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on mm_address0[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An output delay is missing on mm_address0[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on mm_address0[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An output delay is missing on mm_address0[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An output delay is missing on mm_address0[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An output delay is missing on mm_address0[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An output delay is missing on mm_address0[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An output delay is missing on mm_address0[8] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An output delay is missing on mm_ce0 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An output delay is missing on mm_d0[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An output delay is missing on mm_d0[10] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An output delay is missing on mm_d0[11] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An output delay is missing on mm_d0[12] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An output delay is missing on mm_d0[13] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An output delay is missing on mm_d0[14] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An output delay is missing on mm_d0[15] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An output delay is missing on mm_d0[16] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An output delay is missing on mm_d0[17] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An output delay is missing on mm_d0[18] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An output delay is missing on mm_d0[19] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An output delay is missing on mm_d0[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An output delay is missing on mm_d0[20] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An output delay is missing on mm_d0[21] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An output delay is missing on mm_d0[22] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An output delay is missing on mm_d0[23] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An output delay is missing on mm_d0[24] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An output delay is missing on mm_d0[25] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An output delay is missing on mm_d0[26] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An output delay is missing on mm_d0[27] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An output delay is missing on mm_d0[28] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An output delay is missing on mm_d0[29] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An output delay is missing on mm_d0[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An output delay is missing on mm_d0[30] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An output delay is missing on mm_d0[31] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An output delay is missing on mm_d0[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An output delay is missing on mm_d0[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An output delay is missing on mm_d0[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An output delay is missing on mm_d0[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An output delay is missing on mm_d0[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#144 Warning
Missing input or output delay  
An output delay is missing on mm_d0[8] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#145 Warning
Missing input or output delay  
An output delay is missing on mm_d0[9] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#146 Warning
Missing input or output delay  
An output delay is missing on mm_we0 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>


