{"sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing"]]},"abstract":[{"type":"text","text":"Add conversion init."}],"schemaVersion":{"minor":3,"patch":0,"major":0},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression"},"metadata":{"fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Expression","preciseIdentifier":"s:11VHDLParsing10ExpressionO","kind":"identifier"}],"roleHeading":"Extended Enumeration","navigatorTitle":[{"text":"Expression","kind":"identifier"}],"role":"symbol","title":"Expression","externalID":"s:e:s:11VHDLParsing10ExpressionO12VHDLMachinesE9conditionAcD19TransitionConditionO_tcfc","symbolKind":"extension","extendedModule":"VHDLParsing","modules":[{"relatedModules":["VHDLParsing"],"name":"VHDLMachines"}]},"kind":"symbol","primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"extension"},{"text":" ","kind":"text"},{"text":"Expression","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO"}]}]}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/vhdlparsing\/expression"]}],"topicSections":[{"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression\/init(after:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression\/init(condition:)"],"title":"Initializers"}],"references":{"doc://VHDLMachines/documentation/VHDLMachines/AfterStatement":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"AfterStatement"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","kind":"symbol","abstract":[{"type":"text","text":"An after statement found commonly on "},{"code":"LLFSM","type":"codeVoice"},{"type":"text","text":" transitions."}],"url":"\/documentation\/vhdlmachines\/afterstatement","title":"AfterStatement","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"AfterStatement"}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/Expression":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression","type":"topic","kind":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Expression","preciseIdentifier":"s:11VHDLParsing10ExpressionO","kind":"identifier"}],"navigatorTitle":[{"text":"Expression","kind":"identifier"}],"role":"symbol","title":"Expression","url":"\/documentation\/vhdlmachines\/vhdlparsing\/expression","abstract":[{"text":"Add conversion init.","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/Expression/init(condition:)":{"title":"init(condition:)","url":"\/documentation\/vhdlmachines\/vhdlparsing\/expression\/init(condition:)","abstract":[{"text":"Convert a ","type":"text"},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"},{"text":" into an ","type":"text"},{"type":"codeVoice","code":"Expression"},{"text":".","type":"text"}],"role":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"condition","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression\/init(condition:)","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/Expression/init(after:)":{"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"after"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"AfterStatement","preciseIdentifier":"s:12VHDLMachines14AfterStatementV"},{"kind":"text","text":")"}],"title":"init(after:)","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/Expression\/init(after:)","url":"\/documentation\/vhdlmachines\/vhdlparsing\/expression\/init(after:)","kind":"symbol","abstract":[{"type":"text","text":"Convert an "},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","type":"reference","isActive":true},{"type":"text","text":" into an "},{"type":"codeVoice","code":"Expression"},{"type":"text","text":"."}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing":{"title":"VHDLParsing","url":"\/documentation\/vhdlmachines\/vhdlparsing","abstract":[],"role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition":{"title":"TransitionCondition","url":"\/documentation\/vhdlmachines\/transitioncondition","abstract":[{"type":"text","text":"A condition that labels a transition between states in an LLFSM."}],"role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TransitionCondition"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"TransitionCondition"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}