{"vcs1":{"timestamp_begin":1747644403.739075243, "rt":0.13, "ut":0.04, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747644403.179517221}
{"VCS_COMP_START_TIME": 1747644403.179517221}
{"VCS_COMP_END_TIME": 1747644403.906695051}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
