Fitter report for niosv_g_soc_epcs_sdram_iic_top
Sun Dec  1 18:51:27 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Fitter Summary                                                                          ;
+------------------------------------+----------------------------------------------------+
; Fitter Status                      ; Successful - Sun Dec  1 18:51:27 2024              ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Revision Name                      ; niosv_g_soc_epcs_sdram_iic_top                     ;
; Top-level Entity Name              ; niosv_g_soc_epcs_sdram_iic_top                     ;
; Family                             ; Cyclone IV E                                       ;
; Device                             ; EP4CE22F17C6                                       ;
; Timing Models                      ; Final                                              ;
; Total logic elements               ; 16,315 / 22,320 ( 73 % )                           ;
;     Total combinational functions  ; 14,104 / 22,320 ( 63 % )                           ;
;     Dedicated logic registers      ; 8,754 / 22,320 ( 39 % )                            ;
; Total registers                    ; 8823                                               ;
; Total pins                         ; 60 / 154 ( 39 % )                                  ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 244,896 / 608,256 ( 40 % )                         ;
; Embedded Multiplier 9-bit elements ; 20 / 132 ( 15 % )                                  ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                     ;
+------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                             ; Setting             ; Default Value                         ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                  ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM             ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                 ; 1.0                                   ;
; Fit Attempts to Skip                                               ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL         ;                                       ;
; SDO Pin                                                            ; On                  ;                                       ;
; SCE Pin                                                            ; On                  ;                                       ;
; DCLK Pin                                                           ; On                  ;                                       ;
; Data[0] Pin                                                        ; On                  ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                  ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                  ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit        ; Auto Fit                              ;
; Reserve all unused pins                                            ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                              ; Off                 ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                  ; On                                    ;
; Enable compact report table                                        ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                    ; On                  ; On                                    ;
; Perform Clocking Topology Analysis During Routing                  ; Off                 ; Off                                   ;
; Router Effort Multiplier                                           ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                  ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                 ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                 ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                 ; Off                                   ;
; PCI I/O                                                            ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                 ; Off                                   ;
; Auto Packed Registers                                              ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                  ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                 ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                ; Auto                                  ;
; Auto Global Clock                                                  ; On                  ; On                                    ;
; Auto Global Register Control Signals                               ; On                  ; On                                    ;
; Synchronizer Identification                                        ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                  ; On                                    ;
; Optimize Design for Metastability                                  ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                 ; Off                                   ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.39        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.4%      ;
;     Processor 3            ;   4.0%      ;
;     Processor 4            ;   3.4%      ;
;     Processor 5            ;   3.1%      ;
;     Processor 6            ;   3.0%      ;
;     Processor 7            ;   2.9%      ;
;     Processor 8            ;   2.8%      ;
;     Processors 9-14        ;   2.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                        ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                       ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|q_b[0]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|q_b[1]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|q_b[2]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|q_b[3]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|q_b[4]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|q_b[5]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|q_b[6]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|q_b[7]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist3_n1_uid164_pT2_uid82_invPolyEval_b_2_delay_0[0]                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist3_n1_uid164_pT2_uid82_invPolyEval_b_2_delay_0[0]                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist3_n1_uid164_pT2_uid82_invPolyEval_b_2_delay_0[0]~_Duplicate_1                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist3_n1_uid164_pT2_uid82_invPolyEval_b_2_delay_0[1]                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist3_n1_uid164_pT2_uid82_invPolyEval_b_2_delay_0[1]                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist3_n1_uid164_pT2_uid82_invPolyEval_b_2_delay_0[1]~_Duplicate_1                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist3_n1_uid164_pT2_uid82_invPolyEval_b_2_delay_0[2]                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist3_n1_uid164_pT2_uid82_invPolyEval_b_2_delay_0[2]                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist3_n1_uid164_pT2_uid82_invPolyEval_b_2_delay_0[2]~_Duplicate_1                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist4_n0_uid163_pT2_uid82_invPolyEval_b_2_delay_0[0]                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist4_n0_uid163_pT2_uid82_invPolyEval_b_2_delay_0[0]                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist4_n0_uid163_pT2_uid82_invPolyEval_b_2_delay_0[0]~_Duplicate_1                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist4_n0_uid163_pT2_uid82_invPolyEval_b_2_delay_0[1]                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist4_n0_uid163_pT2_uid82_invPolyEval_b_2_delay_0[1]                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist4_n0_uid163_pT2_uid82_invPolyEval_b_2_delay_0[1]~_Duplicate_1                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist4_n0_uid163_pT2_uid82_invPolyEval_b_2_delay_0[2]                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist4_n0_uid163_pT2_uid82_invPolyEval_b_2_delay_0[2]                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist4_n0_uid163_pT2_uid82_invPolyEval_b_2_delay_0[2]~_Duplicate_1                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[4]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[4]                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[4]~_Duplicate_1                                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[5]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[5]                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[5]~_Duplicate_1                                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[6]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[6]                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[6]~_Duplicate_1                                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[7]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[7]                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[7]~_Duplicate_1                                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[8]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[8]                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[8]~_Duplicate_1                                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[9]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[9]                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[9]~_Duplicate_1                                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[10]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[10]                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[10]~_Duplicate_1                                                                                                ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[11]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[11]                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[11]~_Duplicate_1                                                                                                ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[12]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[12]                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[12]~_Duplicate_1                                                                                                ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[13]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[13]                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[13]~_Duplicate_1                                                                                                ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[14]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[14]                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[14]~_Duplicate_1                                                                                                ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[15]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[15]                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_a0[15]~_Duplicate_1                                                                                                ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[5]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[6]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[7]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[8]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[9]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[10]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[11]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[12]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[13]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[14]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[15]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_b0[16]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[19]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[20]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[21]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[22]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[23]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[24]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[25]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[26]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[27]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[28]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[29]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[30]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[31]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid112_pT1_uid75_invPolyEval_s1[32]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_a0[0]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_a0[1]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_a0[2]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_a0[3]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_a0[4]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_a0[5]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[0]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[1]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[2]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[3]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[4]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[5]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[6]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[7]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[8]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[9]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[10]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[11]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[12]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[13]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[14]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[15]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_b0[16]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[3]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[4]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[5]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[6]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[7]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[8]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[9]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[10]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[11]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[12]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[13]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[14]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[15]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[16]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[17]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[18]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[19]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[20]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[21]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[22]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[23]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[24]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[25]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[26]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[27]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[28]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[29]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[30]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[31]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid177_pT2_uid82_invPolyEval_s1[32]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[0]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[0]                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[0]~_Duplicate_1                                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[0]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[1]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[1]                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[1]~_Duplicate_1                                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[1]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[2]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[2]                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[2]~_Duplicate_1                                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[2]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[3]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[3]                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[3]~_Duplicate_1                                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[3]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[4]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[4]                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[4]~_Duplicate_1                                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[4]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[5]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[5]                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[5]~_Duplicate_1                                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[5]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[6]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[6]                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[6]~_Duplicate_1                                                                                                 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_a0[6]~_Duplicate_1                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_mult1                                                                                                    ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_b0[2]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_b0[3]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_b0[4]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_mult1                                                                                                    ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_s1[2]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_s1[3]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_s1[4]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_s1[5]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_s1[6]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_s1[7]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_s1[8]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_s1[9]                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_s1[10]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_s1[11]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_s1[12]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_s1[13]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_s1[14]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|sm0_uid178_pT2_uid82_invPolyEval_s1[15]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]                       ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]_OTERM69 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]_OTERM67 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]_OTERM65 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]_OTERM63 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]_OTERM61 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]_OTERM59 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]_OTERM57 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]_OTERM55 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]_OTERM53 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]_OTERM51 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]_OTERM49 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]_OTERM47 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]_OTERM45 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]_OTERM43 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[32]_OTERM41 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[33]_OTERM39 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[34]_OTERM37 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[35]_OTERM35 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]     ; DATAOUT          ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM833                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM833                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM833~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM833~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM835                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM835                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM835~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM835~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM837                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM837                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM837~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM837~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM839                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM839                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM839~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM839~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM841                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM841                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM841~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM841~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM843                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM843                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM843~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM843~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM845                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM845                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM845~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM845~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM847                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM847                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM847~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM847~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM849                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM849                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM849~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM849~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM851                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM851                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM851~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM851~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM853                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM853                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM853~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM853~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM855                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM855                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM855~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM855~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM857                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM857                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM857~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM857~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM859                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM859                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM859~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM859~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM861                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM861                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM861~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM861~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM863                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM863                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM863~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM863~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM865                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM865                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM865~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM865~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM867                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM867                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM867~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM867~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM869                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM869                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM869~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM869~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM871                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM871                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM871~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM871~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM873                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM873                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM873~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM873~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM875                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM875                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM875~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM875~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM877                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM877                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM877~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM877~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM879                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM879                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM879~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM879~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM881                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM881                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM881~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM881~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM883                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM883                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM883~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM883~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM885                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM885                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM885~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM885~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM887                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM887                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM887~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM887~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM889                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM889                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM889~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM889~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM891                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM891                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM891~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8_OTERM891~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM761                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM761                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM761~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM763                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM763                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM763~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM765                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM765                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM765~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM767                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM767                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM767~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM769                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM769                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM769~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM771                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM771                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM771~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM773                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM773                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM773~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM775                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM775                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM775~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM777                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM777                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM777~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM779                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM779                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM779~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM781                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM781                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM781~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM783                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM783                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM783~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM785                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM785                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM785~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM787                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM787                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM787~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM789                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM789                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM789~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM791                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM791                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM791~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM793                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM793                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM793~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM795                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM795                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM795~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM797                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM797                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM797~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM799                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM799                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM799~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM801                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM801                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM801~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM803                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM803                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM803~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM805                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM805                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM805~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM807                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM807                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM807~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM809                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM809                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM809~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM811                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM811                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM811~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM813                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM813                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM813~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM815                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM815                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM815~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM817                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM817                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM817~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM819                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM819                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM819~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM821                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM821                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM821~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM823                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM823                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM823~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM825                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                      ; DATAA            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM825                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM825~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM827                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM827                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM827~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM829                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM829                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM829~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM831                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                      ; DATAB            ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM831                   ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|w589w[0]_OTERM831~_Duplicate_1 ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[4]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[6]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[8]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[8]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[9]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[9]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[10]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[10]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[11]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[11]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[12]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_addr[12]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_bank[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_bank[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_bank[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_bank[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_bank[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_bank[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_cmd[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_cmd[0]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_WE_n~output                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_cmd[0]                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_cmd[1]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_cmd[1]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CAS_n~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_cmd[1]                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_cmd[2]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_cmd[2]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_RAS_n~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_cmd[2]                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_cmd[3]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CS_n~output                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_cmd[3]                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[4]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[6]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[8]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[8]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[9]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[9]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[10]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[10]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[11]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[11]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[12]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[12]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[13]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[13]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[14]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[14]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[15]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_data[15]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_dqm[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_dqm[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_dqm[0]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[0]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_dqm[1]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_dqm[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_dqm[1]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[1]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe                                                                                                                                                                                                                                                                                                                                     ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[14]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|za_data[15]                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a1                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a2                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a3                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a4                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a5                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a6                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a7                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a8                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a9                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a10                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a11                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a12                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a13                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a14                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a15                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a16                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a17                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a18                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a19                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a20                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a21                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a22                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a23                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a24                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a25                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a26                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a27                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a28                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a29                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a30                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a31                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                            ;
+-----------------------------+-----------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                    ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+-----------------------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+-----------------------------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 23644 ) ; 0.00 % ( 0 / 23644 )       ; 0.00 % ( 0 / 23644 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 23644 ) ; 0.00 % ( 0 / 23644 )       ; 0.00 % ( 0 / 23644 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 23395 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 245 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 4 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/niosv_g_soc_epcs_sdram_iic_top.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 16,315 / 22,320 ( 73 % )   ;
;     -- Combinational with no register       ; 7561                       ;
;     -- Register only                        ; 2211                       ;
;     -- Combinational with a register        ; 6543                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 7346                       ;
;     -- 3 input functions                    ; 4367                       ;
;     -- <=2 input functions                  ; 2391                       ;
;     -- Register only                        ; 2211                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 12091                      ;
;     -- arithmetic mode                      ; 2013                       ;
;                                             ;                            ;
; Total registers*                            ; 8,823 / 23,018 ( 38 % )    ;
;     -- Dedicated logic registers            ; 8,754 / 22,320 ( 39 % )    ;
;     -- I/O registers                        ; 69 / 698 ( 10 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 1,201 / 1,395 ( 86 % )     ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 60 / 154 ( 39 % )          ;
;     -- Clock pins                           ; 5 / 7 ( 71 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 42 / 66 ( 64 % )           ;
; Total block memory bits                     ; 244,896 / 608,256 ( 40 % ) ;
; Total block memory implementation bits      ; 387,072 / 608,256 ( 64 % ) ;
; Embedded Multiplier 9-bit elements          ; 20 / 132 ( 15 % )          ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global signals                              ; 8                          ;
;     -- Global clocks                        ; 8 / 20 ( 40 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 25.8% / 26.3% / 25.0%      ;
; Peak interconnect usage (total/H/V)         ; 46.9% / 49.2% / 43.7%      ;
; Maximum fan-out                             ; 7117                       ;
; Highest non-global fan-out                  ; 697                        ;
; Total fan-out                               ; 79598                      ;
; Average fan-out                             ; 3.20                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                    ;
+----------------------------------------------+------------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                    ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                    ; Low                   ; Low                            ;
;                                              ;                        ;                       ;                                ;
; Total logic elements                         ; 16145 / 22320 ( 72 % ) ; 170 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register        ; 7480                   ; 81                    ; 0                              ;
;     -- Register only                         ; 2197                   ; 14                    ; 0                              ;
;     -- Combinational with a register         ; 6468                   ; 75                    ; 0                              ;
;                                              ;                        ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                        ;                       ;                                ;
;     -- 4 input functions                     ; 7274                   ; 72                    ; 0                              ;
;     -- 3 input functions                     ; 4317                   ; 50                    ; 0                              ;
;     -- <=2 input functions                   ; 2357                   ; 34                    ; 0                              ;
;     -- Register only                         ; 2197                   ; 14                    ; 0                              ;
;                                              ;                        ;                       ;                                ;
; Logic elements by mode                       ;                        ;                       ;                                ;
;     -- normal mode                           ; 11943                  ; 148                   ; 0                              ;
;     -- arithmetic mode                       ; 2005                   ; 8                     ; 0                              ;
;                                              ;                        ;                       ;                                ;
; Total registers                              ; 8734                   ; 89                    ; 0                              ;
;     -- Dedicated logic registers             ; 8665 / 22320 ( 39 % )  ; 89 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 138                    ; 0                     ; 0                              ;
;                                              ;                        ;                       ;                                ;
; Total LABs:  partially or completely used    ; 1187 / 1395 ( 85 % )   ; 16 / 1395 ( 1 % )     ; 0 / 1395 ( 0 % )               ;
;                                              ;                        ;                       ;                                ;
; Virtual pins                                 ; 0                      ; 0                     ; 0                              ;
; I/O pins                                     ; 60                     ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 20 / 132 ( 15 % )      ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 244896                 ; 0                     ; 0                              ;
; Total RAM block bits                         ; 387072                 ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 42 / 66 ( 63 % )       ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 5 / 24 ( 20 % )        ; 0 / 24 ( 0 % )        ; 3 / 24 ( 12 % )                ;
; Double Data Rate I/O output circuitry        ; 37 / 220 ( 16 % )      ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 220 ( 7 % )       ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                              ;                        ;                       ;                                ;
; Connections                                  ;                        ;                       ;                                ;
;     -- Input Connections                     ; 8850                   ; 130                   ; 2                              ;
;     -- Registered Input Connections          ; 8610                   ; 97                    ; 0                              ;
;     -- Output Connections                    ; 470                    ; 209                   ; 8303                           ;
;     -- Registered Output Connections         ; 1                      ; 209                   ; 0                              ;
;                                              ;                        ;                       ;                                ;
; Internal Connections                         ;                        ;                       ;                                ;
;     -- Total Connections                     ; 79411                  ; 1012                  ; 8309                           ;
;     -- Registered Connections                ; 35247                  ; 728                   ; 0                              ;
;                                              ;                        ;                       ;                                ;
; External Connections                         ;                        ;                       ;                                ;
;     -- Top                                   ; 678                    ; 337                   ; 8305                           ;
;     -- sld_hub:auto_hub                      ; 337                    ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 8305                   ; 0                     ; 0                              ;
;                                              ;                        ;                       ;                                ;
; Partition Interface                          ;                        ;                       ;                                ;
;     -- Input Ports                           ; 49                     ; 68                    ; 2                              ;
;     -- Output Ports                          ; 44                     ; 85                    ; 4                              ;
;     -- Bidir Ports                           ; 16                     ; 0                     ; 0                              ;
;                                              ;                        ;                       ;                                ;
; Registered Ports                             ;                        ;                       ;                                ;
;     -- Registered Input Ports                ; 0                      ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                      ; 43                    ; 0                              ;
;                                              ;                        ;                       ;                                ;
; Port Connectivity                            ;                        ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                      ; 7                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                      ; 32                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                      ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                      ; 50                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                      ; 55                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                      ; 63                    ; 0                              ;
+----------------------------------------------+------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name                                                                                                                                                                                                                                                                                                                             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; BTN_RESET_n                                                                                                                                                                                                                                                                                                                      ; J15   ; 5        ; 53           ; 14           ; 0            ; 189                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; BTN_USER_n                                                                                                                                                                                                                                                                                                                       ; E1    ; 1        ; 0            ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DIPSW[0]                                                                                                                                                                                                                                                                                                                         ; M1    ; 2        ; 0            ; 16           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DIPSW[1]                                                                                                                                                                                                                                                                                                                         ; T8    ; 3        ; 27           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DIPSW[2]                                                                                                                                                                                                                                                                                                                         ; B9    ; 7        ; 25           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DIPSW[3]                                                                                                                                                                                                                                                                                                                         ; M15   ; 5        ; 53           ; 17           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; EXT_CLK_50M                                                                                                                                                                                                                                                                                                                      ; R8    ; 3        ; 27           ; 0            ; 21           ; 184                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; H2    ; 1        ; 0            ; 22           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; UART_RXD                                                                                                                                                                                                                                                                                                                         ; C9    ; 7        ; 31           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                                                                                                                                                                                                                                                                                                                            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                                                         ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]                                                                                                                                                                                                                                                                                                                         ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]                                                                                                                                                                                                                                                                                                                         ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3]                                                                                                                                                                                                                                                                                                                         ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4]                                                                                                                                                                                                                                                                                                                         ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5]                                                                                                                                                                                                                                                                                                                         ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[6]                                                                                                                                                                                                                                                                                                                         ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[7]                                                                                                                                                                                                                                                                                                                         ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK ; H1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE  ; D2    ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO  ; C1    ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                   ; P2    ; 2        ; 0            ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                  ; N2    ; 2        ; 0            ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                  ; N1    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                  ; L4    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                   ; N5    ; 3        ; 5            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                   ; N6    ; 3        ; 5            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                   ; M8    ; 3        ; 20           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                   ; P8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                   ; T7    ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                   ; N8    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                   ; T6    ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                   ; R1    ; 2        ; 0            ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                   ; P1    ; 2        ; 0            ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                                                     ; M7    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                                                     ; M6    ; 3        ; 7            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                                                     ; L1    ; 2        ; 0            ; 11           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CKE                                                                                                                                                                                                                                                                                                                       ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                                                       ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                                                      ; P6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                                                    ; R6    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                                                    ; T5    ; 3        ; 14           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                                                     ; L2    ; 2        ; 0            ; 11           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                                                      ; C2    ; 1        ; 0            ; 27           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UART_TXD                                                                                                                                                                                                                                                                                                                        ; D9    ; 7        ; 31           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; SDRAM_DQ[0]  ; G2    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe               ;
; SDRAM_DQ[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_10 ;
; SDRAM_DQ[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_11 ;
; SDRAM_DQ[12] ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_12 ;
; SDRAM_DQ[13] ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_13 ;
; SDRAM_DQ[14] ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_14 ;
; SDRAM_DQ[15] ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_15 ;
; SDRAM_DQ[1]  ; G1    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_1  ;
; SDRAM_DQ[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_2  ;
; SDRAM_DQ[3]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_3  ;
; SDRAM_DQ[4]  ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_4  ;
; SDRAM_DQ[5]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_5  ;
; SDRAM_DQ[6]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_6  ;
; SDRAM_DQ[7]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_7  ;
; SDRAM_DQ[8]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_8  ;
; SDRAM_DQ[9]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_9  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------+-----------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As       ; User Signal Name                                                                                                                                                                                                                                                                                                                 ; Pin Type                  ;
+----------+-----------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; Use as regular IO ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO   ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; Use as regular IO ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE   ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                 ; -                                                                                                                                                                                                                                                                                                                                ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; Use as regular IO ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK  ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; Use as regular IO ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                 ; -                                                                                                                                                                                                                                                                                                                                ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                              ; JTAG Pin                  ;
; H3       ; TCK                         ; -                 ; altera_reserved_tck                                                                                                                                                                                                                                                                                                              ; JTAG Pin                  ;
; J5       ; TMS                         ; -                 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                              ; JTAG Pin                  ;
; J4       ; TDO                         ; -                 ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                              ; JTAG Pin                  ;
; J3       ; nCE                         ; -                 ; -                                                                                                                                                                                                                                                                                                                                ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO ; BTN_RESET_n                                                                                                                                                                                                                                                                                                                      ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                 ; -                                                                                                                                                                                                                                                                                                                                ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                 ; -                                                                                                                                                                                                                                                                                                                                ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                 ; -                                                                                                                                                                                                                                                                                                                                ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                 ; -                                                                                                                                                                                                                                                                                                                                ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                 ; -                                                                                                                                                                                                                                                                                                                                ; Dedicated Programming Pin ;
; A15      ; DIFFIO_T19n, PADD1          ; Use as regular IO ; LEDG[0]                                                                                                                                                                                                                                                                                                                          ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7          ; Use as regular IO ; UART_RXD                                                                                                                                                                                                                                                                                                                         ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8          ; Use as regular IO ; UART_TXD                                                                                                                                                                                                                                                                                                                         ; Dual Purpose Pin          ;
+----------+-----------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 11 / 14 ( 79 % )  ; 3.3V          ; --           ;
; 2        ; 15 / 16 ( 94 % )  ; 3.3V          ; --           ;
; 3        ; 25 / 25 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 20 ( 0 % )    ; 3.3V          ; --           ;
; 5        ; 2 / 18 ( 11 % )   ; 3.3V          ; --           ;
; 6        ; 0 / 13 ( 0 % )    ; 3.3V          ; --           ;
; 7        ; 7 / 24 ( 29 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 24 ( 0 % )    ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                                                                                                                                                                                                                                                                                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 239        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 236        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 232        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 225        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 220        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                                                                                                                                                                                                                                                                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                                                                                                                                                                                                                                                                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 188        ; 7        ; LEDG[3]                                                                                                                                                                                                                                                                                                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ; 179        ; 7        ; LEDG[1]                                                                                                                                                                                                                                                                                                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 191        ; 7        ; LEDG[0]                                                                                                                                                                                                                                                                                                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LEDG[6]                                                                                                                                                                                                                                                                                                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 237        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 233        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 226        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 221        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                                                                                                                                                                                                                                                                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; DIPSW[2]                                                                                                                                                                                                                                                                                                                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 199        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 189        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 187        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 180        ; 7        ; LEDG[2]                                                                                                                                                                                                                                                                                                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C1       ; 7          ; 1        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; SDRAM_WE_n                                                                                                                                                                                                                                                                                                                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 200        ; 7        ; UART_RXD                                                                                                                                                                                                                                                                                                                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 174        ; 6        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C16      ; 173        ; 6        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 10         ; 1        ; LEDG[4]                                                                                                                                                                                                                                                                                                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                                                                                                                                                                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 234        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 201        ; 7        ; UART_TXD                                                                                                                                                                                                                                                                                                                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 178        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                                                                                                                                                                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 170        ; 6        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D16      ; 169        ; 6        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 26         ; 1        ; BTN_USER_n                                                                                                                                                                                                                                                                                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                                                                                                                                                                                                                                                                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 227        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 218        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 205        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 184        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 183        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                                                                                                                                                                                                                                                                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                                                                                                                                                                                                                                                                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                                                                                                                                                                                                                                                                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 13         ; 1        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 8          ; 1        ; LEDG[5]                                                                                                                                                                                                                                                                                                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                                                                                                                                                                                                                                                                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                                                                                                                                                                                                                                                                                            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 197        ; 7        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                                                                                                                                                                                                                                                                                            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 162        ; 6        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 16         ; 1        ; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                                                                                                                                                                                                                                                                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                                                                                                                                                                                                                                                                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G16      ; 159        ; 6        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 17         ; 1        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                                                                                                                                                                                                                                                                                              ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                              ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                                                                                                                                                                                                                                                                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                                                                                                                                                                                                                                                                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                                                                                                                                                                                                                                                                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                                                                                                                                                                                                                                                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                                                                                                                                                                                                                                                                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                              ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                                                                                                                                                                                                                                                                                              ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J14      ; 144        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J15      ; 143        ; 5        ; BTN_RESET_n                                                                                                                                                                                                                                                                                                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 140        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 39         ; 2        ; SDRAM_CAS_n                                                                                                                                                                                                                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; SDRAM_RAS_n                                                                                                                                                                                                                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; LEDG[7]                                                                                                                                                                                                                                                                                                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                                                                                                                                                                                                                                                                                            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; SDRAM_CKE                                                                                                                                                                                                                                                                                                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                                                                                                                                                                                                                                                                                            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L14      ; 134        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 137        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 28         ; 2        ; DIPSW[0]                                                                                                                                                                                                                                                                                                                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 27         ; 2        ; GND+                                                                                                                                                                                                                                                                                                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                                                                                                                                                                                                                                                                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; SDRAM_BA[1]                                                                                                                                                                                                                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; SDRAM_BA[0]                                                                                                                                                                                                                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                                                                                                                                                                                                                                                                                            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; DIPSW[3]                                                                                                                                                                                                                                                                                                                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 148        ; 5        ; GND+                                                                                                                                                                                                                                                                                                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                                                                                                                                                                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 117        ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                                                                                                                                                                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 133        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 132        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 51         ; 2        ; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; SDRAM_CS_n                                                                                                                                                                                                                                                                                                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P15      ; 127        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 128        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 49         ; 2        ; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; SDRAM_CLK                                                                                                                                                                                                                                                                                                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; EXT_CLK_50M                                                                                                                                                                                                                                                                                                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                                                                                                                                                                                                                                                                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 98         ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 100        ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 107        ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 120        ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND                                                                                                                                                                                                                                                                                                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; DIPSW[1]                                                                                                                                                                                                                                                                                                                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 89         ; 4        ; GND+                                                                                                                                                                                                                                                                                                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 99         ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 101        ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 108        ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 115        ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 116        ; 4        ; RESERVED_INPUT                                                                                                                                                                                                                                                                                                                   ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                                                                                                                                                                                                                                                                                           ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                   ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|pll7 ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7                                                                         ;
; PLL mode                      ; Normal                                                                                                        ;
; Compensate clock              ; clock0                                                                                                        ;
; Compensated input/output pins ; --                                                                                                            ;
; Switchover type               ; --                                                                                                            ;
; Input frequency 0             ; 50.0 MHz                                                                                                      ;
; Input frequency 1             ; --                                                                                                            ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                      ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                                     ;
; VCO post scale K counter      ; 2                                                                                                             ;
; VCO frequency control         ; Auto                                                                                                          ;
; VCO phase shift step          ; 208 ps                                                                                                        ;
; VCO multiply                  ; --                                                                                                            ;
; VCO divide                    ; --                                                                                                            ;
; Freq min lock                 ; 25.0 MHz                                                                                                      ;
; Freq max lock                 ; 54.18 MHz                                                                                                     ;
; M VCO Tap                     ; 0                                                                                                             ;
; M Initial                     ; 2                                                                                                             ;
; M value                       ; 12                                                                                                            ;
; N value                       ; 1                                                                                                             ;
; Charge pump current           ; setting 1                                                                                                     ;
; Loop filter resistance        ; setting 27                                                                                                    ;
; Loop filter capacitance       ; setting 0                                                                                                     ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                            ;
; Bandwidth type                ; Medium                                                                                                        ;
; Real time reconfigurable      ; Off                                                                                                           ;
; Scan chain MIF file           ; --                                                                                                            ;
; Preserve PLL counter order    ; Off                                                                                                           ;
; PLL location                  ; PLL_4                                                                                                         ;
; Inclk0 signal                 ; EXT_CLK_50M                                                                                                   ;
; Inclk1 signal                 ; --                                                                                                            ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                 ;
; Inclk1 signal type            ; --                                                                                                            ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------+
; Name                                                                                                                      ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                 ;
+---------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------+
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 0       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -60 (-1667 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[1] ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[2] ; clock2       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)       ; 1.88 (208 ps)    ; 50/50      ; C1      ; 24            ; 12/12 Even ; --            ; 2       ; 0       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ;
+---------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Assignment Warnings                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Pin Name                                                                                                                                                                                                                                                                                                                        ; Reason                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                   ; Missing drive strength ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                   ; Missing drive strength ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                   ; Missing drive strength ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                   ; Missing drive strength ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                   ; Missing drive strength ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                   ; Missing drive strength ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                   ; Missing drive strength ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                   ; Missing drive strength ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                   ; Missing drive strength ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                   ; Missing drive strength ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                  ; Missing drive strength ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                  ; Missing drive strength ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                  ; Missing drive strength ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_CKE                                                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                                                       ; Missing drive strength ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                                                      ; Missing drive strength ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                                                    ; Missing drive strength ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                                                    ; Missing drive strength ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                                                      ; Missing drive strength ;
; LEDG[0]                                                                                                                                                                                                                                                                                                                         ; Missing drive strength ;
; LEDG[1]                                                                                                                                                                                                                                                                                                                         ; Missing drive strength ;
; LEDG[2]                                                                                                                                                                                                                                                                                                                         ; Missing drive strength ;
; LEDG[3]                                                                                                                                                                                                                                                                                                                         ; Missing drive strength ;
; LEDG[4]                                                                                                                                                                                                                                                                                                                         ; Missing drive strength ;
; LEDG[5]                                                                                                                                                                                                                                                                                                                         ; Missing drive strength ;
; LEDG[6]                                                                                                                                                                                                                                                                                                                         ; Missing drive strength ;
; LEDG[7]                                                                                                                                                                                                                                                                                                                         ; Missing drive strength ;
; UART_TXD                                                                                                                                                                                                                                                                                                                        ; Missing drive strength ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK ; Missing drive strength ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE  ; Missing drive strength ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO  ; Missing drive strength ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                                     ; Missing drive strength ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                                    ; Missing drive strength ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                                    ; Missing drive strength ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                                    ; Missing drive strength ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                                    ; Missing drive strength ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                                    ; Missing drive strength ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                                    ; Missing drive strength ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                            ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                                                                    ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+
; |niosv_g_soc_epcs_sdram_iic_top                                                                                                                       ; 16315 (13)  ; 8754 (9)                  ; 69 (69)       ; 244896      ; 42   ; 20           ; 2       ; 9         ; 60   ; 0            ; 7561 (4)     ; 2211 (0)          ; 6543 (8)         ; |niosv_g_soc_epcs_sdram_iic_top                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; niosv_g_soc_epcs_sdram_iic_top                                                                 ; work         ;
;    |NIOSV_G_SOC:NIOSV_G_SOC_inst|                                                                                                                     ; 16133 (0)   ; 8656 (0)                  ; 0 (0)         ; 244896      ; 42   ; 20           ; 2       ; 9         ; 4    ; 0            ; 7476 (0)     ; 2197 (0)          ; 6460 (0)         ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; NIOSV_G_SOC                                                                                    ; NIOSV_G_SOC  ;
;       |NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|                                                                                                           ; 11 (8)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (0)             ; 8 (6)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks                                                                                                                                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_ALTPLL_CLKS                                                                        ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|                                                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1                                                                                                                                                                                                                                                                                                                                             ; NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2                                                            ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|                                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                        ; NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6                                                            ; NIOSV_G_SOC  ;
;             |NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|                                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                           ; NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c                                                            ; NIOSV_G_SOC  ;
;       |NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|                                                                             ; 712 (0)     ; 467 (0)                   ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 241 (0)      ; 108 (0)           ; 363 (0)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog                                                                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG                                                         ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|                                                      ; 331 (0)     ; 205 (0)                   ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 125 (0)      ; 32 (0)            ; 174 (0)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst                                                                                                                                                                                                                                                                 ; NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name                             ; NIOSV_G_SOC  ;
;             |NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|              ; 331 (236)   ; 205 (139)                 ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 125 (96)     ; 32 (32)           ; 174 (106)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name                                                                                                                                      ; NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name ; NIOSV_G_SOC  ;
;                |a_graycounter:addbyte_cntr|                                                                                                           ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr                                                                                                           ; a_graycounter                                                                                  ; work         ;
;                   |a_graycounter_9vg:auto_generated|                                                                                                  ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated                                                                          ; a_graycounter_9vg                                                                              ; work         ;
;                |a_graycounter:gen_cntr|                                                                                                               ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr                                                                                                               ; a_graycounter                                                                                  ; work         ;
;                   |a_graycounter_9vg:auto_generated|                                                                                                  ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated                                                                              ; a_graycounter_9vg                                                                              ; work         ;
;                |a_graycounter:read_flag_status_cntr|                                                                                                  ; 3 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 2 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr                                                                                                  ; a_graycounter                                                                                  ; work         ;
;                   |a_graycounter_9vg:auto_generated|                                                                                                  ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated                                                                 ; a_graycounter_9vg                                                                              ; work         ;
;                |a_graycounter:spstage_cntr|                                                                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr                                                                                                           ; a_graycounter                                                                                  ; work         ;
;                   |a_graycounter_8vg:auto_generated|                                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated                                                                          ; a_graycounter_8vg                                                                              ; work         ;
;                |a_graycounter:stage_cntr|                                                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr                                                                                                             ; a_graycounter                                                                                  ; work         ;
;                   |a_graycounter_8vg:auto_generated|                                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated                                                                            ; a_graycounter_8vg                                                                              ; work         ;
;                |a_graycounter:wrstage_cntr|                                                                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr                                                                                                           ; a_graycounter                                                                                  ; work         ;
;                   |a_graycounter_8vg:auto_generated|                                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated                                                                          ; a_graycounter_8vg                                                                              ; work         ;
;                |lpm_compare:cmpr5|                                                                                                                    ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_compare:cmpr5                                                                                                                    ; lpm_compare                                                                                    ; work         ;
;                   |cmpr_7pd:auto_generated|                                                                                                           ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_compare:cmpr5|cmpr_7pd:auto_generated                                                                                            ; cmpr_7pd                                                                                       ; work         ;
;                |lpm_compare:cmpr6|                                                                                                                    ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 1 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_compare:cmpr6                                                                                                                    ; lpm_compare                                                                                    ; work         ;
;                   |cmpr_7pd:auto_generated|                                                                                                           ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_compare:cmpr6|cmpr_7pd:auto_generated                                                                                            ; cmpr_7pd                                                                                       ; work         ;
;                |lpm_counter:pgwr_data_cntr|                                                                                                           ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_counter:pgwr_data_cntr                                                                                                           ; lpm_counter                                                                                    ; work         ;
;                   |cntr_haj:auto_generated|                                                                                                           ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_counter:pgwr_data_cntr|cntr_haj:auto_generated                                                                                   ; cntr_haj                                                                                       ; work         ;
;                |lpm_counter:pgwr_read_cntr|                                                                                                           ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_counter:pgwr_read_cntr                                                                                                           ; lpm_counter                                                                                    ; work         ;
;                   |cntr_haj:auto_generated|                                                                                                           ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|lpm_counter:pgwr_read_cntr|cntr_haj:auto_generated                                                                                   ; cntr_haj                                                                                       ; work         ;
;                |scfifo:scfifo4|                                                                                                                       ; 50 (0)      ; 29 (0)                    ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 29 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4                                                                                                                       ; scfifo                                                                                         ; work         ;
;                   |scfifo_3em:auto_generated|                                                                                                         ; 50 (0)      ; 29 (0)                    ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 29 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated                                                                                             ; scfifo_3em                                                                                     ; work         ;
;                      |a_dpfifo_abs:dpfifo|                                                                                                            ; 50 (10)     ; 29 (0)                    ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (10)      ; 0 (0)             ; 29 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo                                                                         ; a_dpfifo_abs                                                                                   ; work         ;
;                         |a_fefifo_48e:fifo_state|                                                                                                     ; 21 (11)     ; 11 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (9)       ; 0 (0)             ; 11 (2)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state                                                 ; a_fefifo_48e                                                                                   ; work         ;
;                            |cntr_go7:count_usedw|                                                                                                     ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw                            ; cntr_go7                                                                                       ; work         ;
;                         |altsyncram_2lm1:FIFOram|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram                                                 ; altsyncram_2lm1                                                                                ; work         ;
;                         |cntr_4ob:rd_ptr_count|                                                                                                       ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count                                                   ; cntr_4ob                                                                                       ; work         ;
;                         |cntr_4ob:wr_ptr|                                                                                                             ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr                                                         ; cntr_4ob                                                                                       ; work         ;
;          |NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|                                                  ; 387 (0)     ; 262 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (0)      ; 76 (0)            ; 195 (0)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst                                                                                                                                                                                                                                                             ; NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name                           ; NIOSV_G_SOC  ;
;             |altera_epcq_controller_arb:epcq_controller_instance_name|                                                                                ; 387 (70)    ; 262 (67)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (7)      ; 76 (32)           ; 195 (89)         ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name                                                                                                                                                                                                    ; altera_epcq_controller_arb                                                                     ; NIOSV_G_SOC  ;
;                |altera_epcq_controller:controller|                                                                                                    ; 319 (319)   ; 195 (195)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (109)    ; 44 (44)           ; 166 (166)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller                                                                                                                                                                  ; altera_epcq_controller                                                                         ; NIOSV_G_SOC  ;
;       |NIOSV_G_SOC_GPI0_BTN:gpi0_btn|                                                                                                                 ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_GPI0_BTN:gpi0_btn                                                                                                                                                                                                                                                                                                                                                                                           ; NIOSV_G_SOC_GPI0_BTN                                                                           ; NIOSV_G_SOC  ;
;       |NIOSV_G_SOC_GPI1_DIPSW:gpi1_dipsw|                                                                                                             ; 25 (25)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 4 (4)             ; 19 (19)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_GPI1_DIPSW:gpi1_dipsw                                                                                                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_GPI1_DIPSW                                                                         ; NIOSV_G_SOC  ;
;       |NIOSV_G_SOC_GPO2_LEDG:gpo2_ledg|                                                                                                               ; 26 (26)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 17 (17)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_GPO2_LEDG:gpo2_ledg                                                                                                                                                                                                                                                                                                                                                                                         ; NIOSV_G_SOC_GPO2_LEDG                                                                          ; NIOSV_G_SOC  ;
;       |NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|                                                                                                       ; 177 (44)    ; 111 (13)                  ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (20)      ; 23 (5)            ; 101 (19)         ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com                                                                                                                                                                                                                                                                                                                                                                                 ; NIOSV_G_SOC_JTAG_UART_COM                                                                      ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|                                                                  ; 30 (0)      ; 23 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 23 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_JTAG_UART_COM_scfifo_r                                                             ; NIOSV_G_SOC  ;
;             |scfifo:rfifo|                                                                                                                            ; 30 (0)      ; 23 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 23 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                          ; scfifo                                                                                         ; work         ;
;                |scfifo_5t21:auto_generated|                                                                                                           ; 30 (0)      ; 23 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 23 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated                                                                                                                                                                                                                                                               ; scfifo_5t21                                                                                    ; work         ;
;                   |a_dpfifo_7211:dpfifo|                                                                                                              ; 30 (0)      ; 23 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 23 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo                                                                                                                                                                                                                                          ; a_dpfifo_7211                                                                                  ; work         ;
;                      |a_fefifo_pdf:fifo_state|                                                                                                        ; 16 (9)      ; 9 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 9 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state                                                                                                                                                                                                                  ; a_fefifo_pdf                                                                                   ; work         ;
;                         |cntr_eo7:count_usedw|                                                                                                        ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|cntr_eo7:count_usedw                                                                                                                                                                                             ; cntr_eo7                                                                                       ; work         ;
;                      |altsyncram_rlo1:FIFOram|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram                                                                                                                                                                                                                  ; altsyncram_rlo1                                                                                ; work         ;
;                      |cntr_2ob:rd_ptr_count|                                                                                                          ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:rd_ptr_count                                                                                                                                                                                                                    ; cntr_2ob                                                                                       ; work         ;
;                      |cntr_2ob:wr_ptr|                                                                                                                ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr                                                                                                                                                                                                                          ; cntr_2ob                                                                                       ; work         ;
;          |NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|                                                                  ; 29 (0)      ; 23 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 24 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_JTAG_UART_COM_scfifo_w                                                             ; NIOSV_G_SOC  ;
;             |scfifo:wfifo|                                                                                                                            ; 29 (0)      ; 23 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 24 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                          ; scfifo                                                                                         ; work         ;
;                |scfifo_5t21:auto_generated|                                                                                                           ; 29 (0)      ; 23 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 24 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated                                                                                                                                                                                                                                                               ; scfifo_5t21                                                                                    ; work         ;
;                   |a_dpfifo_7211:dpfifo|                                                                                                              ; 29 (0)      ; 23 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 24 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo                                                                                                                                                                                                                                          ; a_dpfifo_7211                                                                                  ; work         ;
;                      |a_fefifo_pdf:fifo_state|                                                                                                        ; 15 (8)      ; 9 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 10 (3)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state                                                                                                                                                                                                                  ; a_fefifo_pdf                                                                                   ; work         ;
;                         |cntr_eo7:count_usedw|                                                                                                        ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|cntr_eo7:count_usedw                                                                                                                                                                                             ; cntr_eo7                                                                                       ; work         ;
;                      |altsyncram_rlo1:FIFOram|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram                                                                                                                                                                                                                  ; altsyncram_rlo1                                                                                ; work         ;
;                      |cntr_2ob:rd_ptr_count|                                                                                                          ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:rd_ptr_count                                                                                                                                                                                                                    ; cntr_2ob                                                                                       ; work         ;
;                      |cntr_2ob:wr_ptr|                                                                                                                ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr                                                                                                                                                                                                                          ; cntr_2ob                                                                                       ; work         ;
;          |alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|                                                                              ; 74 (74)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 18 (18)           ; 35 (35)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                                                                              ; work         ;
;       |NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|                                                                                                           ; 9467 (0)    ; 4669 (0)                  ; 0 (0)         ; 236688      ; 38   ; 20           ; 2       ; 9         ; 0    ; 0            ; 4746 (0)     ; 1281 (0)          ; 3440 (0)         ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu                                                                                                                                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_NIOSV_G_CPU                                                                        ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|                                                                                                          ; 8301 (0)    ; 3882 (0)                  ; 0 (0)         ; 234512      ; 36   ; 20           ; 2       ; 9         ; 0    ; 0            ; 4368 (0)     ; 940 (0)           ; 2993 (0)         ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart                                                                                                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_NIOSV_G_CPU_hart                                                                   ; NIOSV_G_SOC  ;
;             |niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|                                                                                     ; 8301 (2024) ; 3882 (970)                ; 0 (0)         ; 234512      ; 36   ; 20           ; 2       ; 9         ; 0    ; 0            ; 4368 (1024)  ; 940 (194)         ; 2993 (754)       ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst                                                                                                                                                                                                                                                                                               ; niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart                                                      ; NIOSV_G_SOC  ;
;                |instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart:instr_decoder_inst|                                                                        ; 252 (252)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 176 (176)    ; 0 (0)             ; 76 (76)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart:instr_decoder_inst                                                                                                                                                                                                                                 ; instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart                                                     ; NIOSV_G_SOC  ;
;                |niosv_csr:csr_inst|                                                                                                                   ; 897 (865)   ; 362 (338)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 512 (504)    ; 6 (3)             ; 379 (365)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_csr:csr_inst                                                                                                                                                                                                                                                                            ; niosv_csr                                                                                      ; NIOSV_G_SOC  ;
;                   |niosv_interrupt_handler:irq_inst|                                                                                                  ; 32 (32)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 3 (3)             ; 21 (21)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst                                                                                                                                                                                                                                           ; niosv_interrupt_handler                                                                        ; NIOSV_G_SOC  ;
;                |niosv_divider:gen_muldiv.div_inst|                                                                                                    ; 393 (393)   ; 176 (176)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 215 (215)    ; 27 (27)           ; 151 (151)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_divider:gen_muldiv.div_inst                                                                                                                                                                                                                                                             ; niosv_divider                                                                                  ; NIOSV_G_SOC  ;
;                |niosv_g_alu:alu_inst|                                                                                                                 ; 531 (531)   ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 453 (453)    ; 3 (3)             ; 75 (75)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_alu:alu_inst                                                                                                                                                                                                                                                                          ; niosv_g_alu                                                                                    ; NIOSV_G_SOC  ;
;                |niosv_g_dcache:lsu_inst|                                                                                                              ; 624 (518)   ; 290 (226)                 ; 0 (0)         ; 71184       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 276 (234)    ; 20 (19)           ; 328 (264)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst                                                                                                                                                                                                                                                                       ; niosv_g_dcache                                                                                 ; NIOSV_G_SOC  ;
;                   |altera_avalon_sc_fifo:wr_rsp_status|                                                                                               ; 33 (33)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 20 (20)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;                   |dcache_mem_op_state:read_cmd|                                                                                                      ; 21 (21)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 11 (11)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:read_cmd                                                                                                                                                                                                                                          ; dcache_mem_op_state                                                                            ; NIOSV_G_SOC  ;
;                   |dcache_mem_op_state:write_adrs|                                                                                                    ; 18 (18)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 10 (10)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_adrs                                                                                                                                                                                                                                        ; dcache_mem_op_state                                                                            ; NIOSV_G_SOC  ;
;                   |dcache_mem_op_state:write_data|                                                                                                    ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 1 (1)             ; 15 (15)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_data                                                                                                                                                                                                                                        ; dcache_mem_op_state                                                                            ; NIOSV_G_SOC  ;
;                   |niosv_ram:non_ecc_dram.dcache_data_inst|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_dram.dcache_data_inst                                                                                                                                                                                                                               ; niosv_ram                                                                                      ; NIOSV_G_SOC  ;
;                      |altsyncram:ram_no_ecc.data_ram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_dram.dcache_data_inst|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                                                ; altsyncram                                                                                     ; work         ;
;                         |altsyncram_jap1:auto_generated|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_dram.dcache_data_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_jap1:auto_generated                                                                                                                                                                 ; altsyncram_jap1                                                                                ; work         ;
;                   |niosv_ram:non_ecc_tagram.dcache_tag_ram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram                                                                                                                                                                                                                               ; niosv_ram                                                                                      ; NIOSV_G_SOC  ;
;                      |altsyncram:ram_no_ecc.data_ram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                                                ; altsyncram                                                                                     ; work         ;
;                         |altsyncram_tnj1:auto_generated|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated                                                                                                                                                                 ; altsyncram_tnj1                                                                                ; work         ;
;                   |niosv_victim_buffer:niosv_victim_buffer_inst|                                                                                      ; 13 (13)     ; 9 (9)                     ; 0 (0)         ; 272         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (9)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst                                                                                                                                                                                                                          ; niosv_victim_buffer                                                                            ; NIOSV_G_SOC  ;
;                      |altsyncram:victim_buffer|                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 272         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer                                                                                                                                                                                                 ; altsyncram                                                                                     ; work         ;
;                         |altsyncram_46f1:auto_generated|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 272         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated                                                                                                                                                                  ; altsyncram_46f1                                                                                ; work         ;
;                |niosv_g_fetch:instr_fetch_inst|                                                                                                       ; 392 (223)   ; 250 (116)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (92)     ; 67 (9)            ; 198 (122)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst                                                                                                                                                                                                                                                                ; niosv_g_fetch                                                                                  ; NIOSV_G_SOC  ;
;                   |niosv_instr_buffer:buffer_inst|                                                                                                    ; 169 (169)   ; 134 (134)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 58 (58)           ; 76 (76)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst                                                                                                                                                                                                                                 ; niosv_instr_buffer                                                                             ; NIOSV_G_SOC  ;
;                |niosv_g_fpu:gen_fpu.fpu_inst|                                                                                                         ; 2945 (86)   ; 1505 (79)                 ; 0 (0)         ; 15872       ; 3    ; 12           ; 2       ; 5         ; 0    ; 0            ; 1429 (8)     ; 582 (25)          ; 934 (47)         ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst                                                                                                                                                                                                                                                                  ; niosv_g_fpu                                                                                    ; NIOSV_G_SOC  ;
;                   |niosv_g_fp32_fclass:fp32_class_inst|                                                                                               ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fp32_fclass:fp32_class_inst                                                                                                                                                                                                                              ; niosv_g_fp32_fclass                                                                            ; NIOSV_G_SOC  ;
;                   |niosv_g_fpu_E_to_fpr_ops:E_to_fpr_ops_inst|                                                                                        ; 35 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_E_to_fpr_ops:E_to_fpr_ops_inst                                                                                                                                                                                                                       ; niosv_g_fpu_E_to_fpr_ops                                                                       ; NIOSV_G_SOC  ;
;                   |niosv_g_fpu_classifier:rs1_classifier_inst|                                                                                        ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 13 (13)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_classifier:rs1_classifier_inst                                                                                                                                                                                                                       ; niosv_g_fpu_classifier                                                                         ; NIOSV_G_SOC  ;
;                   |niosv_g_fpu_classifier:rs2_classifier_inst|                                                                                        ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 5 (5)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_classifier:rs2_classifier_inst                                                                                                                                                                                                                       ; niosv_g_fpu_classifier                                                                         ; NIOSV_G_SOC  ;
;                   |niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|                                                                             ; 489 (20)    ; 385 (20)                  ; 0 (0)         ; 15872       ; 3    ; 5            ; 1       ; 2         ; 0    ; 0            ; 82 (0)       ; 233 (18)          ; 174 (2)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst                                                                                                                                                                                                            ; niosv_g_fpu_fp32_sqrt                                                                          ; NIOSV_G_SOC  ;
;                      |fp32_sqrt:fp32_sqrt_inst|                                                                                                       ; 469 (379)   ; 365 (275)                 ; 0 (0)         ; 15872       ; 3    ; 5            ; 1       ; 2         ; 0    ; 0            ; 82 (75)      ; 215 (141)         ; 172 (163)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst                                                                                                                                                                                   ; fp32_sqrt                                                                                      ; NIOSV_G_SOC  ;
;                         |altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7424        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem                                                                                                                                  ; altsyncram                                                                                     ; work         ;
;                            |altsyncram_7he1:auto_generated|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7424        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated                                                                                                   ; altsyncram_7he1                                                                                ; work         ;
;                         |altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem                                                                                                                                  ; altsyncram                                                                                     ; work         ;
;                            |altsyncram_2he1:auto_generated|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altsyncram_2he1:auto_generated                                                                                                   ; altsyncram_2he1                                                                                ; work         ;
;                         |altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem                                                                                                                                  ; altsyncram                                                                                     ; work         ;
;                            |altsyncram_6he1:auto_generated|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altsyncram_6he1:auto_generated                                                                                                   ; altsyncram_6he1                                                                                ; work         ;
;                         |lpm_mult:Mult0|                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0                                                                                                                                                                    ; lpm_mult                                                                                       ; work         ;
;                            |mult_76t:auto_generated|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated                                                                                                                                            ; mult_76t                                                                                       ; work         ;
;                         |lpm_mult:Mult1|                                                                                                              ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 5 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult1                                                                                                                                                                    ; lpm_mult                                                                                       ; work         ;
;                            |multcore:mult_core|                                                                                                       ; 12 (8)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (4)        ; 0 (0)             ; 5 (4)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                 ; multcore                                                                                       ; work         ;
;                               |mpar_add:padder|                                                                                                       ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 1 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                 ; mpar_add                                                                                       ; work         ;
;                                  |lpm_add_sub:adder[0]|                                                                                               ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 1 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                            ; lpm_add_sub                                                                                    ; work         ;
;                                     |add_sub_ibh:auto_generated|                                                                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ibh:auto_generated                                                                                 ; add_sub_ibh                                                                                    ; work         ;
;                         |lpm_mult:Mult2|                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2                                                                                                                                                                    ; lpm_mult                                                                                       ; work         ;
;                            |mult_93t:auto_generated|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated                                                                                                                                            ; mult_93t                                                                                       ; work         ;
;                         |lpm_mult:Mult3|                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3                                                                                                                                                                    ; lpm_mult                                                                                       ; work         ;
;                            |mult_76t:auto_generated|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated                                                                                                                                            ; mult_76t                                                                                       ; work         ;
;                         |niosv_g_dspba_delay_ver:fracXIsZero_uid15_fpSqrtTest_delay|                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|niosv_g_dspba_delay_ver:fracXIsZero_uid15_fpSqrtTest_delay                                                                                                                        ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:negZero_uid59_fpSqrtTest_delay|                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|niosv_g_dspba_delay_ver:negZero_uid59_fpSqrtTest_delay                                                                                                                            ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist14_expRMux_uid31_fpSqrtTest_q_9|                                                               ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 56 (56)           ; 8 (8)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|niosv_g_dspba_delay_ver:redist14_expRMux_uid31_fpSqrtTest_q_9                                                                                                                     ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist6_negZero_uid59_fpSqrtTest_q_9|                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|niosv_g_dspba_delay_ver:redist6_negZero_uid59_fpSqrtTest_q_9                                                                                                                      ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist7_fracSel_uid48_fpSqrtTest_q_9|                                                                ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 5 (5)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|niosv_g_dspba_delay_ver:redist7_fracSel_uid48_fpSqrtTest_q_9                                                                                                                      ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                   |niosv_g_fpu_fp32_to_int:fp32_to_int_inst|                                                                                          ; 611 (138)   ; 218 (72)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 393 (66)     ; 19 (6)            ; 199 (67)         ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_to_int:fp32_to_int_inst                                                                                                                                                                                                                         ; niosv_g_fpu_fp32_to_int                                                                        ; NIOSV_G_SOC  ;
;                      |fp32_to_int32:fp32_to_int32_inst|                                                                                               ; 232 (230)   ; 74 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (144)    ; 1 (1)             ; 87 (87)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_to_int:fp32_to_int_inst|fp32_to_int32:fp32_to_int32_inst                                                                                                                                                                                        ; fp32_to_int32                                                                                  ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:excI_x_uid15_fpToFxPTest_delay|                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_to_int:fp32_to_int_inst|fp32_to_int32:fp32_to_int32_inst|niosv_g_dspba_delay_ver:excI_x_uid15_fpToFxPTest_delay                                                                                                                                 ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:signX_uid27_fpToFxPTest_delay|                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_to_int:fp32_to_int_inst|fp32_to_int32:fp32_to_int32_inst|niosv_g_dspba_delay_ver:signX_uid27_fpToFxPTest_delay                                                                                                                                  ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                      |fp32_to_uint32:fp32_to_uint32_inst|                                                                                             ; 255 (251)   ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (183)    ; 12 (10)           ; 60 (60)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_to_int:fp32_to_int_inst|fp32_to_uint32:fp32_to_uint32_inst                                                                                                                                                                                      ; fp32_to_uint32                                                                                 ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:excI_x_uid15_fpToFxPTest_delay|                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_to_int:fp32_to_int_inst|fp32_to_uint32:fp32_to_uint32_inst|niosv_g_dspba_delay_ver:excI_x_uid15_fpToFxPTest_delay                                                                                                                               ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:excZ_x_uid11_fpToFxPTest_delay|                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_to_int:fp32_to_int_inst|fp32_to_uint32:fp32_to_uint32_inst|niosv_g_dspba_delay_ver:excZ_x_uid11_fpToFxPTest_delay                                                                                                                               ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:expXIsMax_uid12_fpToFxPTest_delay|                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_to_int:fp32_to_int_inst|fp32_to_uint32:fp32_to_uint32_inst|niosv_g_dspba_delay_ver:expXIsMax_uid12_fpToFxPTest_delay                                                                                                                            ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:signX_uid27_fpToFxPTest_delay|                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_to_int:fp32_to_int_inst|fp32_to_uint32:fp32_to_uint32_inst|niosv_g_dspba_delay_ver:signX_uid27_fpToFxPTest_delay                                                                                                                                ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                   |niosv_g_fpu_int_to_fp32:int_to_fp32_inst|                                                                                          ; 286 (40)    ; 105 (38)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 181 (2)      ; 4 (1)             ; 101 (5)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_int_to_fp32:int_to_fp32_inst                                                                                                                                                                                                                         ; niosv_g_fpu_int_to_fp32                                                                        ; NIOSV_G_SOC  ;
;                      |int33_to_fp32:int33_to_fp32_inst|                                                                                               ; 278 (277)   ; 67 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 179 (179)    ; 3 (3)             ; 96 (96)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_int_to_fp32:int_to_fp32_inst|int33_to_fp32:int33_to_fp32_inst                                                                                                                                                                                        ; int33_to_fp32                                                                                  ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:sticky_uid20_fxpToFPTest_delay|                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_int_to_fp32:int_to_fp32_inst|int33_to_fp32:int33_to_fp32_inst|niosv_g_dspba_delay_ver:sticky_uid20_fxpToFPTest_delay                                                                                                                                 ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                   |niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|                                          ; 1421 (489)  ; 707 (436)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 705 (53)     ; 301 (255)         ; 415 (144)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops                                                                                                                                                                         ; niosv_g_fpu_soft_float_multiply_add_ops                                                        ; NIOSV_G_SOC  ;
;                      |fp32_alu_cycloneivgx:cycloneivgx_adder_inst|                                                                                    ; 731 (652)   ; 197 (108)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 519 (502)    ; 28 (1)            ; 184 (176)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst                                                                                                                             ; fp32_alu_cycloneivgx                                                                           ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:aMinusA_uid93_fpALUFlagsTest_delay|                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:aMinusA_uid93_fpALUFlagsTest_delay                                                                  ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:excZ_aSig_uid22_uid29_fpALUFlagsTest_delay|                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:excZ_aSig_uid22_uid29_fpALUFlagsTest_delay                                                          ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:expXIsMax_uid30_fpALUFlagsTest_delay|                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:expXIsMax_uid30_fpALUFlagsTest_delay                                                                ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:expXIsMax_uid44_fpALUFlagsTest_delay|                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:expXIsMax_uid44_fpALUFlagsTest_delay                                                                ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:fracXIsZero_uid31_fpALUFlagsTest_delay|                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:fracXIsZero_uid31_fpALUFlagsTest_delay                                                              ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:fracXIsZero_uid45_fpALUFlagsTest_delay|                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:fracXIsZero_uid45_fpALUFlagsTest_delay                                                              ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist0_rightShiftStage1_uid242_alignmentShifter_uid70_fpALUFlagsTest_selLSBs_merged_bit_select_c_1| ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist0_rightShiftStage1_uid242_alignmentShifter_uid70_fpALUFlagsTest_selLSBs_merged_bit_select_c_1 ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist10_InvExpXIsZero_uid50_fpALUFlagsTest_q_3|                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist10_InvExpXIsZero_uid50_fpALUFlagsTest_q_3                                                     ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist11_fracXIsZero_uid45_fpALUFlagsTest_q_3|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist11_fracXIsZero_uid45_fpALUFlagsTest_q_3                                                       ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist12_expXIsMax_uid44_fpALUFlagsTest_q_3|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist12_expXIsMax_uid44_fpALUFlagsTest_q_3                                                         ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist13_excZ_bSig_uid23_uid43_fpALUFlagsTest_q_3|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist13_excZ_bSig_uid23_uid43_fpALUFlagsTest_q_3                                                   ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist15_frac_aSig_uid28_fpALUFlagsTest_b_1|                                                         ; 46 (46)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 23 (23)           ; 6 (6)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist15_frac_aSig_uid28_fpALUFlagsTest_b_1                                                         ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist16_exp_aSig_uid27_fpALUFlagsTest_b_2|                                                          ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist16_exp_aSig_uid27_fpALUFlagsTest_b_2                                                          ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist1_vStage_uid168_lzCountVal_uid91_fpALUFlagsTest_b_1|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist1_vStage_uid168_lzCountVal_uid91_fpALUFlagsTest_b_1                                           ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist2_vCount_uid166_lzCountVal_uid91_fpALUFlagsTest_q_1|                                           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist2_vCount_uid166_lzCountVal_uid91_fpALUFlagsTest_q_1                                           ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist4_fracGRS_uid90_fpALUFlagsTest_q_1|                                                            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist4_fracGRS_uid90_fpALUFlagsTest_q_1                                                            ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist5_effSub_uid58_fpALUFlagsTest_q_2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist5_effSub_uid58_fpALUFlagsTest_q_2                                                             ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist6_sigB_uid57_fpALUFlagsTest_b_1|                                                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist6_sigB_uid57_fpALUFlagsTest_b_1                                                               ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist7_sigB_uid57_fpALUFlagsTest_b_3|                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist7_sigB_uid57_fpALUFlagsTest_b_3                                                               ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist8_sigA_uid56_fpALUFlagsTest_b_1|                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist8_sigA_uid56_fpALUFlagsTest_b_1                                                               ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist9_sigA_uid56_fpALUFlagsTest_b_3|                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|niosv_g_dspba_delay_ver:redist9_sigA_uid56_fpALUFlagsTest_b_3                                                               ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                      |fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|                                                                              ; 243 (215)   ; 74 (33)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 133 (133)    ; 18 (2)            ; 92 (84)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst                                                                                                                       ; fp32_mult_cycloneivgx                                                                          ; NIOSV_G_SOC  ;
;                         |lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im0_component|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im0_component                                                       ; lpm_mult                                                                                       ; work         ;
;                            |mult_isu:auto_generated|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im0_component|mult_isu:auto_generated                               ; mult_isu                                                                                       ; work         ;
;                         |lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im11_component|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im11_component                                                      ; lpm_mult                                                                                       ; work         ;
;                            |mult_t6v:auto_generated|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im11_component|mult_t6v:auto_generated                              ; mult_t6v                                                                                       ; work         ;
;                         |lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im5_component|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im5_component                                                       ; lpm_mult                                                                                       ; work         ;
;                            |mult_75v:auto_generated|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im5_component|mult_75v:auto_generated                               ; mult_75v                                                                                       ; work         ;
;                         |lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im8_component|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im8_component                                                       ; lpm_mult                                                                                       ; work         ;
;                            |mult_75v:auto_generated|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im8_component|mult_75v:auto_generated                               ; mult_75v                                                                                       ; work         ;
;                         |niosv_g_dspba_delay_ver:excZ_x_uid16_fpMultFlagsTest_delay|                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:excZ_x_uid16_fpMultFlagsTest_delay                                                            ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:excZ_y_uid30_fpMultFlagsTest_delay|                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:excZ_y_uid30_fpMultFlagsTest_delay                                                            ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:expXIsMax_uid17_fpMultFlagsTest_delay|                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:expXIsMax_uid17_fpMultFlagsTest_delay                                                         ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:expXIsMax_uid31_fpMultFlagsTest_delay|                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:expXIsMax_uid31_fpMultFlagsTest_delay                                                         ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:fracXIsZero_uid18_fpMultFlagsTest_delay|                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:fracXIsZero_uid18_fpMultFlagsTest_delay                                                       ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:fracXIsZero_uid32_fpMultFlagsTest_delay|                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:fracXIsZero_uid32_fpMultFlagsTest_delay                                                       ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist0_normalizeBit_uid50_fpMultFlagsTest_b_1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:redist0_normalizeBit_uid50_fpMultFlagsTest_b_1                                                ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist1_signR_uid49_fpMultFlagsTest_q_3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:redist1_signR_uid49_fpMultFlagsTest_q_3                                                       ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist2_expSum_uid45_fpMultFlagsTest_q_3|                                                            ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 12 (12)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:redist2_expSum_uid45_fpMultFlagsTest_q_3                                                      ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist3_fracXIsZero_uid32_fpMultFlagsTest_q_3|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:redist3_fracXIsZero_uid32_fpMultFlagsTest_q_3                                                 ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist4_expXIsMax_uid31_fpMultFlagsTest_q_3|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:redist4_expXIsMax_uid31_fpMultFlagsTest_q_3                                                   ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist5_excZ_y_uid30_fpMultFlagsTest_q_3|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:redist5_excZ_y_uid30_fpMultFlagsTest_q_3                                                      ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist6_fracXIsZero_uid18_fpMultFlagsTest_q_3|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:redist6_fracXIsZero_uid18_fpMultFlagsTest_q_3                                                 ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist7_expXIsMax_uid17_fpMultFlagsTest_q_3|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:redist7_expXIsMax_uid17_fpMultFlagsTest_q_3                                                   ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:redist8_excZ_x_uid16_fpMultFlagsTest_q_3|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:redist8_excZ_x_uid16_fpMultFlagsTest_q_3                                                      ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:signR_uid49_fpMultFlagsTest_delay|                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:signR_uid49_fpMultFlagsTest_delay                                                             ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                         |niosv_g_dspba_delay_ver:stickyRangeComparator_uid60_fpMultFlagsTest_delay|                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|niosv_g_dspba_delay_ver:stickyRangeComparator_uid60_fpMultFlagsTest_delay                                             ; niosv_g_dspba_delay_ver                                                                        ; NIOSV_G_SOC  ;
;                |niosv_g_instr_cache:icache_inst|                                                                                                      ; 314 (314)   ; 147 (147)                 ; 0 (0)         ; 142336      ; 18   ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (114)    ; 33 (33)           ; 167 (167)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst                                                                                                                                                                                                                                                               ; niosv_g_instr_cache                                                                            ; NIOSV_G_SOC  ;
;                   |niosv_ram:non_ecc_iram.icache_iram|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_iram                                                                                                                                                                                                                            ; niosv_ram                                                                                      ; NIOSV_G_SOC  ;
;                      |altsyncram:ram_no_ecc.data_ram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_iram|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                                             ; altsyncram                                                                                     ; work         ;
;                         |altsyncram_vap1:auto_generated|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_iram|altsyncram:ram_no_ecc.data_ram|altsyncram_vap1:auto_generated                                                                                                                                                              ; altsyncram_vap1                                                                                ; work         ;
;                   |niosv_ram:non_ecc_iram.icache_tag_ram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 11264       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram                                                                                                                                                                                                                         ; niosv_ram                                                                                      ; NIOSV_G_SOC  ;
;                      |altsyncram:ram_no_ecc.data_ram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 11264       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                                          ; altsyncram                                                                                     ; work         ;
;                         |altsyncram_nnj1:auto_generated|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 11264       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_nnj1:auto_generated                                                                                                                                                           ; altsyncram_nnj1                                                                                ; work         ;
;                |niosv_multiplier:gen_muldiv.mul_inst|                                                                                                 ; 174 (39)    ; 132 (35)                  ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 42 (4)       ; 8 (3)             ; 124 (32)         ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst                                                                                                                                                                                                                                                          ; niosv_multiplier                                                                               ; NIOSV_G_SOC  ;
;                   |altera_mult_add:dsp_mult_inst|                                                                                                     ; 135 (0)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 38 (0)       ; 5 (0)             ; 92 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst                                                                                                                                                                                                                            ; altera_mult_add                                                                                ; work         ;
;                      |altera_mult_add_6fo2:auto_generated|                                                                                            ; 135 (0)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 38 (0)       ; 5 (0)             ; 92 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated                                                                                                                                                                                        ; altera_mult_add_6fo2                                                                           ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                    ; 135 (0)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 38 (0)       ; 5 (0)             ; 92 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                               ; altera_mult_add_rtl                                                                            ; work         ;
;                            |ama_data_split_reg_ext_function:dataa_split|                                                                              ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                                                   ; ama_data_split_reg_ext_function                                                                ; work         ;
;                               |ama_dynamic_signed_function:data0_signed_extension_block|                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block                                          ; ama_dynamic_signed_function                                                                    ; work         ;
;                            |ama_data_split_reg_ext_function:datab_split|                                                                              ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                                                   ; ama_data_split_reg_ext_function                                                                ; work         ;
;                               |ama_dynamic_signed_function:data0_signed_extension_block|                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block                                          ; ama_dynamic_signed_function                                                                    ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                                 ; 133 (0)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 36 (0)       ; 5 (0)             ; 92 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                      ; ama_multiplier_function                                                                        ; work         ;
;                               |ama_register_function:multiplier_register_block_0|                                                                     ; 96 (96)     ; 61 (61)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 4 (4)             ; 57 (57)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                    ; ama_register_function                                                                          ; work         ;
;                               |lpm_mult:Mult0|                                                                                                        ; 83 (0)      ; 36 (0)                    ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 81 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                       ; lpm_mult                                                                                       ; work         ;
;                                  |mult_kp01:auto_generated|                                                                                           ; 83 (83)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 81 (81)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated                                                              ; mult_kp01                                                                                      ; work         ;
;                |niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst                                                                                                                                                                                                                                               ; niosv_reg_file                                                                                 ; NIOSV_G_SOC  ;
;                   |niosv_ram:non_ecc_regfile.gen_reg_file_c.reg_file_c|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst|niosv_ram:non_ecc_regfile.gen_reg_file_c.reg_file_c                                                                                                                                                                                           ; niosv_ram                                                                                      ; NIOSV_G_SOC  ;
;                      |altsyncram:ram_no_ecc.data_ram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst|niosv_ram:non_ecc_regfile.gen_reg_file_c.reg_file_c|altsyncram:ram_no_ecc.data_ram                                                                                                                                                            ; altsyncram                                                                                     ; work         ;
;                         |altsyncram_71p1:auto_generated|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst|niosv_ram:non_ecc_regfile.gen_reg_file_c.reg_file_c|altsyncram:ram_no_ecc.data_ram|altsyncram_71p1:auto_generated                                                                                                                             ; altsyncram_71p1                                                                                ; work         ;
;                   |niosv_ram:non_ecc_regfile.reg_file_a|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a                                                                                                                                                                                                          ; niosv_ram                                                                                      ; NIOSV_G_SOC  ;
;                      |altsyncram:ram_no_ecc.data_ram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                           ; altsyncram                                                                                     ; work         ;
;                         |altsyncram_71p1:auto_generated|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a|altsyncram:ram_no_ecc.data_ram|altsyncram_71p1:auto_generated                                                                                                                                            ; altsyncram_71p1                                                                                ; work         ;
;                   |niosv_ram:non_ecc_regfile.reg_file_b|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b                                                                                                                                                                                                          ; niosv_ram                                                                                      ; NIOSV_G_SOC  ;
;                      |altsyncram:ram_no_ecc.data_ram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                           ; altsyncram                                                                                     ; work         ;
;                         |altsyncram_71p1:auto_generated|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b|altsyncram:ram_no_ecc.data_ram|altsyncram_71p1:auto_generated                                                                                                                                            ; altsyncram_71p1                                                                                ; work         ;
;                |niosv_reg_file:gp_reg_file_inst|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gp_reg_file_inst                                                                                                                                                                                                                                                               ; niosv_reg_file                                                                                 ; NIOSV_G_SOC  ;
;                   |niosv_ram:non_ecc_regfile.reg_file_a|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a                                                                                                                                                                                                                          ; niosv_ram                                                                                      ; NIOSV_G_SOC  ;
;                      |altsyncram:ram_no_ecc.data_ram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                                           ; altsyncram                                                                                     ; work         ;
;                         |altsyncram_71p1:auto_generated|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a|altsyncram:ram_no_ecc.data_ram|altsyncram_71p1:auto_generated                                                                                                                                                            ; altsyncram_71p1                                                                                ; work         ;
;                   |niosv_ram:non_ecc_regfile.reg_file_b|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b                                                                                                                                                                                                                          ; niosv_ram                                                                                      ; NIOSV_G_SOC  ;
;                      |altsyncram:ram_no_ecc.data_ram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                                           ; altsyncram                                                                                     ; work         ;
;                         |altsyncram_71p1:auto_generated|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b|altsyncram:ram_no_ecc.data_ram|altsyncram_71p1:auto_generated                                                                                                                                                            ; altsyncram_71p1                                                                                ; work         ;
;          |niosv_dm_top:dbg_mod|                                                                                                                       ; 849 (0)     ; 623 (0)                   ; 0 (0)         ; 2176        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 226 (0)      ; 323 (0)           ; 300 (0)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod                                                                                                                                                                                                                                                                                                                                                                ; niosv_dm_top                                                                                   ; NIOSV_G_SOC  ;
;             |niosv_debug_module:dm_inst|                                                                                                              ; 445 (445)   ; 222 (222)                 ; 0 (0)         ; 2176        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 211 (211)    ; 56 (56)           ; 178 (178)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst                                                                                                                                                                                                                                                                                                                                     ; niosv_debug_module                                                                             ; NIOSV_G_SOC  ;
;                |niosv_debug_rom:dbg_rom_inst|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1856        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst                                                                                                                                                                                                                                                                                                        ; niosv_debug_rom                                                                                ; NIOSV_G_SOC  ;
;                   |altsyncram:Mux27_rtl_0|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1856        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst|altsyncram:Mux27_rtl_0                                                                                                                                                                                                                                                                                 ; altsyncram                                                                                     ; work         ;
;                      |altsyncram_gm41:auto_generated|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1856        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst|altsyncram:Mux27_rtl_0|altsyncram_gm41:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_gm41                                                                                ; work         ;
;                |niosv_ram:niosv_dm_csr_mem_inst|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst                                                                                                                                                                                                                                                                                                     ; niosv_ram                                                                                      ; NIOSV_G_SOC  ;
;                   |altsyncram:ram_no_ecc.data_ram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                                                                                                                      ; altsyncram                                                                                     ; work         ;
;                      |altsyncram_coj1:auto_generated|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_coj1                                                                                ; work         ;
;             |niosv_dm_jtag2mm:dtm_inst|                                                                                                               ; 417 (179)   ; 401 (162)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 267 (50)          ; 135 (117)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst                                                                                                                                                                                                                                                                                                                                      ; niosv_dm_jtag2mm                                                                               ; NIOSV_G_SOC  ;
;                |altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|                                                                                 ; 136 (0)     ; 136 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 121 (0)           ; 15 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                                                                          ; 136 (88)    ; 136 (88)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 121 (82)          ; 15 (6)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                                    ; 44 (44)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 36 (36)           ; 8 (8)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                                                            ; altera_avalon_st_pipeline_base                                                                 ; NIOSV_G_SOC  ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|                                                                                 ; 103 (0)     ; 103 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 96 (0)            ; 7 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                                                                          ; 103 (66)    ; 103 (66)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 96 (60)           ; 7 (6)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                                    ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                                                            ; altera_avalon_st_pipeline_base                                                                 ; NIOSV_G_SOC  ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |sld_virtual_jtag_basic:vjtag_inst|                                                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst                                                                                                                                                                                                                                                                                                    ; sld_virtual_jtag_basic                                                                         ; work         ;
;          |niosv_timer_msip:timer_module|                                                                                                              ; 317 (317)   ; 164 (164)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (152)    ; 18 (18)           ; 147 (147)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module                                                                                                                                                                                                                                                                                                                                                       ; niosv_timer_msip                                                                               ; NIOSV_G_SOC  ;
;       |NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|                                                                                       ; 463 (368)   ; 229 (139)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 234 (229)    ; 41 (1)            ; 188 (141)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data                                                                                                                                                                                                                                                                                                                                                                 ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA                                                              ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module:the_NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module|                              ; 95 (95)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 40 (40)           ; 50 (50)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module:the_NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module                                           ; NIOSV_G_SOC  ;
;       |NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com|                                                                                                   ; 131 (0)     ; 94 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 9 (0)             ; 87 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com                                                                                                                                                                                                                                                                                                                                                                             ; NIOSV_G_SOC_SERIAL_UART_COM                                                                    ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_SERIAL_UART_COM_regs:the_NIOSV_G_SOC_SERIAL_UART_COM_regs|                                                                      ; 46 (46)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 8 (8)             ; 30 (30)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com|NIOSV_G_SOC_SERIAL_UART_COM_regs:the_NIOSV_G_SOC_SERIAL_UART_COM_regs                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_SERIAL_UART_COM_regs                                                               ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx|                                                                          ; 55 (54)     ; 38 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 1 (0)             ; 37 (37)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx                                                                                                                                                                                                                                                                                                           ; NIOSV_G_SOC_SERIAL_UART_COM_rx                                                                 ; NIOSV_G_SOC  ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                       ; altera_std_synchronizer                                                                        ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_SERIAL_UART_COM_tx:the_NIOSV_G_SOC_SERIAL_UART_COM_tx|                                                                          ; 37 (37)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 27 (27)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com|NIOSV_G_SOC_SERIAL_UART_COM_tx:the_NIOSV_G_SOC_SERIAL_UART_COM_tx                                                                                                                                                                                                                                                                                                           ; NIOSV_G_SOC_SERIAL_UART_COM_tx                                                                 ; NIOSV_G_SOC  ;
;       |NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|                                                                                               ; 5263 (0)    ; 3038 (0)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2152 (0)     ; 723 (0)           ; 2388 (0)         ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                         ; NIOSV_G_SOC_mm_interconnect_0                                                                  ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                                      ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_mm_interconnect_0_cmd_demux                                                        ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                          ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 4 (4)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_mm_interconnect_0_cmd_demux                                                        ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                                                                  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                                                                                               ; NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002                                                    ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                          ; 32 (29)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 1 (1)             ; 28 (25)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_mm_interconnect_0_cmd_mux                                                          ; NIOSV_G_SOC  ;
;             |altera_merlin_arbitrator:arb|                                                                                                            ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                                                       ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_mm_interconnect_0_cmd_mux                                                          ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                                          ; 22 (19)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 18 (15)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_mm_interconnect_0_cmd_mux                                                          ; NIOSV_G_SOC  ;
;             |altera_merlin_arbitrator:arb|                                                                                                            ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                                                       ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                                          ; 27 (24)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 0 (0)             ; 18 (14)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_mm_interconnect_0_cmd_mux                                                          ; NIOSV_G_SOC  ;
;             |altera_merlin_arbitrator:arb|                                                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                                                       ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                                          ; 18 (15)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 11 (7)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_mm_interconnect_0_cmd_mux                                                          ; NIOSV_G_SOC  ;
;             |altera_merlin_arbitrator:arb|                                                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                                                       ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                                          ; 25 (20)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (17)      ; 0 (0)             ; 5 (3)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_mm_interconnect_0_cmd_mux                                                          ; NIOSV_G_SOC  ;
;             |altera_merlin_arbitrator:arb|                                                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                                                       ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                                          ; 25 (22)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (7)        ; 0 (0)             ; 17 (13)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_mm_interconnect_0_cmd_mux                                                          ; NIOSV_G_SOC  ;
;             |altera_merlin_arbitrator:arb|                                                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                                                       ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                                          ; 49 (46)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 43 (39)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_mm_interconnect_0_cmd_mux                                                          ; NIOSV_G_SOC  ;
;             |altera_merlin_arbitrator:arb|                                                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                                                       ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                              ; 29 (26)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (11)      ; 0 (0)             ; 17 (13)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                           ; NIOSV_G_SOC_mm_interconnect_0_cmd_mux                                                          ; NIOSV_G_SOC  ;
;             |altera_merlin_arbitrator:arb|                                                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                                                                       ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                                      ; 92 (79)     ; 9 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (3)        ; 2 (2)             ; 81 (73)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_arbitrator:arb|                                                                                                            ; 14 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (3)        ; 0 (0)             ; 8 (6)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                                       ; NIOSV_G_SOC  ;
;                |altera_merlin_arb_adder:adder|                                                                                                        ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                        ; altera_merlin_arb_adder                                                                        ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                                      ; 60 (54)     ; 7 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (12)      ; 1 (1)             ; 44 (39)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_arbitrator:arb|                                                                                                            ; 8 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 5 (4)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                                       ; NIOSV_G_SOC  ;
;                |altera_merlin_arb_adder:adder|                                                                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                        ; altera_merlin_arb_adder                                                                        ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                                                                      ; 77 (65)     ; 7 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (56)      ; 0 (0)             ; 12 (9)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_arbitrator:arb|                                                                                                            ; 12 (9)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (6)        ; 0 (0)             ; 3 (3)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                                       ; NIOSV_G_SOC  ;
;                |altera_merlin_arb_adder:adder|                                                                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                        ; altera_merlin_arb_adder                                                                        ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_router:router_001|                                                                                            ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                                         ; NIOSV_G_SOC_mm_interconnect_0_router                                                           ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_router:router|                                                                                                ; 26 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                             ; NIOSV_G_SOC_mm_interconnect_0_router                                                           ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_router_002:router_003|                                                                                        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_mm_interconnect_0_router_002                                                       ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_router_006:router_006|                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_mm_interconnect_0_router_006                                                       ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_router_006:router_008|                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_router_006:router_008                                                                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_mm_interconnect_0_router_006                                                       ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_router_010:router_010|                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_router_010:router_010                                                                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_mm_interconnect_0_router_010                                                       ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_mm_interconnect_0_rsp_demux                                                        ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_mm_interconnect_0_rsp_demux                                                        ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_mm_interconnect_0_rsp_demux                                                        ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_mm_interconnect_0_rsp_demux                                                        ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_mm_interconnect_0_rsp_demux                                                        ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_mm_interconnect_0_rsp_demux                                                        ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                               ; NIOSV_G_SOC_mm_interconnect_0_rsp_demux_001                                                    ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                                                               ; NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002                                                    ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                                                               ; NIOSV_G_SOC_mm_interconnect_0_rsp_demux_004                                                    ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_rsp_demux_004:rsp_demux_006|                                                                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_004:rsp_demux_006                                                                                                                                                                                                                                                                                                               ; NIOSV_G_SOC_mm_interconnect_0_rsp_demux_004                                                    ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                                                                               ; NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005                                                    ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                          ; 231 (231)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 128 (128)    ; 0 (0)             ; 103 (103)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                       ; NIOSV_G_SOC_mm_interconnect_0_rsp_mux                                                          ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                           ; NIOSV_G_SOC_mm_interconnect_0_rsp_mux                                                          ; NIOSV_G_SOC  ;
;          |NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_003|                                                                                      ; 91 (91)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 32 (32)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002                                                      ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|                                                                               ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 7 (7)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|                                                                                 ; 36 (36)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 7 (7)             ; 23 (23)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|                                                                  ; 25 (25)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 4 (4)             ; 19 (19)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|                                                                    ; 34 (34)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 7 (7)             ; 23 (23)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|                                                                  ; 38 (38)     ; 18 (18)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 1 (1)             ; 18 (18)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;             |altsyncram:mem_rtl_0|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                          ; altsyncram                                                                                     ; work         ;
;                |altsyncram_uvg1:auto_generated|                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated                                                                                                                                                                                                                                           ; altsyncram_uvg1                                                                                ; work         ;
;          |altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|                                                                    ; 48 (48)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 7 (7)             ; 30 (30)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:gpi0_btn_s1_agent_rdata_fifo|                                                                                         ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_btn_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:gpi0_btn_s1_agent_rsp_fifo|                                                                                           ; 34 (34)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 6 (6)             ; 22 (22)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_btn_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|                                                                                       ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 10 (10)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|                                                                                         ; 34 (34)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 7 (7)             ; 21 (21)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|                                                                                        ; 21 (21)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 18 (18)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|                                                                                          ; 34 (34)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 7 (7)             ; 21 (21)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:jtag_uart_com_avalon_jtag_slave_agent_rdata_fifo|                                                                     ; 51 (51)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 48 (48)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_com_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:jtag_uart_com_avalon_jtag_slave_agent_rsp_fifo|                                                                       ; 34 (34)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 6 (6)             ; 25 (25)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_com_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rdata_fifo|                                                                                ; 129 (129)   ; 99 (99)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 51 (51)           ; 48 (48)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rdata_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rsp_fifo|                                                                                  ; 53 (53)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 14 (14)           ; 31 (31)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|                                                                          ; 104 (104)   ; 99 (99)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 32 (32)           ; 67 (67)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rsp_fifo|                                                                            ; 49 (49)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 14 (14)           ; 28 (28)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo|                                                                            ; 189 (189)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 79 (79)           ; 92 (92)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|                                                                              ; 174 (174)   ; 160 (160)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 22 (22)           ; 138 (138)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:serial_uart_com_s1_agent_rdata_fifo|                                                                                  ; 26 (26)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 22 (22)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:serial_uart_com_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:serial_uart_com_s1_agent_rsp_fifo|                                                                                    ; 33 (33)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 5 (5)             ; 23 (23)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:serial_uart_com_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_sc_fifo:soc_sys_id_control_slave_agent_rsp_fifo|                                                                              ; 29 (29)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 6 (6)             ; 19 (19)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_sys_id_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                                          ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                       ; 168 (0)     ; 166 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 92 (0)            ; 74 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 168 (164)   ; 166 (162)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 92 (89)           ; 74 (74)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                                       ; 62 (0)      ; 58 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 43 (0)            ; 16 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 62 (58)     ; 58 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 43 (40)           ; 16 (15)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                                       ; 48 (0)      ; 46 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 19 (0)            ; 27 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 48 (44)     ; 46 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 19 (16)           ; 27 (27)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                                       ; 92 (0)      ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 17 (0)            ; 73 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 92 (88)     ; 90 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 17 (16)           ; 73 (70)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                                       ; 45 (0)      ; 42 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 20 (0)            ; 23 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 45 (41)     ; 42 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 20 (17)           ; 23 (23)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                                       ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 2 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 4 (1)       ; 3 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 2 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                                       ; 82 (0)      ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 29 (0)            ; 51 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 82 (78)     ; 80 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 29 (27)           ; 51 (49)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                                       ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 4 (0)             ; 3 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 8 (4)       ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (1)             ; 3 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                                       ; 25 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 8 (0)             ; 16 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 25 (21)     ; 24 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 8 (5)             ; 16 (16)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                                       ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 3 (0)             ; 3 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 7 (3)       ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (0)             ; 3 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                                       ; 74 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 39 (0)            ; 33 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 74 (70)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 39 (36)           ; 33 (33)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                                       ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 3 (0)             ; 3 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 7 (3)       ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (1)             ; 3 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                                       ; 73 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 38 (0)            ; 34 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 73 (69)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 38 (35)           ; 34 (34)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                                                       ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 3 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 7 (3)       ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (1)             ; 3 (3)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                                                       ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 6 (0)             ; 7 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 15 (11)     ; 12 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 6 (2)             ; 7 (7)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                           ; 80 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 56 (0)            ; 23 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser                                                       ; NIOSV_G_SOC  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                ; 80 (76)     ; 78 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 56 (54)           ; 23 (22)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                                                                 ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                          ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                          ; altera_std_synchronizer_nocut                                                                  ; NIOSV_G_SOC  ;
;          |altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|                                                                                 ; 158 (32)    ; 34 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (18)      ; 0 (0)             ; 73 (14)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_axi_master_ni                                                                    ; NIOSV_G_SOC  ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                                   ; 126 (126)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 0 (0)             ; 59 (59)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                        ; altera_merlin_address_alignment                                                                ; NIOSV_G_SOC  ;
;          |altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|                                                                            ; 138 (0)     ; 54 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (0)       ; 2 (0)             ; 62 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter                                                                                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                                                                    ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                         ; 138 (138)   ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 2 (2)             ; 62 (62)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|                                                               ; 137 (0)     ; 65 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 1 (0)             ; 78 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter                                                                                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                                                                    ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                         ; 137 (137)   ; 65 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 1 (1)             ; 78 (78)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                            ; altera_merlin_burst_adapter_13_1                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|                                                               ; 406 (0)     ; 146 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 212 (0)      ; 9 (0)             ; 185 (0)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter                                                                                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                                                                    ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                         ; 406 (356)   ; 146 (146)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 212 (162)    ; 9 (9)             ; 185 (178)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                            ; altera_merlin_burst_adapter_13_1                                                               ; NIOSV_G_SOC  ;
;                |altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment|                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment                                                                                                                                    ; altera_merlin_burst_adapter_burstwrap_increment                                                ; NIOSV_G_SOC  ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                                              ; 49 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (25)      ; 0 (0)             ; 7 (7)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                                    ; altera_merlin_burst_adapter_min                                                                ; NIOSV_G_SOC  ;
;                   |altera_merlin_burst_adapter_subtractor:ab_sub|                                                                                     ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                                                                                                      ; altera_merlin_burst_adapter_subtractor                                                         ; NIOSV_G_SOC  ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract                                                                           ; altera_merlin_burst_adapter_adder                                                              ; NIOSV_G_SOC  ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                                                                      ; altera_merlin_burst_adapter_subtractor                                                         ; NIOSV_G_SOC  ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                                     ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract                                                                           ; altera_merlin_burst_adapter_adder                                                              ; NIOSV_G_SOC  ;
;                   |altera_merlin_burst_adapter_subtractor:bc_sub|                                                                                     ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                                                                                      ; altera_merlin_burst_adapter_subtractor                                                         ; NIOSV_G_SOC  ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract                                                                           ; altera_merlin_burst_adapter_adder                                                              ; NIOSV_G_SOC  ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                                                     ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                                      ; altera_merlin_burst_adapter_subtractor                                                         ; NIOSV_G_SOC  ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                                     ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                                                           ; altera_merlin_burst_adapter_adder                                                              ; NIOSV_G_SOC  ;
;          |altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|                                                                                      ; 107 (0)     ; 47 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 48 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter                                                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                                                                    ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                         ; 107 (107)   ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 48 (48)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|                                                                                    ; 109 (0)     ; 49 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 51 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                                                                    ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                         ; 109 (109)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 0 (0)             ; 51 (51)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|                                                                                     ; 117 (0)     ; 55 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 0 (0)             ; 55 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter                                                                                                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                                                                    ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                         ; 117 (117)   ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 55 (55)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter_13_1                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|                                                                  ; 110 (0)     ; 52 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 1 (0)             ; 52 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                                                                    ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                         ; 110 (110)   ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 1 (1)             ; 52 (52)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                               ; altera_merlin_burst_adapter_13_1                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|                                                                             ; 224 (0)     ; 104 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (0)      ; 7 (0)             ; 97 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter                                                                                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                                                                    ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                         ; 224 (224)   ; 104 (104)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (120)    ; 7 (7)             ; 97 (97)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                          ; altera_merlin_burst_adapter_13_1                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|                                                                       ; 149 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (0)       ; 1 (0)             ; 78 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter                                                                                                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                                                                    ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                         ; 149 (149)   ; 79 (79)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (70)      ; 1 (1)             ; 78 (78)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter_13_1                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|                                                                         ; 269 (0)     ; 108 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 159 (0)      ; 0 (0)             ; 110 (0)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter                                                                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                                                                    ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                         ; 269 (269)   ; 108 (108)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 159 (159)    ; 0 (0)             ; 110 (110)        ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|                                                                               ; 118 (0)     ; 57 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 5 (0)             ; 52 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter                                                                                                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                                                                    ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                         ; 118 (118)   ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 5 (5)             ; 52 (52)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                            ; altera_merlin_burst_adapter_13_1                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_burst_adapter:soc_sys_id_control_slave_burst_adapter|                                                                         ; 77 (0)      ; 34 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 34 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:soc_sys_id_control_slave_burst_adapter                                                                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                                                                    ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                         ; 77 (77)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 34 (34)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:soc_sys_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_agent:altpll_clks_pll_slave_agent|                                                                                      ; 40 (7)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (6)       ; 0 (0)             ; 17 (1)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                           ; 33 (33)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 16 (16)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_agent:epcs_flash_controller_prog_avl_csr_agent|                                                                         ; 44 (11)     ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (11)      ; 0 (0)             ; 16 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_csr_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                           ; 33 (33)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 16 (16)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent|                                                                         ; 51 (13)     ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (6)       ; 0 (0)             ; 25 (7)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                           ; 38 (38)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 18 (18)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_agent:gpi0_btn_s1_agent|                                                                                                ; 40 (10)     ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (8)       ; 0 (0)             ; 16 (2)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpi0_btn_s1_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                           ; 30 (30)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 14 (14)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpi0_btn_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_agent:gpi1_dipsw_s1_agent|                                                                                              ; 40 (10)     ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (9)       ; 0 (0)             ; 15 (1)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpi1_dipsw_s1_agent                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                           ; 30 (30)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 14 (14)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpi1_dipsw_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_agent:gpo2_ledg_s1_agent|                                                                                               ; 40 (10)     ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (8)       ; 0 (0)             ; 14 (2)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpo2_ledg_s1_agent                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                           ; 30 (30)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 12 (12)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpo2_ledg_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_agent:jtag_uart_com_avalon_jtag_slave_agent|                                                                            ; 35 (5)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (4)       ; 0 (0)             ; 15 (1)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_com_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                           ; 30 (30)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 14 (14)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_com_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_agent:niosv_g_cpu_dm_agent_agent|                                                                                       ; 35 (5)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (3)       ; 0 (0)             ; 13 (2)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosv_g_cpu_dm_agent_agent                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                           ; 30 (30)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 11 (11)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosv_g_cpu_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_agent:niosv_g_cpu_timer_sw_agent_agent|                                                                                 ; 36 (5)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (4)       ; 0 (0)             ; 12 (1)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosv_g_cpu_timer_sw_agent_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                           ; 31 (31)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 11 (11)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosv_g_cpu_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_agent:sdram_controller_data_s1_agent|                                                                                   ; 52 (8)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (7)       ; 0 (0)             ; 16 (1)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_data_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                           ; 44 (44)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 15 (15)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_agent:serial_uart_com_s1_agent|                                                                                         ; 39 (9)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (7)       ; 0 (0)             ; 16 (2)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:serial_uart_com_s1_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                           ; 30 (30)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 14 (14)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:serial_uart_com_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_agent:soc_sys_id_control_slave_agent|                                                                                   ; 32 (2)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (1)       ; 0 (0)             ; 16 (1)           ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_sys_id_control_slave_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                                                      ; NIOSV_G_SOC  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                           ; 30 (30)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                                                               ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_translator:altpll_clks_pll_slave_translator|                                                                            ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                                                 ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|                                                               ; 65 (65)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 19 (19)           ; 41 (41)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                                                 ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_translator:gpi0_btn_s1_translator|                                                                                      ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi0_btn_s1_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                                                                 ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_translator:gpi1_dipsw_s1_translator|                                                                                    ; 10 (10)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 5 (5)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                                                 ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_translator:gpo2_ledg_s1_translator|                                                                                     ; 14 (14)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                                                                 ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_translator:jtag_uart_com_avalon_jtag_slave_translator|                                                                  ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 20 (20)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_com_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                                                 ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_translator:serial_uart_com_s1_translator|                                                                               ; 15 (15)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 7 (7)             ; 6 (6)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:serial_uart_com_s1_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                                                 ; NIOSV_G_SOC  ;
;          |altera_merlin_slave_translator:soc_sys_id_control_slave_translator|                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 3 (3)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sys_id_control_slave_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                                                                 ; NIOSV_G_SOC  ;
;          |altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|                                                                   ; 25 (25)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 11 (11)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter                                                                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                                                                  ; NIOSV_G_SOC  ;
;          |altera_merlin_width_adapter:sdram_controller_data_s1_cmd_width_adapter|                                                                     ; 97 (97)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 1 (1)             ; 39 (39)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_data_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                                                                    ; NIOSV_G_SOC  ;
;          |altera_merlin_width_adapter:sdram_controller_data_s1_rsp_width_adapter|                                                                     ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_data_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                                                                    ; NIOSV_G_SOC  ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                                                               ; altera_irq_clock_crosser                                                                       ; NIOSV_G_SOC  ;
;          |altera_std_synchronizer_bundle:sync|                                                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                           ; altera_std_synchronizer_bundle                                                                 ; NIOSV_G_SOC  ;
;             |altera_std_synchronizer:sync[0].u|                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                         ; altera_std_synchronizer                                                                        ; NIOSV_G_SOC  ;
;       |altera_reset_controller:rst_controller_001|                                                                                                    ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                                                                        ; NIOSV_G_SOC  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                                                      ; NIOSV_G_SOC  ;
;       |altera_reset_controller:rst_controller|                                                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                                                        ; NIOSV_G_SOC  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                                                      ; NIOSV_G_SOC  ;
;    |sld_hub:auto_hub|                                                                                                                                 ; 170 (1)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (1)       ; 14 (0)            ; 75 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                                                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|               ; 169 (0)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 14 (0)            ; 75 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                                                                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                         ; 169 (0)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 14 (0)            ; 75 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                  ; alt_sld_fab                                                                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                     ; 169 (7)     ; 89 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (1)       ; 14 (0)            ; 75 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                                                                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                                  ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 4 (4)            ; |niosv_g_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                                                                                                                          ; alt_sld_fab_alt_sld_fab_ident                                                                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                          ; 156 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (0)       ; 14 (0)            ; 71 (0)           ; |niosv_g_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric                                                              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                      ; 156 (111)   ; 83 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (54)      ; 14 (12)           ; 71 (46)          ; |niosv_g_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                     ; sld_jtag_hub                                                                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                        ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |niosv_g_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                             ; sld_rom_sr                                                                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                      ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |niosv_g_soc_epcs_sdram_iic_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                           ; sld_shadow_jsm                                                                                 ; altera_sld   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name                                                                                                                                                                                                                                                                                                                             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+----------+----------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CKE                                                                                                                                                                                                                                                                                                                        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                                                        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                                                       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                                                     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                                                     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                                                       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; LEDG[0]                                                                                                                                                                                                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[1]                                                                                                                                                                                                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[2]                                                                                                                                                                                                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[3]                                                                                                                                                                                                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[4]                                                                                                                                                                                                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[5]                                                                                                                                                                                                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[6]                                                                                                                                                                                                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[7]                                                                                                                                                                                                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; UART_TXD                                                                                                                                                                                                                                                                                                                         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                                      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                                      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                                      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                                      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                                      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                                      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                                      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                                      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                                      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                                      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                                     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                                     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                                     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                                     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                                     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                                     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; EXT_CLK_50M                                                                                                                                                                                                                                                                                                                      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; BTN_RESET_n                                                                                                                                                                                                                                                                                                                      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; BTN_USER_n                                                                                                                                                                                                                                                                                                                       ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; DIPSW[0]                                                                                                                                                                                                                                                                                                                         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; DIPSW[1]                                                                                                                                                                                                                                                                                                                         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; DIPSW[3]                                                                                                                                                                                                                                                                                                                         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; DIPSW[2]                                                                                                                                                                                                                                                                                                                         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; UART_RXD                                                                                                                                                                                                                                                                                                                         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                            ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; EXT_CLK_50M                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; BTN_RESET_n                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - pwrup_timer[1]                                                                                                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - pwrup_timer[2]                                                                                                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - pwrup_timer[3]                                                                                                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - pwrup_timer[4]                                                                                                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - pwrup_timer[5]                                                                                                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - pwrup_timer[6]                                                                                                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - pwrup_timer[7]                                                                                                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                       ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                       ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                       ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                       ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                       ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                       ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                       ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                                                                                                       ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11]                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; 0                 ; 6       ;
;      - pll_areset                                                                                                                                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                             ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                              ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                        ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                           ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                           ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                           ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                           ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                    ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                              ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                            ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                    ; 0                 ; 6       ;
;      - pwrup_timer[0]                                                                                                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                                                                                                           ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                           ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                              ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                                                                                                           ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                              ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                              ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                        ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                        ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                    ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                    ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                                            ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                                                                            ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][127]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                   ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                               ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                               ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                        ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                        ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                         ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                                                                                                         ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                                                                                                         ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                                                                                                                       ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                        ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10]                                                                                ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]                                                                                 ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]                                                                                ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                             ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                        ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                        ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                        ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                        ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                   ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                   ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                  ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[127]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                          ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                            ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                            ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][128]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                         ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                         ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                    ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                    ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                             ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                    ; 0                 ; 6       ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                           ; 0                 ; 6       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0               ;                   ;         ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]~feeder ; 1                 ; 6       ;
; BTN_USER_n                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; DIPSW[0]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; DIPSW[1]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; DIPSW[3]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; DIPSW[2]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; UART_RXD                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                   ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                          ; Location              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; BTN_RESET_n                                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_J15               ; 189     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; EXT_CLK_50M                                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_R8                ; 183     ; Clock                                 ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; EXT_CLK_50M                                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_R8                ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Equal0~2                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X47_Y16_N26    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                                                     ; PLL_4                 ; 7114    ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[2]                                                                                                                                                                                                                                                                                                     ; PLL_4                 ; 1182    ; Clock                                 ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_locked                                                                                                                                                                                                                                                                                                     ; PLL_4                 ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|comb~0                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X48_Y19_N2     ; 2       ; Async. clear                          ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                                                               ; FF_X40_Y31_N13        ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                                                                 ; FF_X39_Y33_N5         ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                                                                ; FF_X38_Y33_N7         ; 66      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|comb~1                                                                                                        ; LCCOMB_X40_Y33_N28    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|comb~11                                                                                                       ; LCCOMB_X40_Y33_N18    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|comb~13                                                                                                       ; LCCOMB_X41_Y31_N8     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|comb~14                                                                                                       ; LCCOMB_X43_Y32_N14    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|comb~15                                                                                                       ; LCCOMB_X38_Y33_N22    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|comb~18                                                                                                       ; LCCOMB_X41_Y31_N22    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|comb~8                                                                                                        ; LCCOMB_X43_Y33_N8     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_reg                                                                                                    ; FF_X41_Y32_N29        ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|power_up_reg                                                                                                  ; FF_X46_Y31_N11        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|_~0                                              ; LCCOMB_X38_Y33_N26    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full~5                 ; LCCOMB_X38_Y33_N16    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|_~0 ; LCCOMB_X39_Y33_N26    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|valid_wreq~0             ; LCCOMB_X38_Y32_N4     ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|_~0                              ; LCCOMB_X38_Y32_N30    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sid_load                                                                                                      ; LCCOMB_X43_Y32_N28    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_addr_reg_ena[0]~1                                                                                        ; LCCOMB_X43_Y30_N30    ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_asmi_opcode_reg_ena[0]                                                                                   ; LCCOMB_X40_Y32_N30    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_bulk_erase_reg_ena                                                                                       ; LCCOMB_X40_Y31_N2     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_pgwrbuf_dataout_ena[0]~0                                                                                 ; LCCOMB_X38_Y31_N20    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_read_data_reg_ena[0]~0                                                                                   ; LCCOMB_X40_Y32_N2     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_read_dout_reg_ena[0]~0                                                                                   ; LCCOMB_X43_Y33_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_statreg_int_ena[0]~1                                                                                     ; LCCOMB_X43_Y32_N10    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_statreg_out_ena~0                                                                                        ; LCCOMB_X43_Y32_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_write_prot_reg_ena                                                                                       ; LCCOMB_X44_Y32_N10    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|wire_wrstat_dreg_ena[0]~2                                                                                     ; LCCOMB_X40_Y30_N18    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|Decoder0~0                                                                                                                                ; LCCOMB_X45_Y31_N10    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|Decoder0~1                                                                                                                                ; LCCOMB_X45_Y31_N12    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|Decoder0~2                                                                                                                                ; LCCOMB_X45_Y31_N26    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|Decoder0~3                                                                                                                                ; LCCOMB_X45_Y31_N22    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|WideOr0~0                                                                                                                                 ; LCCOMB_X40_Y28_N0     ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|always14~1                                                                                                                                ; LCCOMB_X43_Y32_N2     ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|always5~2                                                                                                                                 ; LCCOMB_X44_Y30_N24    ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|always8~0                                                                                                                                 ; LCCOMB_X46_Y29_N30    ; 23      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr~15                                                                                                                              ; LCCOMB_X46_Y29_N12    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain~1                                                                                                                             ; LCCOMB_X46_Y31_N14    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata~10                                                                                                                         ; LCCOMB_X48_Y28_N10    ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_mem_combi~1                                                                                                                          ; LCCOMB_X41_Y28_N0     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_burstcount_cnt~17                                                                                                                      ; LCCOMB_X44_Y30_N0     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full~1                                                                                                                        ; LCCOMB_X40_Y28_N18    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|write_imr_combi~0                                                                                                                         ; LCCOMB_X47_Y28_N26    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|write_mem_combi~0                                                                                                                         ; LCCOMB_X41_Y28_N16    ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|always1~1                                                                                                                                                                   ; LCCOMB_X40_Y27_N24    ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                                         ; FF_X40_Y27_N21        ; 74      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_GPI1_DIPSW:gpi1_dipsw|always1~1                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y21_N28    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_GPO2_LEDG:gpo2_ledg|wr_strobe~0                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X28_Y24_N22    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|_~5                                                                                                                                                                                       ; LCCOMB_X21_Y28_N8     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|a_fefifo_pdf:fifo_state|_~0                                                                                                                                                                                       ; LCCOMB_X24_Y27_N4     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X18_Y27_N26    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[10]~5                                                                                                                                                                                                                                                                             ; LCCOMB_X9_Y27_N6      ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y27_N26     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                            ; LCCOMB_X9_Y27_N0      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|fifo_rd~2                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y28_N30    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|fifo_wr                                                                                                                                                                                                                                                                                                                                                  ; FF_X25_Y26_N25        ; 17      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|ien_AE~0                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y26_N2     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|rd_wfifo                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y27_N24    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|read_0                                                                                                                                                                                                                                                                                                                                                   ; FF_X25_Y26_N1         ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|wr_rfifo                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y28_N22    ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|C_expn_update                                                                                                                                                                                                                                                          ; FF_X38_Y10_N13        ; 114     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|D_i_expn                                                                                                                                                                                                                                                               ; FF_X36_Y9_N3          ; 36      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|D_ready                                                                                                                                                                                                                                                                ; LCCOMB_X34_Y9_N10     ; 136     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_csr_clr~0                                                                                                                                                                                                                                                            ; LCCOMB_X35_Y11_N30    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_instr_valid                                                                                                                                                                                                                                                          ; FF_X34_Y10_N9         ; 64      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_load_op~2                                                                                                                                                                                                                                                           ; LCCOMB_X36_Y10_N0     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_multicycle_instr_pending~5                                                                                                                                                                                                                                          ; LCCOMB_X28_Y10_N14    ; 697     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_redirect                                                                                                                                                                                                                                                            ; FF_X40_Y10_N9         ; 46      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|always18~0                                                                                                                                                                                                                                                             ; LCCOMB_X37_Y10_N6     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|always35~0                                                                                                                                                                                                                                                             ; LCCOMB_X35_Y9_N14     ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|always37~0                                                                                                                                                                                                                                                             ; LCCOMB_X34_Y9_N16     ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|always39~0                                                                                                                                                                                                                                                             ; LCCOMB_X39_Y10_N10    ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|always50~4                                                                                                                                                                                                                                                             ; LCCOMB_X23_Y10_N8     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|always51~11                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y10_N10    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_csr:csr_inst|debug_pc_nxt[2]~3                                                                                                                                                                                                                                   ; LCCOMB_X49_Y10_N2     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_csr:csr_inst|dscratch0[25]~0                                                                                                                                                                                                                                     ; LCCOMB_X50_Y7_N28     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_csr:csr_inst|dscratch1[25]~0                                                                                                                                                                                                                                     ; LCCOMB_X49_Y10_N30    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_csr:csr_inst|mcontrol.select~0                                                                                                                                                                                                                                   ; LCCOMB_X49_Y10_N26    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_csr:csr_inst|mie.mpie[9]~0                                                                                                                                                                                                                                       ; LCCOMB_X47_Y9_N8      ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_csr:csr_inst|mscratch[25]~2                                                                                                                                                                                                                                      ; LCCOMB_X39_Y10_N18    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_csr:csr_inst|mtvec.base[23]~0                                                                                                                                                                                                                                    ; LCCOMB_X47_Y6_N30     ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_divider:gen_muldiv.div_inst|Equal4~1                                                                                                                                                                                                                             ; LCCOMB_X28_Y4_N28     ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_stall                                                                                                                                                                                                                         ; LCCOMB_X28_Y4_N2      ; 101     ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_active                                                                                                                                                                                                                           ; FF_X28_Y4_N21         ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_quotient_done                                                                                                                                                                                                                    ; FF_X28_Y4_N25         ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_remainder~70                                                                                                                                                                                                                     ; LCCOMB_X28_Y4_N26     ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|Selector1~2                                                                                                                                                                                                                                    ; LCCOMB_X37_Y18_N22    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[0]~3                                                                                                                                                                                              ; LCCOMB_X32_Y22_N4     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|always4~0                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N8     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|comb~4                                                                                                                                                                                                                                         ; LCCOMB_X35_Y22_N16    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dram_wr_en                                                                                                                                                                                                                                     ; LCCOMB_X29_Y18_N24    ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|line_cnt[7]~13                                                                                                                                                                                                                                 ; LCCOMB_X28_Y18_N2     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|victim_wr_en_q                                                                                                                                                                                                                                 ; FF_X30_Y22_N7         ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|wr_tag_en                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N10    ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|always1~0                                                                                                                                                                                                                               ; LCCOMB_X34_Y14_N18    ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|axi_lookahead~2                                                                                                                                                                                                                         ; LCCOMB_X35_Y14_N12    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_flush~0                                                                                                                                                                                                                           ; LCCOMB_X43_Y13_N0     ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|fetch_hold                                                                                                                                                                                                                              ; FF_X38_Y14_N31        ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~192                                                                                                                                                                                            ; LCCOMB_X31_Y14_N14    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~193                                                                                                                                                                                            ; LCCOMB_X31_Y14_N10    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~194                                                                                                                                                                                            ; LCCOMB_X31_Y14_N4     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~195                                                                                                                                                                                            ; LCCOMB_X31_Y14_N30    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|prev_branch_taken                                                                                                                                                                                                                       ; FF_X36_Y14_N21        ; 33      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist12_yAddr_uid35_fpSqrtTest_b_2_delay_0[7]                                                                                                             ; FF_X23_Y13_N5         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_to_int:fp32_to_int_inst|always0~0                                                                                                                                                                                        ; LCCOMB_X29_Y10_N24    ; 105     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_to_int:fp32_to_int_inst|fp32_to_uint32:fp32_to_uint32_inst|shiftVal_uid38_fpToFxPTest_q[5]                                                                                                                               ; FF_X5_Y3_N7           ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_to_int:fp32_to_int_inst|pipelined_is_signed_cvt_op[1]~0                                                                                                                                                                  ; LCCOMB_X29_Y10_N26    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_int_to_fp32:int_to_fp32_inst|always0~0                                                                                                                                                                                        ; LCCOMB_X27_Y10_N18    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_int_to_fp32:int_to_fp32_inst|int33_to_fp32:int33_to_fp32_inst|vStagei_uid80_lzcShifterZ1_uid10_fxpToFPTest_q[32]~0                                                                                                            ; LCCOMB_X16_Y1_N10     ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|always1~0                                                                                                                                        ; LCCOMB_X27_Y10_N10    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|compare_min_max_operand_pipeline[2].fcmp_op[1]~0                                                                                                 ; LCCOMB_X17_Y10_N6     ; 386     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|Add0~62                                                                                              ; LCCOMB_X11_Y9_N30     ; 65      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_alu_cycloneivgx:cycloneivgx_adder_inst|shiftedOut_uid198_alignmentShifter_uid70_fpALUFlagsTest_a[1]~2                                       ; LCCOMB_X7_Y9_N14      ; 74      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_buf~1                                                                                                                                                                                                                          ; LCCOMB_X34_Y14_N30    ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[23]~0                                                                                                                                                                                                                 ; LCCOMB_X32_Y15_N16    ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|comb~1                                                                                                                                                                                                                                 ; LCCOMB_X30_Y15_N30    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|iram_wr_en~0                                                                                                                                                                                                                           ; LCCOMB_X30_Y16_N14    ; 16      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|miss                                                                                                                                                                                                                                   ; LCCOMB_X34_Y14_N0     ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|nca_requests_pending~8                                                                                                                                                                                                                 ; LCCOMB_X30_Y16_N2     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|state.S_FETCH_REQ                                                                                                                                                                                                                      ; FF_X30_Y15_N7         ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|nxt_dbg_expn_pc[25]~1                                                                                                                                                                                                                                                  ; LCCOMB_X38_Y10_N22    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|wr_fpr_en                                                                                                                                                                                                                                                              ; LCCOMB_X28_Y9_N24     ; 3       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|wr_gpr_en                                                                                                                                                                                                                                                              ; LCCOMB_X28_Y9_N22     ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[0]~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X16_Y32_N10    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_wr                                                                                                                                                                                                                                                                                                       ; FF_X18_Y30_N17        ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[17]~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X16_Y32_N14    ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dmctrl.haltreq~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X16_Y30_N26    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs~3                                                                                                                                                                                                                                                                                                   ; LCCOMB_X18_Y29_N6     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|mlab_wr_en                                                                                                                                                                                                                                                                                                   ; LCCOMB_X18_Y28_N4     ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|rom_read~1                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y29_N26    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                  ; LCCOMB_X10_Y29_N22    ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                                               ; FF_X12_Y30_N13        ; 34      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                    ; LCCOMB_X12_Y31_N30    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[8]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X10_Y29_N30    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|nxt_cmd_write~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X10_Y29_N4     ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[30]~1                                                                                                                                                                                                                                                                                             ; LCCOMB_X8_Y28_N14     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]~2                                                                                                                                                                                                                                                                                            ; LCCOMB_X9_Y25_N4      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[42]~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X8_Y28_N30     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|mtimecmp[39]~1                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y22_N16    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|mtimecmp[7]~2                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X15_Y22_N16    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|nxt_mtime[31]~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X15_Y22_N10    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module:the_NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module|entry_0[42]~0                                                                                                                                                                                                              ; LCCOMB_X15_Y19_N26    ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module:the_NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module|entry_1[42]~0                                                                                                                                                                                                              ; LCCOMB_X14_Y19_N4     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|m_state.000010000                                                                                                                                                                                                                                                                                                                        ; FF_X8_Y13_N11         ; 44      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X0_Y23_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y23_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X14_Y0_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X1_Y0_N26  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X0_Y12_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X18_Y0_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y7_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y12_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y15_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y15_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X16_Y0_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com|NIOSV_G_SOC_SERIAL_UART_COM_regs:the_NIOSV_G_SOC_SERIAL_UART_COM_regs|control_wr_strobe                                                                                                                                                                                                                                                              ; LCCOMB_X27_Y29_N22    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com|NIOSV_G_SOC_SERIAL_UART_COM_regs:the_NIOSV_G_SOC_SERIAL_UART_COM_regs|tx_wr_strobe                                                                                                                                                                                                                                                                   ; LCCOMB_X27_Y29_N28    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx|got_new_char                                                                                                                                                                                                                                                                       ; LCCOMB_X29_Y32_N28    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1                                                                                                                                                                                                                            ; LCCOMB_X30_Y33_N24    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com|NIOSV_G_SOC_SERIAL_UART_COM_tx:the_NIOSV_G_SOC_SERIAL_UART_COM_tx|always4~0                                                                                                                                                                                                                                                                          ; LCCOMB_X27_Y29_N8     ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com|NIOSV_G_SOC_SERIAL_UART_COM_tx:the_NIOSV_G_SOC_SERIAL_UART_COM_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~1                                                                                                                                                                                                                    ; LCCOMB_X28_Y30_N28    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~4                                                                                                                                                                                                                                             ; LCCOMB_X41_Y21_N28    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X41_Y21_N20    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~4                                                                                                                                                                                                                                             ; LCCOMB_X47_Y17_N8     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X47_Y18_N6     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X32_Y27_N2     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X41_Y20_N6     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X32_Y24_N16    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|update_grant~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y23_N16    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                     ; LCCOMB_X37_Y23_N28    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                         ; LCCOMB_X41_Y25_N30    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                             ; LCCOMB_X40_Y25_N20    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                         ; LCCOMB_X30_Y20_N28    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                             ; LCCOMB_X30_Y20_N20    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                           ; LCCOMB_X49_Y16_N24    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                             ; LCCOMB_X50_Y15_N0     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                              ; LCCOMB_X49_Y28_N4     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                ; LCCOMB_X51_Y24_N18    ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                   ; LCCOMB_X35_Y27_N8     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|write                                                                                                                                                                                                                                                                  ; LCCOMB_X37_Y27_N0     ; 9       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                            ; LCCOMB_X35_Y27_N12    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_btn_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X43_Y15_N20    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X34_Y28_N20    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; LCCOMB_X34_Y28_N2     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X27_Y24_N28    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X28_Y24_N2     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_com_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                 ; LCCOMB_X31_Y26_N2     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_com_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                   ; LCCOMB_X31_Y26_N22    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y29_N2     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rdata_fifo|always1~0                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y29_N24    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rdata_fifo|mem_used[0]~1                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y29_N6     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                          ; FF_X24_Y29_N9         ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                              ; LCCOMB_X19_Y27_N26    ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                              ; LCCOMB_X19_Y27_N2     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rsp_fifo|mem_used[0]~3                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y27_N8     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; FF_X20_Y27_N11        ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y27_N2     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                      ; LCCOMB_X15_Y26_N30    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|always1~0                                                                                                                                                                                                                                                                      ; LCCOMB_X15_Y26_N8     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|mem_used[0]~1                                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y25_N30    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                        ; LCCOMB_X18_Y22_N30    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                        ; LCCOMB_X18_Y22_N8     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rsp_fifo|mem_used[0]~4                                                                                                                                                                                                                                                                    ; LCCOMB_X18_Y22_N20    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                      ; FF_X18_Y22_N11        ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                             ; LCCOMB_X20_Y20_N4     ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y19_N28    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y19_N18    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y19_N16    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y19_N30    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y19_N26    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y19_N24    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y19_N22    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y19_N6     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                            ; LCCOMB_X10_Y20_N26    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|always0~2                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y20_N14    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                          ; LCCOMB_X17_Y18_N28    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                          ; LCCOMB_X16_Y18_N8     ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                          ; LCCOMB_X15_Y18_N26    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                          ; LCCOMB_X15_Y18_N24    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y18_N28    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y18_N16    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                      ; LCCOMB_X14_Y19_N0     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                        ; FF_X14_Y19_N21        ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|read~4                                                                                                                                                                                                                                                                             ; LCCOMB_X20_Y20_N20    ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:serial_uart_com_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y32_N18    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:serial_uart_com_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                ; LCCOMB_X29_Y31_N8     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_sys_id_control_slave_agent_rsp_fifo|always0~2                                                                                                                                                                                                                                                                          ; LCCOMB_X34_Y32_N26    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                     ; LCCOMB_X34_Y20_N2     ; 80      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                       ; LCCOMB_X43_Y18_N28    ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                       ; LCCOMB_X45_Y21_N0     ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                     ; LCCOMB_X38_Y21_N10    ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                       ; LCCOMB_X43_Y19_N24    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                     ; LCCOMB_X30_Y19_N28    ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                       ; LCCOMB_X50_Y26_N0     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                       ; LCCOMB_X27_Y27_N18    ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                       ; LCCOMB_X30_Y27_N30    ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                     ; LCCOMB_X49_Y17_N20    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                           ; LCCOMB_X37_Y20_N0     ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                               ; LCCOMB_X47_Y18_N22    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                ; LCCOMB_X50_Y18_N10    ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                  ; LCCOMB_X46_Y21_N30    ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                   ; LCCOMB_X49_Y23_N24    ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                  ; LCCOMB_X40_Y25_N26    ; 54      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                   ; LCCOMB_X40_Y27_N28    ; 93      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                         ; LCCOMB_X41_Y20_N20    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                          ; LCCOMB_X41_Y18_N4     ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                                                  ; FF_X34_Y23_N3         ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; LCCOMB_X36_Y23_N28    ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                        ; LCCOMB_X31_Y24_N0     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                         ; LCCOMB_X29_Y24_N6     ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                     ; LCCOMB_X37_Y23_N20    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                      ; LCCOMB_X35_Y30_N10    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                ; LCCOMB_X32_Y20_N28    ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                 ; LCCOMB_X18_Y26_N28    ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                          ; LCCOMB_X20_Y23_N30    ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                                                     ; FF_X16_Y23_N15        ; 35      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                           ; LCCOMB_X18_Y21_N12    ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                             ; LCCOMB_X15_Y19_N22    ; 81      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                  ; LCCOMB_X31_Y28_N6     ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                   ; LCCOMB_X31_Y28_N28    ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:soc_sys_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                             ; LCCOMB_X36_Y32_N16    ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                                    ; LCCOMB_X49_Y15_N0     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~14                                                                                                                                                                                                             ; LCCOMB_X49_Y15_N22    ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                           ; LCCOMB_X50_Y15_N12    ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_csr_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                       ; LCCOMB_X51_Y27_N2     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~14                                                                                                                                                                                                ; LCCOMB_X51_Y27_N30    ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_csr_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                              ; LCCOMB_X51_Y24_N8     ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent|altera_merlin_burst_uncompressor:uncompressor|always0~2                                                                                                                                                                                                                       ; LCCOMB_X35_Y27_N24    ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~9                                                                                                                                                                                                 ; LCCOMB_X43_Y27_N30    ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~9                                                                                                                                                                                                              ; LCCOMB_X35_Y27_N0     ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpi0_btn_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~14                                                                                                                                                                                                                       ; LCCOMB_X44_Y15_N30    ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpi0_btn_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                     ; LCCOMB_X43_Y15_N24    ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpi0_btn_s1_agent|comb~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X41_Y15_N26    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpi1_dipsw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~14                                                                                                                                                                                                                     ; LCCOMB_X36_Y28_N2     ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpi1_dipsw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                   ; LCCOMB_X34_Y28_N30    ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpi1_dipsw_s1_agent|comb~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X34_Y28_N24    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpo2_ledg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~14                                                                                                                                                                                                                      ; LCCOMB_X28_Y25_N20    ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpo2_ledg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                    ; LCCOMB_X28_Y24_N24    ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpo2_ledg_s1_agent|comb~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X28_Y24_N30    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_com_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~14                                                                                                                                                                                                   ; LCCOMB_X30_Y30_N28    ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_com_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                 ; LCCOMB_X31_Y26_N18    ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_com_avalon_jtag_slave_agent|comb~0                                                                                                                                                                                                                                                                           ; LCCOMB_X31_Y26_N6     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosv_g_cpu_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~14                                                                                                                                                                                                              ; LCCOMB_X14_Y27_N30    ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosv_g_cpu_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                            ; LCCOMB_X15_Y27_N30    ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosv_g_cpu_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~14                                                                                                                                                                                                        ; LCCOMB_X16_Y24_N30    ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosv_g_cpu_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                      ; LCCOMB_X17_Y24_N26    ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosv_g_cpu_timer_sw_agent_agent|comb~0                                                                                                                                                                                                                                                                                ; LCCOMB_X18_Y22_N28    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~15                                                                                                                                                                                                          ; LCCOMB_X18_Y20_N28    ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~8                                                                                                                                                                                                                        ; LCCOMB_X19_Y20_N20    ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:serial_uart_com_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~14                                                                                                                                                                                                                ; LCCOMB_X28_Y31_N28    ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:serial_uart_com_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                              ; LCCOMB_X29_Y31_N18    ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:serial_uart_com_s1_agent|comb~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y31_N20    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~14                                                                                                                                                                                                          ; LCCOMB_X31_Y32_N28    ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                        ; LCCOMB_X32_Y32_N30    ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:soc_sys_id_control_slave_agent|comb~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X34_Y32_N6     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|av_beginbursttransfer~1                                                                                                                                                                                                                                             ; LCCOMB_X41_Y28_N30    ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|pending_response_count[3]~7                                                                                                                                                                                                                                             ; LCCOMB_X29_Y19_N16    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_rd_limiter|save_dest_id~1                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y19_N30    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_data_s1_cmd_width_adapter|use_reg~1                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y19_N8     ; 94      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_data_s1_rsp_width_adapter|always9~2                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y20_N16    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                    ; FF_X6_Y15_N27         ; 3733    ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                    ; FF_X6_Y15_N27         ; 176     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                        ; FF_X52_Y17_N7         ; 1177    ; Async. clear                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                  ; JTAG_X1_Y17_N0        ; 404     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                  ; JTAG_X1_Y17_N0        ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                      ; FF_X7_Y24_N5          ; 63      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                           ; LCCOMB_X7_Y23_N26     ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                           ; LCCOMB_X6_Y24_N10     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2                                                                              ; LCCOMB_X6_Y24_N30     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~9                                                                                              ; LCCOMB_X8_Y25_N22     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~3                                                                                                ; LCCOMB_X8_Y26_N6      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                                                                   ; LCCOMB_X7_Y25_N6      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~7                                                                                       ; LCCOMB_X8_Y26_N26     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                           ; LCCOMB_X6_Y24_N8      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                         ; LCCOMB_X6_Y24_N24     ; 13      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~9                                                                       ; LCCOMB_X6_Y24_N26     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                           ; FF_X7_Y25_N27         ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                          ; FF_X6_Y26_N15         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                           ; FF_X7_Y25_N25         ; 50      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                           ; FF_X6_Y26_N11         ; 81      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                    ; LCCOMB_X6_Y26_N18     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                          ; FF_X6_Y25_N27         ; 51      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                        ; LCCOMB_X6_Y24_N20     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                       ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; EXT_CLK_50M                                                                                                                                                ; PIN_R8            ; 183     ; 66                                   ; Global Clock         ; GCLK15           ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[0]                                  ; PLL_4             ; 7114    ; 920                                  ; Global Clock         ; GCLK18           ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[1]                                  ; PLL_4             ; 1       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[2]                                  ; PLL_4             ; 1182    ; 120                                  ; Global Clock         ; GCLK19           ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|comb~0                                                                                    ; LCCOMB_X48_Y19_N2 ; 2       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X6_Y15_N27     ; 3733    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; FF_X52_Y17_N7     ; 1177    ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                               ; JTAG_X1_Y17_N0    ; 404     ; 37                                   ; Global Clock         ; GCLK2            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                 ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_multicycle_instr_pending~5 ; 697     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                                ; Location                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 258          ; 8            ; 258          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2064   ; 258                         ; 8                           ; 258                         ; 8                           ; 2064                ; 1    ; None                                                               ; M9K_X33_Y31_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                                                               ; M9K_X22_Y28_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                                                               ; M9K_X22_Y27_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_dram.dcache_data_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_jap1:auto_generated|ALTSYNCRAM                                                                                                                 ; M9K  ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 8    ; None                                                               ; M9K_X22_Y21_N0, M9K_X22_Y25_N0, M9K_X22_Y24_N0, M9K_X33_Y21_N0, M9K_X33_Y24_N0, M9K_X33_Y23_N0, M9K_X33_Y22_N0, M9K_X22_Y23_N0                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_ram:non_ecc_tagram.dcache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_tnj1:auto_generated|ALTSYNCRAM                                                                                                                 ; M9K  ; Simple Dual Port ; Single Clock ; 256          ; 21           ; 256          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 5376   ; 256                         ; 21                          ; 256                         ; 21                          ; 5376                ; 1    ; None                                                               ; M9K_X33_Y16_N0                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 34           ; 8            ; 34           ; yes                    ; no                      ; yes                    ; no                      ; 272    ; 8                           ; 34                          ; 8                           ; 34                          ; 272                 ; 1    ; None                                                               ; M9K_X22_Y22_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; ROM              ; Single Clock ; 256          ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 7424   ; 256                         ; 29                          ; --                          ; --                          ; 7424                ; 1    ; fp32_sqrt_memoryC0_uid62_sqrtTables_lutmem.hex                     ; M9K_X22_Y14_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altsyncram_2he1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; ROM              ; Single Clock ; 256          ; 21           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 5376   ; 256                         ; 21                          ; --                          ; --                          ; 5376                ; 1    ; fp32_sqrt_memoryC1_uid65_sqrtTables_lutmem.hex                     ; M9K_X22_Y15_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altsyncram_6he1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; ROM              ; Single Clock ; 256          ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3072   ; 256                         ; 12                          ; --                          ; --                          ; 3072                ; 1    ; fp32_sqrt_memoryC2_uid68_sqrtTables_lutmem.hex                     ; M9K_X22_Y13_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_iram|altsyncram:ram_no_ecc.data_ram|altsyncram_vap1:auto_generated|ALTSYNCRAM                                                                                                              ; M9K  ; Simple Dual Port ; Single Clock ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 16   ; None                                                               ; M9K_X22_Y10_N0, M9K_X22_Y16_N0, M9K_X22_Y17_N0, M9K_X22_Y20_N0, M9K_X33_Y17_N0, M9K_X22_Y18_N0, M9K_X33_Y20_N0, M9K_X33_Y18_N0, M9K_X22_Y12_N0, M9K_X22_Y11_N0, M9K_X33_Y12_N0, M9K_X33_Y11_N0, M9K_X33_Y10_N0, M9K_X33_Y19_N0, M9K_X22_Y19_N0, M9K_X33_Y13_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_nnj1:auto_generated|ALTSYNCRAM                                                                                                           ; M9K  ; Simple Dual Port ; Single Clock ; 512          ; 22           ; 512          ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 11264  ; 512                         ; 22                          ; 512                         ; 22                          ; 11264               ; 2    ; None                                                               ; M9K_X33_Y15_N0, M9K_X33_Y14_N0                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst|niosv_ram:non_ecc_regfile.gen_reg_file_c.reg_file_c|altsyncram:ram_no_ecc.data_ram|altsyncram_71p1:auto_generated|ALTSYNCRAM                                                                             ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                               ; M9K_X22_Y9_N0                                                                                                                                                                                                                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a|altsyncram:ram_no_ecc.data_ram|altsyncram_71p1:auto_generated|ALTSYNCRAM                                                                                            ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                               ; M9K_X22_Y8_N0                                                                                                                                                                                                                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b|altsyncram:ram_no_ecc.data_ram|altsyncram_71p1:auto_generated|ALTSYNCRAM                                                                                            ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                               ; M9K_X22_Y7_N0                                                                                                                                                                                                                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_a|altsyncram:ram_no_ecc.data_ram|altsyncram_71p1:auto_generated|ALTSYNCRAM                                                                                                            ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                               ; M9K_X22_Y5_N0                                                                                                                                                                                                                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_reg_file:gp_reg_file_inst|niosv_ram:non_ecc_regfile.reg_file_b|altsyncram:ram_no_ecc.data_ram|altsyncram_71p1:auto_generated|ALTSYNCRAM                                                                                                            ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                               ; M9K_X22_Y6_N0                                                                                                                                                                                                                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_debug_rom:dbg_rom_inst|altsyncram:Mux27_rtl_0|altsyncram_gm41:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; ROM              ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1856   ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1    ; niosv_g_soc_epcs_sdram_iic.niosv_g_soc_epcs_sdram_iic_top0.rtl.mif ; M9K_X22_Y29_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 10           ; 32           ; 10           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 320    ; 10                          ; 32                          ; 10                          ; 32                          ; 320                 ; 1    ; None                                                               ; M9K_X22_Y30_N0                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1    ; None                                                               ; M9K_X33_Y27_N0                                                                                                                                                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 2           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 9           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 11          ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 20          ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 5           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 2           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out4                                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult3                                 ;                            ; DSPMULT_X13_Y5_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out6                                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult5                                 ;                            ; DSPMULT_X13_Y4_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                   ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult1                                 ;                            ; DSPMULT_X13_Y6_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_out8                                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_multiplier:gen_muldiv.mul_inst|altera_mult_add:dsp_mult_inst|altera_mult_add_6fo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_kp01:auto_generated|mac_mult7                                 ;                            ; DSPMULT_X13_Y3_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im0_component|mult_isu:auto_generated|result[0]     ; Simple Multiplier (9-bit)  ; DSPOUT_X13_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im0_component|mult_isu:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im5_component|mult_75v:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im5_component|mult_75v:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y12_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im11_component|mult_t6v:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im11_component|mult_t6v:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y13_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im8_component|mult_75v:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im8_component|mult_75v:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y11_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_out2                                                                                                                   ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult3|mult_76t:auto_generated|mac_mult1                                                                                                               ;                            ; DSPMULT_X13_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_out2                                                                                                                   ; Simple Multiplier (9-bit)  ; DSPOUT_X13_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult2|mult_93t:auto_generated|mac_mult1                                                                                                               ;                            ; DSPMULT_X13_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_out2                                                                                                                   ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|lpm_mult:Mult0|mult_76t:auto_generated|mac_mult1                                                                                                               ;                            ; DSPMULT_X13_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 24,188 / 71,559 ( 34 % ) ;
; C16 interconnects     ; 263 / 2,597 ( 10 % )     ;
; C4 interconnects      ; 11,756 / 46,848 ( 25 % ) ;
; Direct links          ; 4,539 / 71,559 ( 6 % )   ;
; Global clocks         ; 8 / 20 ( 40 % )          ;
; Local interconnects   ; 8,409 / 24,624 ( 34 % )  ;
; R24 interconnects     ; 452 / 2,496 ( 18 % )     ;
; R4 interconnects      ; 15,826 / 62,424 ( 25 % ) ;
+-----------------------+--------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 13.58) ; Number of LABs  (Total = 1201) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 23                             ;
; 2                                           ; 20                             ;
; 3                                           ; 16                             ;
; 4                                           ; 23                             ;
; 5                                           ; 13                             ;
; 6                                           ; 19                             ;
; 7                                           ; 23                             ;
; 8                                           ; 15                             ;
; 9                                           ; 26                             ;
; 10                                          ; 42                             ;
; 11                                          ; 28                             ;
; 12                                          ; 44                             ;
; 13                                          ; 52                             ;
; 14                                          ; 60                             ;
; 15                                          ; 106                            ;
; 16                                          ; 691                            ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 2.21) ; Number of LABs  (Total = 1201) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 658                            ;
; 1 Clock                            ; 1038                           ;
; 1 Clock enable                     ; 555                            ;
; 1 Sync. clear                      ; 33                             ;
; 1 Sync. load                       ; 121                            ;
; 2 Async. clears                    ; 40                             ;
; 2 Clock enables                    ; 169                            ;
; 2 Clocks                           ; 46                             ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 20.22) ; Number of LABs  (Total = 1201) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 2                              ;
; 1                                            ; 6                              ;
; 2                                            ; 21                             ;
; 3                                            ; 9                              ;
; 4                                            ; 21                             ;
; 5                                            ; 9                              ;
; 6                                            ; 13                             ;
; 7                                            ; 12                             ;
; 8                                            ; 18                             ;
; 9                                            ; 10                             ;
; 10                                           ; 26                             ;
; 11                                           ; 18                             ;
; 12                                           ; 24                             ;
; 13                                           ; 19                             ;
; 14                                           ; 17                             ;
; 15                                           ; 26                             ;
; 16                                           ; 78                             ;
; 17                                           ; 45                             ;
; 18                                           ; 56                             ;
; 19                                           ; 53                             ;
; 20                                           ; 58                             ;
; 21                                           ; 51                             ;
; 22                                           ; 88                             ;
; 23                                           ; 79                             ;
; 24                                           ; 67                             ;
; 25                                           ; 65                             ;
; 26                                           ; 73                             ;
; 27                                           ; 56                             ;
; 28                                           ; 44                             ;
; 29                                           ; 36                             ;
; 30                                           ; 40                             ;
; 31                                           ; 21                             ;
; 32                                           ; 40                             ;
+----------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 9.47) ; Number of LABs  (Total = 1201) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 2                              ;
; 1                                               ; 39                             ;
; 2                                               ; 38                             ;
; 3                                               ; 50                             ;
; 4                                               ; 55                             ;
; 5                                               ; 59                             ;
; 6                                               ; 76                             ;
; 7                                               ; 101                            ;
; 8                                               ; 90                             ;
; 9                                               ; 97                             ;
; 10                                              ; 106                            ;
; 11                                              ; 108                            ;
; 12                                              ; 84                             ;
; 13                                              ; 77                             ;
; 14                                              ; 54                             ;
; 15                                              ; 49                             ;
; 16                                              ; 55                             ;
; 17                                              ; 25                             ;
; 18                                              ; 9                              ;
; 19                                              ; 7                              ;
; 20                                              ; 5                              ;
; 21                                              ; 2                              ;
; 22                                              ; 1                              ;
; 23                                              ; 3                              ;
; 24                                              ; 1                              ;
; 25                                              ; 0                              ;
; 26                                              ; 0                              ;
; 27                                              ; 1                              ;
; 28                                              ; 2                              ;
; 29                                              ; 2                              ;
; 30                                              ; 0                              ;
; 31                                              ; 0                              ;
; 32                                              ; 3                              ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 18.56) ; Number of LABs  (Total = 1201) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 1                              ;
; 2                                            ; 4                              ;
; 3                                            ; 19                             ;
; 4                                            ; 19                             ;
; 5                                            ; 16                             ;
; 6                                            ; 20                             ;
; 7                                            ; 21                             ;
; 8                                            ; 23                             ;
; 9                                            ; 35                             ;
; 10                                           ; 36                             ;
; 11                                           ; 26                             ;
; 12                                           ; 47                             ;
; 13                                           ; 51                             ;
; 14                                           ; 67                             ;
; 15                                           ; 56                             ;
; 16                                           ; 42                             ;
; 17                                           ; 79                             ;
; 18                                           ; 53                             ;
; 19                                           ; 72                             ;
; 20                                           ; 58                             ;
; 21                                           ; 49                             ;
; 22                                           ; 42                             ;
; 23                                           ; 53                             ;
; 24                                           ; 43                             ;
; 25                                           ; 38                             ;
; 26                                           ; 35                             ;
; 27                                           ; 20                             ;
; 28                                           ; 28                             ;
; 29                                           ; 29                             ;
; 30                                           ; 21                             ;
; 31                                           ; 12                             ;
; 32                                           ; 14                             ;
; 33                                           ; 18                             ;
; 34                                           ; 14                             ;
; 35                                           ; 15                             ;
; 36                                           ; 11                             ;
; 37                                           ; 10                             ;
; 38                                           ; 3                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                      ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                                                                                                                                                                                                                                                                                                                        ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass                                                                                                                                                                                                                                                                                                                       ; 56           ; 37           ; 56           ; 0            ; 0            ; 64        ; 56           ; 0            ; 64        ; 64        ; 0            ; 0            ; 0            ; 4            ; 24           ; 0            ; 0            ; 24           ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 64        ; 0            ; 0            ;
; Total Unchecked                                                                                                                                                                                                                                                                                                                  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable                                                                                                                                                                                                                                                                                                               ; 8            ; 27           ; 8            ; 64           ; 64           ; 0         ; 8            ; 64           ; 0         ; 0         ; 64           ; 64           ; 64           ; 60           ; 40           ; 64           ; 64           ; 40           ; 60           ; 64           ; 64           ; 64           ; 64           ; 64           ; 64           ; 64           ; 64           ; 0         ; 64           ; 64           ;
; Total Fail                                                                                                                                                                                                                                                                                                                       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CKE                                                                                                                                                                                                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]                                                                                                                                                                                                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]                                                                                                                                                                                                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]                                                                                                                                                                                                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]                                                                                                                                                                                                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]                                                                                                                                                                                                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]                                                                                                                                                                                                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]                                                                                                                                                                                                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]                                                                                                                                                                                                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_TXD                                                                                                                                                                                                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EXT_CLK_50M                                                                                                                                                                                                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BTN_RESET_n                                                                                                                                                                                                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BTN_USER_n                                                                                                                                                                                                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIPSW[0]                                                                                                                                                                                                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIPSW[1]                                                                                                                                                                                                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIPSW[3]                                                                                                                                                                                                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIPSW[2]                                                                                                                                                                                                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RXD                                                                                                                                                                                                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                   ;
+----------------------------------------------+----------------------------------------------+-------------------+
; Source Clock(s)                              ; Destination Clock(s)                         ; Delay Added in ns ;
+----------------------------------------------+----------------------------------------------+-------------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 2.3               ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1.9               ;
+----------------------------------------------+----------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                 ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[2]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a16~porta_address_reg0                                                  ; 0.204             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist13_yAddr_uid35_fpSqrtTest_b_7_q[7]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altsyncram_7he1:auto_generated|ram_block1a16~porta_address_reg0                                                  ; 0.204             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|redist12_yAddr_uid35_fpSqrtTest_b_2_q[2]                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altsyncram_2he1:auto_generated|ram_block1a4~porta_address_reg0                                                   ; 0.204             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.202             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.200             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.200             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.200             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.200             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.200             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.200             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.200             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                      ; 0.030             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                                                                                                ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                                                                                                ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                                                                                                                                                                ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[6][62]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][62]                                                                                                                                                                                                                                                                                ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                                                                ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                                                ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                                                ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                                                                                ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|D_i_mtval[3]                                                                                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_d_mtval[3]                                                                                                                                                                                                                                                                  ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][110]                                                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[4][110]                                                                                                                                                                                                                                                                               ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][109]                                                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[4][109]                                                                                                                                                                                                                                                                               ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][19]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[4][19]                                                                                                                                                                                                                                                                                ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                                                ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                                                ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|D_i_mtval[12]                                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_d_mtval[12]                                                                                                                                                                                                                                                                 ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_e_mtval[12]                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|C_expn_mtval[12]                                                                                                                                                                                                                                                              ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|D_i_mtval[2]                                                                                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_d_mtval[2]                                                                                                                                                                                                                                                                  ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|D_i_mtval[11]                                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_d_mtval[11]                                                                                                                                                                                                                                                                 ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_e_mtval[10]                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|C_expn_mtval[10]                                                                                                                                                                                                                                                              ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_e_mtval[13]                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|C_expn_mtval[13]                                                                                                                                                                                                                                                              ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|D_i_mtval[27]                                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_d_mtval[27]                                                                                                                                                                                                                                                                 ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_e_mtval[28]                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|C_expn_mtval[28]                                                                                                                                                                                                                                                              ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_e_mtval[29]                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|C_expn_mtval[29]                                                                                                                                                                                                                                                              ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|ien_AE                                                                                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq[1]                                                                                                                                                                                                            ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                                ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[5][76]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[4][76]                                                                                                                                                                                                                                                                                ; 0.029             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                      ; 0.028             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                          ; 0.028             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|mtimecmp[59]                                                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|hart_readdata[27]                                                                                                                                                                                                                                                                                                                     ; 0.028             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|mtimecmp[39]                                                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|hart_readdata[7]                                                                                                                                                                                                                                                                                                                      ; 0.028             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|mtimecmp[54]                                                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|hart_readdata[22]                                                                                                                                                                                                                                                                                                                     ; 0.028             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|mtimecmp[36]                                                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|hart_readdata[4]                                                                                                                                                                                                                                                                                                                      ; 0.028             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|mtimecmp[38]                                                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|hart_readdata[6]                                                                                                                                                                                                                                                                                                                      ; 0.028             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|mtimecmp[52]                                                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|hart_readdata[20]                                                                                                                                                                                                                                                                                                                     ; 0.028             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                      ; 0.028             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_is_wfi                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_is_wfi                                                                                                                                                                                                                                                                     ; 0.028             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                                                                                ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                                                                                                                ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[3][62]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[2][62]                                                                                                                                                                                                                                                                                ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[2][109]                                                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                                                                                               ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[2][19]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                                                                                ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|D_i_mtval[6]                                                                                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_d_mtval[6]                                                                                                                                                                                                                                                                  ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|D_i_mtval[9]                                                                                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_d_mtval[9]                                                                                                                                                                                                                                                                  ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|D_i_mtval[13]                                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_d_mtval[13]                                                                                                                                                                                                                                                                 ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|D_i_mtval[18]                                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_d_mtval[18]                                                                                                                                                                                                                                                                 ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|D_i_mtval[26]                                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_d_mtval[26]                                                                                                                                                                                                                                                                 ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|D_i_mtval[14]                                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_d_mtval[14]                                                                                                                                                                                                                                                                 ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|D_imm[25]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[25]                                                                                                                                                                                                                                                                  ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|ien_AF                                                                                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_com_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                            ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                                ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[16]                                                                                                                                                                                                                                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][16]                                                                                                                                                                                                                                                                                                      ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[2][76]                                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                ; 0.026             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                                                                                                                                                            ; 0.025             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                                                                                                                                                                            ; 0.025             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                                                                                                             ; 0.025             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                                                                                                                            ; 0.025             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                                        ; 0.025             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                      ; 0.024             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_wrdata[21]                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][5]                                                                                                                                ; 0.022             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_wrdata[13]                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][5]                                                                                                                                ; 0.022             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_wrdata[5]                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][5]                                                                                                                                ; 0.022             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_wrdata[29]                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][5]                                                                                                                                ; 0.022             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_wrdata[3]                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][3]                                                                                                                                ; 0.022             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_wrdata[27]                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][3]                                                                                                                                ; 0.022             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|m_illegal_write_reg                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                                                                                                                                ; 0.022             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|m_illegal_erase_reg                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[0]                                                                                                                                ; 0.022             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_divider:gen_muldiv.div_inst|div_src1[5]                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_divider:gen_muldiv.div_inst|M0_div_result[5]                                                                                                                                                                                                                            ; 0.015             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rdata_fifo|mem_used[2]                                                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                 ; 0.014             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; 0.011             ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                  ; 0.011             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 83 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "niosv_g_soc_epcs_sdram_iic_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|pll7" as Cyclone IV E PLL type File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v Line: 151
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[0] port File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v Line: 151
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[1] port File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v Line: 151
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[2] port File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v Line: 151
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '../constraints/timing_de0nano_brd.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]} {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[1]} {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]} {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000  EXT_CLK_50M
    Info (332111):   10.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]
    Info (332111):   10.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[1]
    Info (332111):   40.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]
Info (176353): Automatically promoted node EXT_CLK_50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 19
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_4) File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[1] (placed in counter C2 of PLL_4) File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|wire_pll7_clk[2] (placed in counter C1 of PLL_4) File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altsyncram_6he1:auto_generated|ram_block1a0 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_6he1.tdf Line: 37
        Info (176357): Destination node NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altsyncram_6he1:auto_generated|ram_block1a1 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_6he1.tdf Line: 59
        Info (176357): Destination node NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altsyncram_6he1:auto_generated|ram_block1a2 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_6he1.tdf Line: 81
        Info (176357): Destination node NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altsyncram_6he1:auto_generated|ram_block1a3 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_6he1.tdf Line: 103
        Info (176357): Destination node NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altsyncram_6he1:auto_generated|ram_block1a4 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_6he1.tdf Line: 125
        Info (176357): Destination node NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altsyncram_6he1:auto_generated|ram_block1a5 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_6he1.tdf Line: 147
        Info (176357): Destination node NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altsyncram_6he1:auto_generated|ram_block1a6 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_6he1.tdf Line: 169
        Info (176357): Destination node NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altsyncram_6he1:auto_generated|ram_block1a7 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_6he1.tdf Line: 191
        Info (176357): Destination node NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altsyncram_6he1:auto_generated|ram_block1a8 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_6he1.tdf Line: 213
        Info (176357): Destination node NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fpu:gen_fpu.fpu_inst|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst|fp32_sqrt:fp32_sqrt_inst|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altsyncram_6he1:auto_generated|ram_block1a9 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_6he1.tdf Line: 235
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|comb~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_dqm[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_dqm[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_bank[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_bank[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 40 registers into blocks of type Block RAM
    Extra Info (176218): Packed 166 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 94 registers into blocks of type Embedded multiplier output
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 142 register duplicates
Warning (15064): PLL "NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|pll7" output port clk[1] feeds output pin "SDRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v Line: 151
Warning (15064): PLL "NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1|pll7" output port clk[2] feeds output pin "NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK_OBUF" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v Line: 151
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:02
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:09
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:28
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 21% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:00:28
Info (11888): Total time spent on timing analysis during the Fitter is 15.17 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 uses I/O standard 3.3-V LVTTL at H2 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v Line: 492
Warning (169177): 24 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin SDRAM_DQ[0] uses I/O standard 3.3-V LVTTL at G2 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[1] uses I/O standard 3.3-V LVTTL at G1 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[2] uses I/O standard 3.3-V LVTTL at L8 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[3] uses I/O standard 3.3-V LVTTL at K5 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[4] uses I/O standard 3.3-V LVTTL at K2 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[5] uses I/O standard 3.3-V LVTTL at J2 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[6] uses I/O standard 3.3-V LVTTL at J1 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[7] uses I/O standard 3.3-V LVTTL at R7 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[8] uses I/O standard 3.3-V LVTTL at T4 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[9] uses I/O standard 3.3-V LVTTL at T2 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[10] uses I/O standard 3.3-V LVTTL at T3 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[11] uses I/O standard 3.3-V LVTTL at R3 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[12] uses I/O standard 3.3-V LVTTL at R5 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[13] uses I/O standard 3.3-V LVTTL at P3 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[14] uses I/O standard 3.3-V LVTTL at N3 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin SDRAM_DQ[15] uses I/O standard 3.3-V LVTTL at K1 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 27
    Info (169178): Pin EXT_CLK_50M uses I/O standard 3.3-V LVTTL at R8 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 19
    Info (169178): Pin BTN_RESET_n uses I/O standard 3.3-V LVTTL at J15 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 32
    Info (169178): Pin BTN_USER_n uses I/O standard 3.3-V LVTTL at E1 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 33
    Info (169178): Pin DIPSW[0] uses I/O standard 3.3-V LVTTL at M1 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 35
    Info (169178): Pin DIPSW[1] uses I/O standard 3.3-V LVTTL at T8 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 35
    Info (169178): Pin DIPSW[3] uses I/O standard 3.3-V LVTTL at M15 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 35
    Info (169178): Pin DIPSW[2] uses I/O standard 3.3-V LVTTL at B9 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 35
    Info (169178): Pin UART_RXD uses I/O standard 3.3-V LVTTL at C9 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv Line: 39
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 uses I/O standard 3.3-V LVTTL at H2 File: C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v Line: 492
Info (144001): Generated suppressed messages file C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/niosv_g_soc_epcs_sdram_iic_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 6714 megabytes
    Info: Processing ended: Sun Dec  1 18:51:29 2024
    Info: Elapsed time: 00:01:19
    Info: Total CPU time (on all processors): 00:03:56


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/niosv_g_soc_epcs_sdram_iic_top.fit.smsg.


