{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681225385968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681225385968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 12:03:05 2023 " "Processing started: Tue Apr 11 12:03:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681225385968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681225385968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj-final -c proj-final " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj-final -c proj-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681225385968 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1681225386451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj-final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj-final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj-final " "Found entity 1: proj-final" {  } { { "proj-final.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/proj-final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225386545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225386545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "reg4bits.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225386545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225386545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4x16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod4x16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod4x16 " "Found entity 1: decod4x16" {  } { { "decod4x16.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/decod4x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225386545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225386545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_decod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_decod " "Found entity 1: reg_decod" {  } { { "reg_decod.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225386545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225386545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2bits-behavior " "Found design unit 1: cont2bits-behavior" {  } { { "cont2bits.vhd" "" { Text "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/cont2bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387060 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2bits " "Found entity 1: cont2bits" {  } { { "cont2bits.vhd" "" { Text "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/cont2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod2x4 " "Found entity 1: decod2x4" {  } { { "decod2x4.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/decod2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reguser4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reguser4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regUser4bits " "Found entity 1: regUser4bits" {  } { { "regUser4bits.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/regUser4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont1bit-behavior " "Found design unit 1: cont1bit-behavior" {  } { { "cont1bit.vhd" "" { Text "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/cont1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387075 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont1bit " "Found entity 1: cont1bit" {  } { { "cont1bit.vhd" "" { Text "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/cont1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1bit-behavior " "Found design unit 1: reg1bit-behavior" {  } { { "reg1bit.vhd" "" { Text "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387075 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1bit " "Found entity 1: reg1bit" {  } { { "reg1bit.vhd" "" { Text "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod5x6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod5x6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod5x6 " "Found entity 1: decod5x6" {  } { { "decod5x6.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/decod5x6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decod_reguser.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_decod_reguser.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_decod_regUser " "Found entity 1: reg_decod_regUser" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/comparador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_todos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_todos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_todos " "Found entity 1: display_todos" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_sincrono.bdf 1 1 " "Found 1 design units, including 1 entities, in source file btn_sincrono.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 btn_Sincrono " "Found entity 1: btn_Sincrono" {  } { { "btn_Sincrono.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/btn_Sincrono.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/divisor_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.bdf 1 1 " "Found 1 design units, including 1 entities, in source file leds.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/leds.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reguser16bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reguser16bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regUser16bits " "Found entity 1: regUser16bits" {  } { { "regUser16bits.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/regUser16bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_final_16bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj_final_16bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj_final_16bits " "Found entity 1: proj_final_16bits" {  } { { "proj_final_16bits.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/proj_final_16bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg16bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg16bits " "Found entity 1: reg16bits" {  } { { "reg16bits.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg16bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_todos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comp_todos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comp_todos " "Found entity 1: comp_todos" {  } { { "comp_todos.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/comp_todos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display16bits_todos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display16bits_todos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display16bits_todos " "Found entity 1: display16bits_todos" {  } { { "display16bits_todos.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/display16bits_todos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681225387122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj_final_16bits " "Elaborating entity \"proj_final_16bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681225387184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds leds:inst16 " "Elaborating entity \"leds\" for hierarchy \"leds:inst16\"" {  } { { "proj_final_16bits.bdf" "inst16" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/proj_final_16bits.bdf" { { -8 1536 1688 88 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681225387200 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "seleciona " "Pin \"seleciona\" not connected" {  } { { "leds.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/leds.bdf" { { 280 56 224 296 "seleciona" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1681225387200 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst11 " "Primitive \"AND2\" of instance \"inst11\" not used" {  } { { "leds.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/leds.bdf" { { 288 336 400 336 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1681225387200 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst12 " "Primitive \"DFF\" of instance \"inst12\" not used" {  } { { "leds.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/leds.bdf" { { 288 632 696 368 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1681225387200 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "JKFF inst16 " "Primitive \"JKFF\" of instance \"inst16\" not used" {  } { { "leds.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/leds.bdf" { { 304 472 536 384 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1681225387200 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "leds.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/leds.bdf" { { 304 272 320 336 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1681225387200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2bits leds:inst16\|cont2bits:inst13 " "Elaborating entity \"cont2bits\" for hierarchy \"leds:inst16\|cont2bits:inst13\"" {  } { { "leds.bdf" "inst13" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/leds.bdf" { { 400 392 528 480 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681225387200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_Sincrono btn_Sincrono:inst7 " "Elaborating entity \"btn_Sincrono\" for hierarchy \"btn_Sincrono:inst7\"" {  } { { "proj_final_16bits.bdf" "inst7" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/proj_final_16bits.bdf" { { 224 -288 -192 320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681225387200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_todos comp_todos:inst25 " "Elaborating entity \"comp_todos\" for hierarchy \"comp_todos:inst25\"" {  } { { "proj_final_16bits.bdf" "inst25" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/proj_final_16bits.bdf" { { -72 1024 1136 120 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681225387200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comp_todos:inst25\|comparador:inst " "Elaborating entity \"comparador\" for hierarchy \"comp_todos:inst25\|comparador:inst\"" {  } { { "comp_todos.bdf" "inst" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/comp_todos.bdf" { { 176 136 264 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681225387216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regUser16bits regUser16bits:inst1 " "Elaborating entity \"regUser16bits\" for hierarchy \"regUser16bits:inst1\"" {  } { { "proj_final_16bits.bdf" "inst1" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/proj_final_16bits.bdf" { { 56 424 584 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681225387216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod2x4 regUser16bits:inst1\|decod2x4:inst2 " "Elaborating entity \"decod2x4\" for hierarchy \"regUser16bits:inst1\|decod2x4:inst2\"" {  } { { "regUser16bits.bdf" "inst2" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/regUser16bits.bdf" { { 128 440 536 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681225387216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits reg16bits:inst14 " "Elaborating entity \"reg16bits\" for hierarchy \"reg16bits:inst14\"" {  } { { "proj_final_16bits.bdf" "inst14" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/proj_final_16bits.bdf" { { 248 712 856 408 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681225387216 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1.bdf 1 1 " "Using design file mux2to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/mux2to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387231 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1681225387231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 reg16bits:inst14\|mux2to1:inst8 " "Elaborating entity \"mux2to1\" for hierarchy \"reg16bits:inst14\|mux2to1:inst8\"" {  } { { "reg16bits.bdf" "inst8" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/reg16bits.bdf" { { 256 712 808 352 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681225387231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display16bits_todos display16bits_todos:inst22 " "Elaborating entity \"display16bits_todos\" for hierarchy \"display16bits_todos:inst22\"" {  } { { "proj_final_16bits.bdf" "inst22" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/proj_final_16bits.bdf" { { 232 1488 1680 360 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681225387247 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "display16bits_todos.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/display16bits_todos.bdf" { { 152 632 680 184 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1681225387247 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst21 " "Block or symbol \"NOT\" of instance \"inst21\" overlaps another block or symbol" {  } { { "display16bits_todos.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/display16bits_todos.bdf" { { 504 568 616 536 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1681225387247 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "display16bits_todos.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/display16bits_todos.bdf" { { 552 1032 1080 584 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1681225387247 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst35 " "Block or symbol \"NOT\" of instance \"inst35\" overlaps another block or symbol" {  } { { "display16bits_todos.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/display16bits_todos.bdf" { { 152 1160 1208 184 "inst35" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1681225387247 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.bdf 1 1 " "Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387262 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1681225387262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display16bits_todos:inst22\|display:inst19 " "Elaborating entity \"display\" for hierarchy \"display16bits_todos:inst22\|display:inst19\"" {  } { { "display16bits_todos.bdf" "inst19" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/display16bits_todos.bdf" { { 496 840 936 656 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681225387262 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8x1.bdf 1 1 " "Using design file mux8x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/mux8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681225387278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1681225387278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 display16bits_todos:inst22\|display:inst19\|mux8x1:inst99 " "Elaborating entity \"mux8x1\" for hierarchy \"display16bits_todos:inst22\|display:inst19\|mux8x1:inst99\"" {  } { { "display.bdf" "inst99" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/display.bdf" { { 128 512 608 352 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681225387278 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_ponto1 VCC " "Pin \"display_ponto1\" is stuck at VCC" {  } { { "proj_final_16bits.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/proj_final_16bits.bdf" { { 424 1768 1944 440 "display_ponto1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681225388323 "|proj_final_16bits|display_ponto1"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ponto2 VCC " "Pin \"display_ponto2\" is stuck at VCC" {  } { { "proj_final_16bits.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/proj_final_16bits.bdf" { { 464 1768 1944 480 "display_ponto2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681225388323 "|proj_final_16bits|display_ponto2"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ponto3 VCC " "Pin \"display_ponto3\" is stuck at VCC" {  } { { "proj_final_16bits.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/proj_final_16bits.bdf" { { 504 1768 1944 520 "display_ponto3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681225388323 "|proj_final_16bits|display_ponto3"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_ponto4 VCC " "Pin \"display_ponto4\" is stuck at VCC" {  } { { "proj_final_16bits.bdf" "" { Schematic "C:/Users/aluno/Documents/fechaduraEletronica-VHDL/proj-final/proj_final_16bits.bdf" { { 544 1768 1944 560 "display_ponto4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681225388323 "|proj_final_16bits|display_ponto4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1681225388323 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1681225388526 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1681225388994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681225388994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1681225389072 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1681225389072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1681225389072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1681225389072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681225389088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 12:03:09 2023 " "Processing ended: Tue Apr 11 12:03:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681225389088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681225389088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681225389088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681225389088 ""}
