
03_DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a9c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001098  08007ca0  08007ca0  00017ca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008d38  08008d38  00018d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008d40  08008d40  00018d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008d44  08008d44  00018d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e0  20000000  08008d48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0003efcc  200001e0  08008f28  000201e0  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  2003f1ac  08008f28  0002f1ac  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021f3f  00000000  00000000  0002020e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000498f  00000000  00000000  0004214d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loc    000121d3  00000000  00000000  00046adc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000012c0  00000000  00000000  00058cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 00001b78  00000000  00000000  00059f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00029c23  00000000  00000000  0005bae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001fb3e  00000000  00000000  0008570b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000f8dc3  00000000  00000000  000a5249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  0019e00c  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004a04  00000000  00000000  0019e05c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .stab         000000cc  00000000  00000000  001a2a60  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      000001b9  00000000  00000000  001a2b2c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e0 	.word	0x200001e0
 800021c:	00000000 	.word	0x00000000
 8000220:	08007c84 	.word	0x08007c84

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e4 	.word	0x200001e4
 800023c:	08007c84 	.word	0x08007c84

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005f4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005f6:	4b0e      	ldr	r3, [pc, #56]	; (8000630 <HAL_InitTick+0x3c>)
{
 80005f8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005fa:	4a0e      	ldr	r2, [pc, #56]	; (8000634 <HAL_InitTick+0x40>)
 80005fc:	7818      	ldrb	r0, [r3, #0]
 80005fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000602:	fbb3 f3f0 	udiv	r3, r3, r0
 8000606:	6810      	ldr	r0, [r2, #0]
 8000608:	fbb0 f0f3 	udiv	r0, r0, r3
 800060c:	f000 f898 	bl	8000740 <HAL_SYSTICK_Config>
 8000610:	4604      	mov	r4, r0
 8000612:	b958      	cbnz	r0, 800062c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000614:	2d0f      	cmp	r5, #15
 8000616:	d809      	bhi.n	800062c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000618:	4602      	mov	r2, r0
 800061a:	4629      	mov	r1, r5
 800061c:	f04f 30ff 	mov.w	r0, #4294967295
 8000620:	f000 f84e 	bl	80006c0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000624:	4b04      	ldr	r3, [pc, #16]	; (8000638 <HAL_InitTick+0x44>)
 8000626:	4620      	mov	r0, r4
 8000628:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800062a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800062c:	2001      	movs	r0, #1
 800062e:	e7fc      	b.n	800062a <HAL_InitTick+0x36>
 8000630:	20000000 	.word	0x20000000
 8000634:	2000000c 	.word	0x2000000c
 8000638:	20000004 	.word	0x20000004

0800063c <HAL_Init>:
{
 800063c:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800063e:	2003      	movs	r0, #3
 8000640:	f000 f82c 	bl	800069c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000644:	2000      	movs	r0, #0
 8000646:	f7ff ffd5 	bl	80005f4 <HAL_InitTick>
  HAL_MspInit();
 800064a:	f003 febd 	bl	80043c8 <HAL_MspInit>
}
 800064e:	2000      	movs	r0, #0
 8000650:	bd08      	pop	{r3, pc}
	...

08000654 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000654:	4a03      	ldr	r2, [pc, #12]	; (8000664 <HAL_IncTick+0x10>)
 8000656:	4b04      	ldr	r3, [pc, #16]	; (8000668 <HAL_IncTick+0x14>)
 8000658:	6811      	ldr	r1, [r2, #0]
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	440b      	add	r3, r1
 800065e:	6013      	str	r3, [r2, #0]
}
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	200001fc 	.word	0x200001fc
 8000668:	20000000 	.word	0x20000000

0800066c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800066c:	4b01      	ldr	r3, [pc, #4]	; (8000674 <HAL_GetTick+0x8>)
 800066e:	6818      	ldr	r0, [r3, #0]
}
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	200001fc 	.word	0x200001fc

08000678 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000678:	b538      	push	{r3, r4, r5, lr}
 800067a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800067c:	f7ff fff6 	bl	800066c <HAL_GetTick>
 8000680:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000682:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000684:	bf1e      	ittt	ne
 8000686:	4b04      	ldrne	r3, [pc, #16]	; (8000698 <HAL_Delay+0x20>)
 8000688:	781b      	ldrbne	r3, [r3, #0]
 800068a:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800068c:	f7ff ffee 	bl	800066c <HAL_GetTick>
 8000690:	1b43      	subs	r3, r0, r5
 8000692:	42a3      	cmp	r3, r4
 8000694:	d3fa      	bcc.n	800068c <HAL_Delay+0x14>
  {
  }
}
 8000696:	bd38      	pop	{r3, r4, r5, pc}
 8000698:	20000000 	.word	0x20000000

0800069c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800069c:	4907      	ldr	r1, [pc, #28]	; (80006bc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800069e:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006a0:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006a2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006a6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80006aa:	0412      	lsls	r2, r2, #16
 80006ac:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80006b8:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80006ba:	4770      	bx	lr
 80006bc:	e000ed00 	.word	0xe000ed00

080006c0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006c0:	4b16      	ldr	r3, [pc, #88]	; (800071c <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006c2:	b530      	push	{r4, r5, lr}
 80006c4:	68dc      	ldr	r4, [r3, #12]
 80006c6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006ca:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ce:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006d0:	2d04      	cmp	r5, #4
 80006d2:	bf28      	it	cs
 80006d4:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006d6:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d8:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006dc:	bf8c      	ite	hi
 80006de:	3c03      	subhi	r4, #3
 80006e0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e2:	fa03 f505 	lsl.w	r5, r3, r5
  if ((int32_t)(IRQn) >= 0)
 80006e6:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006e8:	fa03 f304 	lsl.w	r3, r3, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006ec:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006f0:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f4:	fa01 f104 	lsl.w	r1, r1, r4
 80006f8:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006fc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000700:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8000702:	db06      	blt.n	8000712 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000704:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000708:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800070c:	f880 3300 	strb.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000710:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000712:	f000 000f 	and.w	r0, r0, #15
 8000716:	4a02      	ldr	r2, [pc, #8]	; (8000720 <HAL_NVIC_SetPriority+0x60>)
 8000718:	5413      	strb	r3, [r2, r0]
 800071a:	e7f9      	b.n	8000710 <HAL_NVIC_SetPriority+0x50>
 800071c:	e000ed00 	.word	0xe000ed00
 8000720:	e000ed14 	.word	0xe000ed14

08000724 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000724:	2800      	cmp	r0, #0
 8000726:	db08      	blt.n	800073a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000728:	0942      	lsrs	r2, r0, #5
 800072a:	2301      	movs	r3, #1
 800072c:	f000 001f 	and.w	r0, r0, #31
 8000730:	fa03 f000 	lsl.w	r0, r3, r0
 8000734:	4b01      	ldr	r3, [pc, #4]	; (800073c <HAL_NVIC_EnableIRQ+0x18>)
 8000736:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800073a:	4770      	bx	lr
 800073c:	e000e100 	.word	0xe000e100

08000740 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000740:	3801      	subs	r0, #1
 8000742:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000746:	d20b      	bcs.n	8000760 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000748:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800074c:	4a05      	ldr	r2, [pc, #20]	; (8000764 <HAL_SYSTICK_Config+0x24>)
 800074e:	21f0      	movs	r1, #240	; 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000750:	6158      	str	r0, [r3, #20]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000752:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000754:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000758:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800075a:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800075c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800075e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000760:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000762:	4770      	bx	lr
 8000764:	e000ed00 	.word	0xe000ed00

08000768 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000768:	6803      	ldr	r3, [r0, #0]
{
 800076a:	4602      	mov	r2, r0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800076c:	2018      	movs	r0, #24
 800076e:	b2d9      	uxtb	r1, r3
 8000770:	3910      	subs	r1, #16
 8000772:	fbb1 f0f0 	udiv	r0, r1, r0
{
 8000776:	b510      	push	{r4, lr}
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000778:	4c05      	ldr	r4, [pc, #20]	; (8000790 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 800077a:	295f      	cmp	r1, #95	; 0x5f
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800077c:	5c20      	ldrb	r0, [r4, r0]
 800077e:	65d0      	str	r0, [r2, #92]	; 0x5c
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000780:	f423 707f 	bic.w	r0, r3, #1020	; 0x3fc
 8000784:	f020 0003 	bic.w	r0, r0, #3
 8000788:	bf88      	it	hi
 800078a:	3004      	addhi	r0, #4
 800078c:	6590      	str	r0, [r2, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 800078e:	bd10      	pop	{r4, pc}
 8000790:	08007ca0 	.word	0x08007ca0

08000794 <HAL_DMA_Init>:
{
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000798:	f7ff ff68 	bl	800066c <HAL_GetTick>
 800079c:	4605      	mov	r5, r0
  if(hdma == NULL)
 800079e:	2c00      	cmp	r4, #0
 80007a0:	d073      	beq.n	800088a <HAL_DMA_Init+0xf6>
  __HAL_UNLOCK(hdma);
 80007a2:	2300      	movs	r3, #0
  __HAL_DMA_DISABLE(hdma);
 80007a4:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 80007a6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 80007aa:	2302      	movs	r3, #2
 80007ac:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80007b0:	6813      	ldr	r3, [r2, #0]
 80007b2:	f023 0301 	bic.w	r3, r3, #1
 80007b6:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80007b8:	6821      	ldr	r1, [r4, #0]
 80007ba:	680b      	ldr	r3, [r1, #0]
 80007bc:	07d8      	lsls	r0, r3, #31
 80007be:	d42f      	bmi.n	8000820 <HAL_DMA_Init+0x8c>
  tmp = hdma->Instance->CR;
 80007c0:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80007c2:	4d33      	ldr	r5, [pc, #204]	; (8000890 <HAL_DMA_Init+0xfc>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80007c4:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80007c6:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80007c8:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 80007cc:	4313      	orrs	r3, r2
 80007ce:	68e2      	ldr	r2, [r4, #12]
 80007d0:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80007d2:	6922      	ldr	r2, [r4, #16]
 80007d4:	4313      	orrs	r3, r2
 80007d6:	6962      	ldr	r2, [r4, #20]
 80007d8:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80007da:	69e2      	ldr	r2, [r4, #28]
 80007dc:	4303      	orrs	r3, r0
 80007de:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 80007e0:	6a22      	ldr	r2, [r4, #32]
 80007e2:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80007e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80007e6:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80007e8:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80007ec:	bf02      	ittt	eq
 80007ee:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 80007f2:	4335      	orreq	r5, r6
 80007f4:	432b      	orreq	r3, r5
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80007f6:	2a04      	cmp	r2, #4
  hdma->Instance->CR = tmp;  
 80007f8:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 80007fa:	694b      	ldr	r3, [r1, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80007fc:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8000800:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000804:	d133      	bne.n	800086e <HAL_DMA_Init+0xda>
    tmp |= hdma->Init.FIFOThreshold;
 8000806:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000808:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 800080a:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800080c:	b37d      	cbz	r5, 800086e <HAL_DMA_Init+0xda>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800080e:	b990      	cbnz	r0, 8000836 <HAL_DMA_Init+0xa2>
  {
    switch (tmp)
 8000810:	2a01      	cmp	r2, #1
 8000812:	d021      	beq.n	8000858 <HAL_DMA_Init+0xc4>
 8000814:	f032 0202 	bics.w	r2, r2, #2
 8000818:	d129      	bne.n	800086e <HAL_DMA_Init+0xda>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800081a:	01ea      	lsls	r2, r5, #7
 800081c:	d527      	bpl.n	800086e <HAL_DMA_Init+0xda>
 800081e:	e01e      	b.n	800085e <HAL_DMA_Init+0xca>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000820:	f7ff ff24 	bl	800066c <HAL_GetTick>
 8000824:	1b40      	subs	r0, r0, r5
 8000826:	2805      	cmp	r0, #5
 8000828:	d9c6      	bls.n	80007b8 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800082a:	2320      	movs	r3, #32
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800082c:	2003      	movs	r0, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800082e:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000830:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8000834:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000836:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800083a:	d114      	bne.n	8000866 <HAL_DMA_Init+0xd2>
    switch (tmp)
 800083c:	2a03      	cmp	r2, #3
 800083e:	d816      	bhi.n	800086e <HAL_DMA_Init+0xda>
 8000840:	a001      	add	r0, pc, #4	; (adr r0, 8000848 <HAL_DMA_Init+0xb4>)
 8000842:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8000846:	bf00      	nop
 8000848:	0800085f 	.word	0x0800085f
 800084c:	0800081b 	.word	0x0800081b
 8000850:	0800085f 	.word	0x0800085f
 8000854:	08000859 	.word	0x08000859
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000858:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 800085c:	d107      	bne.n	800086e <HAL_DMA_Init+0xda>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800085e:	2340      	movs	r3, #64	; 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8000860:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000862:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000864:	e7e4      	b.n	8000830 <HAL_DMA_Init+0x9c>
    switch (tmp)
 8000866:	2a02      	cmp	r2, #2
 8000868:	d9f9      	bls.n	800085e <HAL_DMA_Init+0xca>
 800086a:	2a03      	cmp	r2, #3
 800086c:	d0d5      	beq.n	800081a <HAL_DMA_Init+0x86>
  hdma->Instance->FCR = tmp;
 800086e:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000870:	4620      	mov	r0, r4
 8000872:	f7ff ff79 	bl	8000768 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000876:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000878:	233f      	movs	r3, #63	; 0x3f
 800087a:	4093      	lsls	r3, r2
 800087c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800087e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000880:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000882:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000884:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8000888:	e7d4      	b.n	8000834 <HAL_DMA_Init+0xa0>
    return HAL_ERROR;
 800088a:	2001      	movs	r0, #1
 800088c:	e7d2      	b.n	8000834 <HAL_DMA_Init+0xa0>
 800088e:	bf00      	nop
 8000890:	e010803f 	.word	0xe010803f

08000894 <HAL_DMA_Start_IT>:
{
 8000894:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8000896:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800089a:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 800089c:	2c01      	cmp	r4, #1
 800089e:	d034      	beq.n	800090a <HAL_DMA_Start_IT+0x76>
 80008a0:	2401      	movs	r4, #1
 80008a2:	2500      	movs	r5, #0
 80008a4:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80008a8:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 80008ac:	2c01      	cmp	r4, #1
 80008ae:	f04f 0402 	mov.w	r4, #2
 80008b2:	d128      	bne.n	8000906 <HAL_DMA_Start_IT+0x72>
    hdma->State = HAL_DMA_STATE_BUSY;
 80008b4:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80008b8:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80008ba:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80008bc:	6825      	ldr	r5, [r4, #0]
 80008be:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80008c2:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80008c4:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80008c6:	6883      	ldr	r3, [r0, #8]
 80008c8:	2b40      	cmp	r3, #64	; 0x40
 80008ca:	d119      	bne.n	8000900 <HAL_DMA_Start_IT+0x6c>
    hdma->Instance->PAR = DstAddress;
 80008cc:	60a2      	str	r2, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 80008ce:	60e1      	str	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80008d0:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80008d2:	233f      	movs	r3, #63	; 0x3f
 80008d4:	4093      	lsls	r3, r2
 80008d6:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80008d8:	6823      	ldr	r3, [r4, #0]
 80008da:	f043 0316 	orr.w	r3, r3, #22
 80008de:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80008e0:	6963      	ldr	r3, [r4, #20]
 80008e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008e6:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 80008e8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80008ea:	b11b      	cbz	r3, 80008f4 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 80008ec:	6823      	ldr	r3, [r4, #0]
 80008ee:	f043 0308 	orr.w	r3, r3, #8
 80008f2:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80008f4:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80008f6:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80008f8:	f043 0301 	orr.w	r3, r3, #1
 80008fc:	6023      	str	r3, [r4, #0]
}
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->PAR = SrcAddress;
 8000900:	60a1      	str	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8000902:	60e2      	str	r2, [r4, #12]
 8000904:	e7e4      	b.n	80008d0 <HAL_DMA_Start_IT+0x3c>
    __HAL_UNLOCK(hdma);	  
 8000906:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 800090a:	2002      	movs	r0, #2
 800090c:	e7f7      	b.n	80008fe <HAL_DMA_Start_IT+0x6a>

0800090e <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800090e:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000912:	2b02      	cmp	r3, #2
 8000914:	d003      	beq.n	800091e <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000916:	2380      	movs	r3, #128	; 0x80
 8000918:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 800091a:	2001      	movs	r0, #1
 800091c:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 800091e:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8000920:	2305      	movs	r3, #5
 8000922:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  return HAL_OK;
 8000926:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8000928:	6813      	ldr	r3, [r2, #0]
 800092a:	f023 0301 	bic.w	r3, r3, #1
 800092e:	6013      	str	r3, [r2, #0]
}
 8000930:	4770      	bx	lr
	...

08000934 <HAL_DMA_IRQHandler>:
  __IO uint32_t count = 0;
 8000934:	2300      	movs	r3, #0
{
 8000936:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0;
 8000938:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800093a:	2208      	movs	r2, #8
  uint32_t timeout = SystemCoreClock / 9600;
 800093c:	4b5b      	ldr	r3, [pc, #364]	; (8000aac <HAL_DMA_IRQHandler+0x178>)
{
 800093e:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000940:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600;
 8000942:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000944:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8000946:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000948:	409a      	lsls	r2, r3
 800094a:	4232      	tst	r2, r6
 800094c:	d00c      	beq.n	8000968 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800094e:	6801      	ldr	r1, [r0, #0]
 8000950:	6808      	ldr	r0, [r1, #0]
 8000952:	0740      	lsls	r0, r0, #29
 8000954:	d508      	bpl.n	8000968 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000956:	6808      	ldr	r0, [r1, #0]
 8000958:	f020 0004 	bic.w	r0, r0, #4
 800095c:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800095e:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000960:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000962:	f042 0201 	orr.w	r2, r2, #1
 8000966:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000968:	2201      	movs	r2, #1
 800096a:	409a      	lsls	r2, r3
 800096c:	4232      	tst	r2, r6
 800096e:	d008      	beq.n	8000982 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000970:	6821      	ldr	r1, [r4, #0]
 8000972:	6949      	ldr	r1, [r1, #20]
 8000974:	0609      	lsls	r1, r1, #24
 8000976:	d504      	bpl.n	8000982 <HAL_DMA_IRQHandler+0x4e>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000978:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800097a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800097c:	f042 0202 	orr.w	r2, r2, #2
 8000980:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000982:	2204      	movs	r2, #4
 8000984:	409a      	lsls	r2, r3
 8000986:	4232      	tst	r2, r6
 8000988:	d008      	beq.n	800099c <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800098a:	6821      	ldr	r1, [r4, #0]
 800098c:	6809      	ldr	r1, [r1, #0]
 800098e:	0788      	lsls	r0, r1, #30
 8000990:	d504      	bpl.n	800099c <HAL_DMA_IRQHandler+0x68>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000992:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000994:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000996:	f042 0204 	orr.w	r2, r2, #4
 800099a:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800099c:	2210      	movs	r2, #16
 800099e:	409a      	lsls	r2, r3
 80009a0:	4232      	tst	r2, r6
 80009a2:	d010      	beq.n	80009c6 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80009a4:	6823      	ldr	r3, [r4, #0]
 80009a6:	6819      	ldr	r1, [r3, #0]
 80009a8:	0709      	lsls	r1, r1, #28
 80009aa:	d50c      	bpl.n	80009c6 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80009ac:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	0350      	lsls	r0, r2, #13
 80009b2:	d537      	bpl.n	8000a24 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	0319      	lsls	r1, r3, #12
 80009b8:	d401      	bmi.n	80009be <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80009ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80009bc:	e000      	b.n	80009c0 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80009be:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80009c0:	b10b      	cbz	r3, 80009c6 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80009c2:	4620      	mov	r0, r4
 80009c4:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80009c6:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80009c8:	2220      	movs	r2, #32
 80009ca:	408a      	lsls	r2, r1
 80009cc:	4232      	tst	r2, r6
 80009ce:	d03a      	beq.n	8000a46 <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80009d0:	6823      	ldr	r3, [r4, #0]
 80009d2:	6818      	ldr	r0, [r3, #0]
 80009d4:	06c6      	lsls	r6, r0, #27
 80009d6:	d536      	bpl.n	8000a46 <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80009d8:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80009da:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80009de:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80009e0:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80009e2:	d127      	bne.n	8000a34 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80009e4:	f022 0216 	bic.w	r2, r2, #22
 80009e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80009ea:	695a      	ldr	r2, [r3, #20]
 80009ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80009f0:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80009f2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80009f4:	b90a      	cbnz	r2, 80009fa <HAL_DMA_IRQHandler+0xc6>
 80009f6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80009f8:	b11a      	cbz	r2, 8000a02 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	f022 0208 	bic.w	r2, r2, #8
 8000a00:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000a02:	233f      	movs	r3, #63	; 0x3f
 8000a04:	408b      	lsls	r3, r1
 8000a06:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8000a08:	2300      	movs	r3, #0
 8000a0a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8000a14:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d045      	beq.n	8000aa6 <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 8000a1a:	4620      	mov	r0, r4
}
 8000a1c:	b003      	add	sp, #12
 8000a1e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8000a22:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000a24:	681a      	ldr	r2, [r3, #0]
 8000a26:	05d2      	lsls	r2, r2, #23
 8000a28:	d4c7      	bmi.n	80009ba <HAL_DMA_IRQHandler+0x86>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	f022 0208 	bic.w	r2, r2, #8
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	e7c2      	b.n	80009ba <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000a34:	0350      	lsls	r0, r2, #13
 8000a36:	d527      	bpl.n	8000a88 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	0319      	lsls	r1, r3, #12
 8000a3c:	d431      	bmi.n	8000aa2 <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 8000a3e:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8000a40:	b10b      	cbz	r3, 8000a46 <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 8000a42:	4620      	mov	r0, r4
 8000a44:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000a46:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000a48:	b36b      	cbz	r3, 8000aa6 <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000a4a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000a4c:	07da      	lsls	r2, r3, #31
 8000a4e:	d519      	bpl.n	8000a84 <HAL_DMA_IRQHandler+0x150>
  uint32_t timeout = SystemCoreClock / 9600;
 8000a50:	f44f 5316 	mov.w	r3, #9600	; 0x2580
      __HAL_DMA_DISABLE(hdma);
 8000a54:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 8000a56:	fbb7 f7f3 	udiv	r7, r7, r3
      hdma->State = HAL_DMA_STATE_ABORT;
 8000a5a:	2305      	movs	r3, #5
 8000a5c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8000a60:	6813      	ldr	r3, [r2, #0]
 8000a62:	f023 0301 	bic.w	r3, r3, #1
 8000a66:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8000a68:	9b01      	ldr	r3, [sp, #4]
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	42bb      	cmp	r3, r7
 8000a6e:	9301      	str	r3, [sp, #4]
 8000a70:	d802      	bhi.n	8000a78 <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000a72:	6813      	ldr	r3, [r2, #0]
 8000a74:	07db      	lsls	r3, r3, #31
 8000a76:	d4f7      	bmi.n	8000a68 <HAL_DMA_IRQHandler+0x134>
      __HAL_UNLOCK(hdma);
 8000a78:	2300      	movs	r3, #0
 8000a7a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8000a84:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000a86:	e7c6      	b.n	8000a16 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8000a8e:	d108      	bne.n	8000aa2 <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000a90:	6819      	ldr	r1, [r3, #0]
 8000a92:	f021 0110 	bic.w	r1, r1, #16
 8000a96:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8000a98:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8000a9a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8000a9e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8000aa2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000aa4:	e7cc      	b.n	8000a40 <HAL_DMA_IRQHandler+0x10c>
}
 8000aa6:	b003      	add	sp, #12
 8000aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	2000000c 	.word	0x2000000c

08000ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000ab4:	2300      	movs	r3, #0
{
 8000ab6:	b085      	sub	sp, #20
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab8:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 8000c8c <HAL_GPIO_Init+0x1dc>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000abc:	4a71      	ldr	r2, [pc, #452]	; (8000c84 <HAL_GPIO_Init+0x1d4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000abe:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8000c90 <HAL_GPIO_Init+0x1e0>
    ioposition = ((uint32_t)0x01) << position;
 8000ac2:	2701      	movs	r7, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ac4:	680c      	ldr	r4, [r1, #0]
    ioposition = ((uint32_t)0x01) << position;
 8000ac6:	409f      	lsls	r7, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ac8:	ea07 0504 	and.w	r5, r7, r4
    if(iocurrent == ioposition)
 8000acc:	ea37 0404 	bics.w	r4, r7, r4
 8000ad0:	f040 80be 	bne.w	8000c50 <HAL_GPIO_Init+0x1a0>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ad4:	684c      	ldr	r4, [r1, #4]
 8000ad6:	f024 0a10 	bic.w	sl, r4, #16
 8000ada:	f1ba 0f02 	cmp.w	sl, #2
 8000ade:	d116      	bne.n	8000b0e <HAL_GPIO_Init+0x5e>
        temp = GPIOx->AFR[position >> 3];
 8000ae0:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000ae4:	f003 0b07 	and.w	fp, r3, #7
 8000ae8:	f04f 0c0f 	mov.w	ip, #15
 8000aec:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8000af0:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8000af4:	f8de 6020 	ldr.w	r6, [lr, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000af8:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000afc:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000b00:	690e      	ldr	r6, [r1, #16]
 8000b02:	fa06 f60b 	lsl.w	r6, r6, fp
 8000b06:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3] = temp;
 8000b0a:	f8ce 6020 	str.w	r6, [lr, #32]
      temp = GPIOx->MODER;
 8000b0e:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b12:	f04f 0c03 	mov.w	ip, #3
      temp = GPIOx->MODER;
 8000b16:	f8d0 b000 	ldr.w	fp, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b1a:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b1e:	fa0c fc0e 	lsl.w	ip, ip, lr
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b22:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b26:	ea6f 060c 	mvn.w	r6, ip
 8000b2a:	ea2b 0b0c 	bic.w	fp, fp, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b2e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b32:	9601      	str	r6, [sp, #4]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b34:	fa0c fc0e 	lsl.w	ip, ip, lr
 8000b38:	ea4c 0c0b 	orr.w	ip, ip, fp
      GPIOx->MODER = temp;
 8000b3c:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b40:	d815      	bhi.n	8000b6e <HAL_GPIO_Init+0xbe>
        temp = GPIOx->OSPEEDR; 
 8000b42:	f8d0 c008 	ldr.w	ip, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000b46:	ea06 0c0c 	and.w	ip, r6, ip
        temp |= (GPIO_Init->Speed << (position * 2));
 8000b4a:	68ce      	ldr	r6, [r1, #12]
 8000b4c:	fa06 fa0e 	lsl.w	sl, r6, lr
 8000b50:	ea4a 0c0c 	orr.w	ip, sl, ip
        GPIOx->OSPEEDR = temp;
 8000b54:	f8c0 c008 	str.w	ip, [r0, #8]
        temp = GPIOx->OTYPER;
 8000b58:	f8d0 c004 	ldr.w	ip, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b5c:	ea2c 0707 	bic.w	r7, ip, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000b60:	f3c4 1c00 	ubfx	ip, r4, #4, #1
 8000b64:	fa0c fc03 	lsl.w	ip, ip, r3
 8000b68:	ea4c 0707 	orr.w	r7, ip, r7
        GPIOx->OTYPER = temp;
 8000b6c:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000b6e:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000b70:	9e01      	ldr	r6, [sp, #4]
 8000b72:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000b74:	688e      	ldr	r6, [r1, #8]
 8000b76:	fa06 f60e 	lsl.w	r6, r6, lr
 8000b7a:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 8000b7c:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b7e:	00e6      	lsls	r6, r4, #3
 8000b80:	d566      	bpl.n	8000c50 <HAL_GPIO_Init+0x1a0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b82:	f8d8 6044 	ldr.w	r6, [r8, #68]	; 0x44
 8000b86:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000b8a:	f003 0c03 	and.w	ip, r3, #3
 8000b8e:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b92:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8000b96:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000b9a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9e:	f8c8 6044 	str.w	r6, [r8, #68]	; 0x44
 8000ba2:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 8000ba6:	f8d8 6044 	ldr.w	r6, [r8, #68]	; 0x44
 8000baa:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8000bae:	9603      	str	r6, [sp, #12]
 8000bb0:	9e03      	ldr	r6, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000bb2:	fa0e f60c 	lsl.w	r6, lr, ip
        temp = SYSCFG->EXTICR[position >> 2];
 8000bb6:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000bba:	ea2a 0e06 	bic.w	lr, sl, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000bbe:	4e32      	ldr	r6, [pc, #200]	; (8000c88 <HAL_GPIO_Init+0x1d8>)
 8000bc0:	42b0      	cmp	r0, r6
 8000bc2:	d04c      	beq.n	8000c5e <HAL_GPIO_Init+0x1ae>
 8000bc4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000bc8:	42b0      	cmp	r0, r6
 8000bca:	d04a      	beq.n	8000c62 <HAL_GPIO_Init+0x1b2>
 8000bcc:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000bd0:	42b0      	cmp	r0, r6
 8000bd2:	d048      	beq.n	8000c66 <HAL_GPIO_Init+0x1b6>
 8000bd4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000bd8:	42b0      	cmp	r0, r6
 8000bda:	d046      	beq.n	8000c6a <HAL_GPIO_Init+0x1ba>
 8000bdc:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000be0:	42b0      	cmp	r0, r6
 8000be2:	d044      	beq.n	8000c6e <HAL_GPIO_Init+0x1be>
 8000be4:	4548      	cmp	r0, r9
 8000be6:	d044      	beq.n	8000c72 <HAL_GPIO_Init+0x1c2>
 8000be8:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8000bec:	42b0      	cmp	r0, r6
 8000bee:	d042      	beq.n	8000c76 <HAL_GPIO_Init+0x1c6>
 8000bf0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000bf4:	42b0      	cmp	r0, r6
 8000bf6:	d040      	beq.n	8000c7a <HAL_GPIO_Init+0x1ca>
 8000bf8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000bfc:	42b0      	cmp	r0, r6
 8000bfe:	d03e      	beq.n	8000c7e <HAL_GPIO_Init+0x1ce>
 8000c00:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000c04:	42b0      	cmp	r0, r6
 8000c06:	bf0c      	ite	eq
 8000c08:	2609      	moveq	r6, #9
 8000c0a:	260a      	movne	r6, #10
 8000c0c:	fa06 f60c 	lsl.w	r6, r6, ip
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c10:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000c14:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8000c18:	60be      	str	r6, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 8000c1a:	ea6f 0705 	mvn.w	r7, r5
        temp = EXTI->IMR;
 8000c1e:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000c20:	bf0c      	ite	eq
 8000c22:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000c24:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c26:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        EXTI->IMR = temp;
 8000c2a:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR;
 8000c2c:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8000c2e:	bf0c      	ite	eq
 8000c30:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000c32:	432e      	orrne	r6, r5
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c34:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        EXTI->EMR = temp;
 8000c38:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR;
 8000c3a:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000c3c:	bf0c      	ite	eq
 8000c3e:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000c40:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c42:	02a4      	lsls	r4, r4, #10
        EXTI->RTSR = temp;
 8000c44:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR;
 8000c46:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8000c48:	bf54      	ite	pl
 8000c4a:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8000c4c:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8000c4e:	60d6      	str	r6, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000c50:	3301      	adds	r3, #1
 8000c52:	2b10      	cmp	r3, #16
 8000c54:	f47f af35 	bne.w	8000ac2 <HAL_GPIO_Init+0x12>
      }
    }
  }
}
 8000c58:	b005      	add	sp, #20
 8000c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000c5e:	2600      	movs	r6, #0
 8000c60:	e7d4      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c62:	2601      	movs	r6, #1
 8000c64:	e7d2      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c66:	2602      	movs	r6, #2
 8000c68:	e7d0      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c6a:	2603      	movs	r6, #3
 8000c6c:	e7ce      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c6e:	2604      	movs	r6, #4
 8000c70:	e7cc      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c72:	2605      	movs	r6, #5
 8000c74:	e7ca      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c76:	2606      	movs	r6, #6
 8000c78:	e7c8      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c7a:	2607      	movs	r6, #7
 8000c7c:	e7c6      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c7e:	2608      	movs	r6, #8
 8000c80:	e7c4      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c82:	bf00      	nop
 8000c84:	40013c00 	.word	0x40013c00
 8000c88:	40020000 	.word	0x40020000
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	40021400 	.word	0x40021400

08000c94 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c94:	b10a      	cbz	r2, 8000c9a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8000c96:	6181      	str	r1, [r0, #24]
  }
}
 8000c98:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8000c9a:	0409      	lsls	r1, r1, #16
 8000c9c:	e7fb      	b.n	8000c96 <HAL_GPIO_WritePin+0x2>

08000c9e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000c9e:	6943      	ldr	r3, [r0, #20]
 8000ca0:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000ca4:	bf08      	it	eq
 8000ca6:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ca8:	6181      	str	r1, [r0, #24]
  }
}
 8000caa:	4770      	bx	lr

08000cac <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000cac:	4770      	bx	lr
	...

08000cb0 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000cb0:	4a04      	ldr	r2, [pc, #16]	; (8000cc4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000cb2:	6951      	ldr	r1, [r2, #20]
 8000cb4:	4201      	tst	r1, r0
{
 8000cb6:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000cb8:	d002      	beq.n	8000cc0 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000cba:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000cbc:	f7ff fff6 	bl	8000cac <HAL_GPIO_EXTI_Callback>
}
 8000cc0:	bd08      	pop	{r3, pc}
 8000cc2:	bf00      	nop
 8000cc4:	40013c00 	.word	0x40013c00

08000cc8 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000cc8:	6803      	ldr	r3, [r0, #0]
 8000cca:	699a      	ldr	r2, [r3, #24]
 8000ccc:	0791      	lsls	r1, r2, #30
 8000cce:	d501      	bpl.n	8000cd4 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000cd4:	699a      	ldr	r2, [r3, #24]
 8000cd6:	07d2      	lsls	r2, r2, #31
 8000cd8:	d403      	bmi.n	8000ce2 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000cda:	699a      	ldr	r2, [r3, #24]
 8000cdc:	f042 0201 	orr.w	r2, r2, #1
 8000ce0:	619a      	str	r2, [r3, #24]
  }
}
 8000ce2:	4770      	bx	lr

08000ce4 <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8000ce4:	f011 0301 	ands.w	r3, r1, #1
 8000ce8:	d007      	beq.n	8000cfa <I2C_Disable_IRQ+0x16>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000cea:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000cee:	f003 0328 	and.w	r3, r3, #40	; 0x28
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8000cf2:	2b28      	cmp	r3, #40	; 0x28
 8000cf4:	bf0c      	ite	eq
 8000cf6:	2342      	moveq	r3, #66	; 0x42
 8000cf8:	23f2      	movne	r3, #242	; 0xf2
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8000cfa:	078a      	lsls	r2, r1, #30
 8000cfc:	d509      	bpl.n	8000d12 <I2C_Disable_IRQ+0x2e>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000cfe:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8000d02:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8000d06:	2a28      	cmp	r2, #40	; 0x28
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8000d08:	bf0c      	ite	eq
 8000d0a:	f043 0344 	orreq.w	r3, r3, #68	; 0x44
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8000d0e:	f043 03f4 	orrne.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8000d12:	074a      	lsls	r2, r1, #29
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000d14:	6801      	ldr	r1, [r0, #0]
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8000d16:	bf48      	it	mi
 8000d18:	f043 03b8 	orrmi.w	r3, r3, #184	; 0xb8
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000d1c:	680a      	ldr	r2, [r1, #0]
 8000d1e:	ea22 0303 	bic.w	r3, r2, r3
 8000d22:	600b      	str	r3, [r1, #0]
}
 8000d24:	4770      	bx	lr

08000d26 <HAL_I2C_Init>:
{
 8000d26:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8000d28:	4604      	mov	r4, r0
 8000d2a:	2800      	cmp	r0, #0
 8000d2c:	d04a      	beq.n	8000dc4 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000d2e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000d32:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d36:	b91b      	cbnz	r3, 8000d40 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8000d38:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8000d3c:	f002 ffea 	bl	8003d14 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d40:	2324      	movs	r3, #36	; 0x24
 8000d42:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8000d46:	6823      	ldr	r3, [r4, #0]
 8000d48:	681a      	ldr	r2, [r3, #0]
 8000d4a:	f022 0201 	bic.w	r2, r2, #1
 8000d4e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000d50:	6862      	ldr	r2, [r4, #4]
 8000d52:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000d56:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d58:	689a      	ldr	r2, [r3, #8]
 8000d5a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000d5e:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d60:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d64:	2901      	cmp	r1, #1
 8000d66:	d124      	bne.n	8000db2 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d68:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000d6c:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d6e:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d70:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d72:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000d76:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000d7a:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000d7c:	68da      	ldr	r2, [r3, #12]
 8000d7e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000d82:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000d84:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 8000d88:	430a      	orrs	r2, r1
 8000d8a:	69a1      	ldr	r1, [r4, #24]
 8000d8c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000d90:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000d92:	e9d4 2107 	ldrd	r2, r1, [r4, #28]
 8000d96:	430a      	orrs	r2, r1
 8000d98:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	f042 0201 	orr.w	r2, r2, #1
 8000da0:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8000da2:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000da4:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000da6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000daa:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000dac:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8000db0:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000db2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000db6:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000db8:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000dba:	d1d8      	bne.n	8000d6e <HAL_I2C_Init+0x48>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000dbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000dc0:	605a      	str	r2, [r3, #4]
 8000dc2:	e7d4      	b.n	8000d6e <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	e7f3      	b.n	8000db0 <HAL_I2C_Init+0x8a>

08000dc8 <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000dc8:	6802      	ldr	r2, [r0, #0]
  if (hi2c->XferISR != NULL)
 8000dca:	6b43      	ldr	r3, [r0, #52]	; 0x34
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000dcc:	6991      	ldr	r1, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000dce:	6812      	ldr	r2, [r2, #0]
  if (hi2c->XferISR != NULL)
 8000dd0:	b103      	cbz	r3, 8000dd4 <HAL_I2C_EV_IRQHandler+0xc>
    hi2c->XferISR(hi2c, itflags, itsources);
 8000dd2:	4718      	bx	r3
}
 8000dd4:	4770      	bx	lr

08000dd6 <HAL_I2C_SlaveTxCpltCallback>:
 8000dd6:	4770      	bx	lr

08000dd8 <HAL_I2C_SlaveRxCpltCallback>:
 8000dd8:	4770      	bx	lr

08000dda <I2C_ITSlaveSeqCplt>:
{
 8000dda:	b538      	push	{r3, r4, r5, lr}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ddc:	2500      	movs	r5, #0
 8000dde:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8000de2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000de6:	2b29      	cmp	r3, #41	; 0x29
 8000de8:	d10c      	bne.n	8000e04 <I2C_ITSlaveSeqCplt+0x2a>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000dea:	2328      	movs	r3, #40	; 0x28
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8000dec:	2101      	movs	r1, #1
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000dee:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8000df2:	2321      	movs	r3, #33	; 0x21
 8000df4:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8000df6:	f7ff ff75 	bl	8000ce4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8000dfa:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8000dfe:	f7ff ffea 	bl	8000dd6 <HAL_I2C_SlaveTxCpltCallback>
}
 8000e02:	bd38      	pop	{r3, r4, r5, pc}
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8000e04:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000e08:	2b2a      	cmp	r3, #42	; 0x2a
 8000e0a:	d1fa      	bne.n	8000e02 <I2C_ITSlaveSeqCplt+0x28>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000e0c:	2328      	movs	r3, #40	; 0x28
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8000e0e:	2102      	movs	r1, #2
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000e10:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8000e14:	2322      	movs	r3, #34	; 0x22
 8000e16:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8000e18:	f7ff ff64 	bl	8000ce4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8000e1c:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8000e20:	f7ff ffda 	bl	8000dd8 <HAL_I2C_SlaveRxCpltCallback>
}
 8000e24:	e7ed      	b.n	8000e02 <I2C_ITSlaveSeqCplt+0x28>

08000e26 <HAL_I2C_AddrCallback>:
}
 8000e26:	4770      	bx	lr

08000e28 <I2C_ITAddrCplt.constprop.0>:
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8000e28:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8000e2c:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8000e30:	2a28      	cmp	r2, #40	; 0x28
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8000e32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    transferdirection = I2C_GET_DIR(hi2c);
 8000e34:	6803      	ldr	r3, [r0, #0]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8000e36:	d133      	bne.n	8000ea0 <I2C_ITAddrCplt.constprop.0+0x78>
    transferdirection = I2C_GET_DIR(hi2c);
 8000e38:	699e      	ldr	r6, [r3, #24]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000e3a:	68c2      	ldr	r2, [r0, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000e3c:	699d      	ldr	r5, [r3, #24]
    transferdirection = I2C_GET_DIR(hi2c);
 8000e3e:	f3c6 4600 	ubfx	r6, r6, #16, #1
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000e42:	2a02      	cmp	r2, #2
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8000e44:	6899      	ldr	r1, [r3, #8]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000e46:	ea4f 4515 	mov.w	r5, r5, lsr #16
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8000e4a:	68df      	ldr	r7, [r3, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000e4c:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000e50:	d11e      	bne.n	8000e90 <I2C_ITAddrCplt.constprop.0+0x68>
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8000e52:	ea85 15d1 	eor.w	r5, r5, r1, lsr #7
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8000e56:	f3c1 0209 	ubfx	r2, r1, #0, #10
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8000e5a:	f015 0506 	ands.w	r5, r5, #6
 8000e5e:	d10e      	bne.n	8000e7e <I2C_ITAddrCplt.constprop.0+0x56>
        hi2c->AddrEventCount++;
 8000e60:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8000e62:	3101      	adds	r1, #1
 8000e64:	6481      	str	r1, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8000e66:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8000e68:	2902      	cmp	r1, #2
 8000e6a:	d107      	bne.n	8000e7c <I2C_ITAddrCplt.constprop.0+0x54>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000e6c:	2108      	movs	r1, #8
          hi2c->AddrEventCount = 0U;
 8000e6e:	6485      	str	r5, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000e70:	61d9      	str	r1, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8000e72:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000e76:	4631      	mov	r1, r6
 8000e78:	f7ff ffd5 	bl	8000e26 <HAL_I2C_AddrCallback>
}
 8000e7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8000e7e:	2104      	movs	r1, #4
 8000e80:	f7ff ff30 	bl	8000ce4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8000e84:	2300      	movs	r3, #0
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000e86:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
        __HAL_UNLOCK(hi2c);
 8000e8a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000e8e:	e7f2      	b.n	8000e76 <I2C_ITAddrCplt.constprop.0+0x4e>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8000e90:	2104      	movs	r1, #4
 8000e92:	f7ff ff27 	bl	8000ce4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8000e96:	2300      	movs	r3, #0
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000e98:	462a      	mov	r2, r5
      __HAL_UNLOCK(hi2c);
 8000e9a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000e9e:	e7ea      	b.n	8000e76 <I2C_ITAddrCplt.constprop.0+0x4e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000ea0:	2208      	movs	r2, #8
 8000ea2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
 8000eaa:	e7e7      	b.n	8000e7c <I2C_ITAddrCplt.constprop.0+0x54>

08000eac <HAL_I2C_ListenCpltCallback>:
 8000eac:	4770      	bx	lr
	...

08000eb0 <I2C_ITListenCplt>:
{
 8000eb0:	b508      	push	{r3, lr}
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000eb2:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <I2C_ITListenCplt+0x58>)
  hi2c->State = HAL_I2C_STATE_READY;
 8000eb4:	2220      	movs	r2, #32
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000eb6:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->XferISR = NULL;
 8000ebc:	6343      	str	r3, [r0, #52]	; 0x34
  hi2c->State = HAL_I2C_STATE_READY;
 8000ebe:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ec2:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8000ec6:	074b      	lsls	r3, r1, #29
 8000ec8:	d512      	bpl.n	8000ef0 <I2C_ITListenCplt+0x40>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000eca:	6803      	ldr	r3, [r0, #0]
 8000ecc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ece:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000ed0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8000ed2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	6243      	str	r3, [r0, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8000ed8:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8000eda:	b14b      	cbz	r3, 8000ef0 <I2C_ITListenCplt+0x40>
      hi2c->XferSize--;
 8000edc:	3b01      	subs	r3, #1
 8000ede:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8000ee0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8000ee2:	3b01      	subs	r3, #1
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000ee8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000eea:	f043 0304 	orr.w	r3, r3, #4
 8000eee:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000ef0:	2107      	movs	r1, #7
 8000ef2:	f7ff fef7 	bl	8000ce4 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000ef6:	6803      	ldr	r3, [r0, #0]
 8000ef8:	2210      	movs	r2, #16
 8000efa:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8000efc:	2300      	movs	r3, #0
 8000efe:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8000f02:	f7ff ffd3 	bl	8000eac <HAL_I2C_ListenCpltCallback>
}
 8000f06:	bd08      	pop	{r3, pc}
 8000f08:	ffff0000 	.word	0xffff0000

08000f0c <HAL_I2C_ErrorCallback>:
 8000f0c:	4770      	bx	lr

08000f0e <HAL_I2C_AbortCpltCallback>:
 8000f0e:	4770      	bx	lr

08000f10 <I2C_ITError>:
{
 8000f10:	b570      	push	{r4, r5, r6, lr}
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8000f12:	4a32      	ldr	r2, [pc, #200]	; (8000fdc <I2C_ITError+0xcc>)
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8000f14:	2500      	movs	r5, #0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8000f16:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8000f1a:	4604      	mov	r4, r0
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8000f1c:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8000f20:	3b28      	subs	r3, #40	; 0x28
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8000f22:	62c2      	str	r2, [r0, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8000f24:	8545      	strh	r5, [r0, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8000f26:	6c42      	ldr	r2, [r0, #68]	; 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8000f28:	2b02      	cmp	r3, #2
  hi2c->ErrorCode |= ErrorCode;
 8000f2a:	ea41 0102 	orr.w	r1, r1, r2
 8000f2e:	6441      	str	r1, [r0, #68]	; 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8000f30:	d821      	bhi.n	8000f76 <I2C_ITError+0x66>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000f32:	2103      	movs	r1, #3
 8000f34:	f7ff fed6 	bl	8000ce4 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000f38:	2328      	movs	r3, #40	; 0x28
 8000f3a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8000f3e:	4b28      	ldr	r3, [pc, #160]	; (8000fe0 <I2C_ITError+0xd0>)
    hi2c->PreviousState = I2C_STATE_NONE;
 8000f40:	6305      	str	r5, [r0, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8000f42:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8000f44:	6823      	ldr	r3, [r4, #0]
 8000f46:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000f48:	681a      	ldr	r2, [r3, #0]
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8000f4a:	f411 4180 	ands.w	r1, r1, #16384	; 0x4000
 8000f4e:	d01f      	beq.n	8000f90 <I2C_ITError+0x80>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000f50:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    if (hi2c->hdmatx != NULL)
 8000f54:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000f56:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 8000f58:	2800      	cmp	r0, #0
 8000f5a:	d037      	beq.n	8000fcc <I2C_ITError+0xbc>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8000f5c:	4b21      	ldr	r3, [pc, #132]	; (8000fe4 <I2C_ITError+0xd4>)
 8000f5e:	6503      	str	r3, [r0, #80]	; 0x50
      __HAL_UNLOCK(hi2c);
 8000f60:	2300      	movs	r3, #0
 8000f62:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8000f66:	f7ff fcd2 	bl	800090e <HAL_DMA_Abort_IT>
 8000f6a:	b378      	cbz	r0, 8000fcc <I2C_ITError+0xbc>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8000f6c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8000f6e:	6d03      	ldr	r3, [r0, #80]	; 0x50
}
 8000f70:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8000f74:	4718      	bx	r3
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000f76:	2107      	movs	r1, #7
 8000f78:	f7ff feb4 	bl	8000ce4 <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8000f7c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000f80:	2b60      	cmp	r3, #96	; 0x60
 8000f82:	d002      	beq.n	8000f8a <I2C_ITError+0x7a>
      hi2c->State         = HAL_I2C_STATE_READY;
 8000f84:	2320      	movs	r3, #32
 8000f86:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	6323      	str	r3, [r4, #48]	; 0x30
 8000f8e:	e7d8      	b.n	8000f42 <I2C_ITError+0x32>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8000f90:	f412 4200 	ands.w	r2, r2, #32768	; 0x8000
 8000f94:	d00e      	beq.n	8000fb4 <I2C_ITError+0xa4>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000f96:	681a      	ldr	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8000f98:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000f9a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000f9e:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8000fa0:	b1a0      	cbz	r0, 8000fcc <I2C_ITError+0xbc>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8000fa2:	4b10      	ldr	r3, [pc, #64]	; (8000fe4 <I2C_ITError+0xd4>)
 8000fa4:	6503      	str	r3, [r0, #80]	; 0x50
      __HAL_UNLOCK(hi2c);
 8000fa6:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8000faa:	f7ff fcb0 	bl	800090e <HAL_DMA_Abort_IT>
 8000fae:	b168      	cbz	r0, 8000fcc <I2C_ITError+0xbc>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8000fb0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8000fb2:	e7dc      	b.n	8000f6e <I2C_ITError+0x5e>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8000fb4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8000fb8:	2b60      	cmp	r3, #96	; 0x60
 8000fba:	d108      	bne.n	8000fce <I2C_ITError+0xbe>
    hi2c->State = HAL_I2C_STATE_READY;
 8000fbc:	2320      	movs	r3, #32
    HAL_I2C_AbortCpltCallback(hi2c);
 8000fbe:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 8000fc0:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8000fc4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    HAL_I2C_AbortCpltCallback(hi2c);
 8000fc8:	f7ff ffa1 	bl	8000f0e <HAL_I2C_AbortCpltCallback>
}
 8000fcc:	bd70      	pop	{r4, r5, r6, pc}
    HAL_I2C_ErrorCallback(hi2c);
 8000fce:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 8000fd0:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8000fd4:	f7ff ff9a 	bl	8000f0c <HAL_I2C_ErrorCallback>
}
 8000fd8:	e7f8      	b.n	8000fcc <I2C_ITError+0xbc>
 8000fda:	bf00      	nop
 8000fdc:	ffff0000 	.word	0xffff0000
 8000fe0:	080010e1 	.word	0x080010e1
 8000fe4:	08001255 	.word	0x08001255

08000fe8 <I2C_ITSlaveCplt>:
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8000fe8:	6803      	ldr	r3, [r0, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000fea:	2220      	movs	r2, #32
{
 8000fec:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8000fee:	681e      	ldr	r6, [r3, #0]
{
 8000ff0:	460d      	mov	r5, r1
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000ff2:	61da      	str	r2, [r3, #28]
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8000ff4:	2107      	movs	r1, #7
 8000ff6:	f7ff fe75 	bl	8000ce4 <I2C_Disable_IRQ>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8000ffa:	6803      	ldr	r3, [r0, #0]
{
 8000ffc:	4604      	mov	r4, r0
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8000ffe:	685a      	ldr	r2, [r3, #4]
 8001000:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001004:	605a      	str	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 8001006:	685a      	ldr	r2, [r3, #4]
 8001008:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800100c:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001010:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001014:	f022 0201 	bic.w	r2, r2, #1
 8001018:	605a      	str	r2, [r3, #4]
  I2C_Flush_TXDR(hi2c);
 800101a:	f7ff fe55 	bl	8000cc8 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800101e:	0471      	lsls	r1, r6, #17
 8001020:	d534      	bpl.n	800108c <I2C_ITSlaveCplt+0xa4>
    if (hi2c->hdmatx != NULL)
 8001022:	6b83      	ldr	r3, [r0, #56]	; 0x38
    if (hi2c->hdmarx != NULL)
 8001024:	b11b      	cbz	r3, 800102e <I2C_ITSlaveCplt+0x46>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	b29b      	uxth	r3, r3
 800102c:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800102e:	076b      	lsls	r3, r5, #29
 8001030:	d510      	bpl.n	8001054 <I2C_ITSlaveCplt+0x6c>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001032:	6823      	ldr	r3, [r4, #0]
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001034:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001038:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800103a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800103c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800103e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001040:	3301      	adds	r3, #1
 8001042:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8001044:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001046:	b12b      	cbz	r3, 8001054 <I2C_ITSlaveCplt+0x6c>
      hi2c->XferSize--;
 8001048:	3b01      	subs	r3, #1
 800104a:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800104c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800104e:	3b01      	subs	r3, #1
 8001050:	b29b      	uxth	r3, r3
 8001052:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8001054:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001056:	b29b      	uxth	r3, r3
 8001058:	b11b      	cbz	r3, 8001062 <I2C_ITSlaveCplt+0x7a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800105a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800105c:	f043 0304 	orr.w	r3, r3, #4
 8001060:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->PreviousState = I2C_STATE_NONE;
 8001062:	2300      	movs	r3, #0
 8001064:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001066:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800106a:	6c66      	ldr	r6, [r4, #68]	; 0x44
  hi2c->XferISR = NULL;
 800106c:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800106e:	b18e      	cbz	r6, 8001094 <I2C_ITSlaveCplt+0xac>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8001070:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001072:	4620      	mov	r0, r4
 8001074:	f7ff ff4c 	bl	8000f10 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8001078:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800107c:	2b28      	cmp	r3, #40	; 0x28
 800107e:	d11a      	bne.n	80010b6 <I2C_ITSlaveCplt+0xce>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8001080:	4629      	mov	r1, r5
 8001082:	4620      	mov	r0, r4
}
 8001084:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8001088:	f7ff bf12 	b.w	8000eb0 <I2C_ITListenCplt>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800108c:	0432      	lsls	r2, r6, #16
 800108e:	d5ce      	bpl.n	800102e <I2C_ITSlaveCplt+0x46>
    if (hi2c->hdmarx != NULL)
 8001090:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001092:	e7c7      	b.n	8001024 <I2C_ITSlaveCplt+0x3c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8001094:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001096:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800109a:	d00d      	beq.n	80010b8 <I2C_ITSlaveCplt+0xd0>
    I2C_ITSlaveSeqCplt(hi2c);
 800109c:	4620      	mov	r0, r4
 800109e:	f7ff fe9c 	bl	8000dda <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80010a2:	4b0e      	ldr	r3, [pc, #56]	; (80010dc <I2C_ITSlaveCplt+0xf4>)
    HAL_I2C_ListenCpltCallback(hi2c);
 80010a4:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 80010a6:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80010aa:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80010ac:	2320      	movs	r3, #32
 80010ae:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    HAL_I2C_ListenCpltCallback(hi2c);
 80010b2:	f7ff fefb 	bl	8000eac <HAL_I2C_ListenCpltCallback>
}
 80010b6:	bd70      	pop	{r4, r5, r6, pc}
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80010b8:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80010bc:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 80010be:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80010c2:	2b22      	cmp	r3, #34	; 0x22
 80010c4:	f04f 0320 	mov.w	r3, #32
    hi2c->State = HAL_I2C_STATE_READY;
 80010c8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80010cc:	d102      	bne.n	80010d4 <I2C_ITSlaveCplt+0xec>
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80010ce:	f7ff fe83 	bl	8000dd8 <HAL_I2C_SlaveRxCpltCallback>
 80010d2:	e7f0      	b.n	80010b6 <I2C_ITSlaveCplt+0xce>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80010d4:	f7ff fe7f 	bl	8000dd6 <HAL_I2C_SlaveTxCpltCallback>
}
 80010d8:	e7ed      	b.n	80010b6 <I2C_ITSlaveCplt+0xce>
 80010da:	bf00      	nop
 80010dc:	ffff0000 	.word	0xffff0000

080010e0 <I2C_Slave_ISR_IT>:
{
 80010e0:	b570      	push	{r4, r5, r6, lr}
 80010e2:	4616      	mov	r6, r2
  __HAL_LOCK(hi2c);
 80010e4:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
{
 80010e8:	4604      	mov	r4, r0
 80010ea:	460d      	mov	r5, r1
  __HAL_LOCK(hi2c);
 80010ec:	2a01      	cmp	r2, #1
  uint32_t tmpoptions = hi2c->XferOptions;
 80010ee:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 80010f0:	d07e      	beq.n	80011f0 <I2C_Slave_ISR_IT+0x110>
 80010f2:	2201      	movs	r2, #1
 80010f4:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80010f8:	06ca      	lsls	r2, r1, #27
 80010fa:	d538      	bpl.n	800116e <I2C_Slave_ISR_IT+0x8e>
 80010fc:	06f2      	lsls	r2, r6, #27
 80010fe:	d536      	bpl.n	800116e <I2C_Slave_ISR_IT+0x8e>
    if (hi2c->XferCount == 0U)
 8001100:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001102:	b292      	uxth	r2, r2
 8001104:	bb2a      	cbnz	r2, 8001152 <I2C_Slave_ISR_IT+0x72>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8001106:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 800110a:	2a28      	cmp	r2, #40	; 0x28
 800110c:	d110      	bne.n	8001130 <I2C_Slave_ISR_IT+0x50>
 800110e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001112:	d10d      	bne.n	8001130 <I2C_Slave_ISR_IT+0x50>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8001114:	f7ff fecc 	bl	8000eb0 <I2C_ITListenCplt>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001118:	06aa      	lsls	r2, r5, #26
 800111a:	d505      	bpl.n	8001128 <I2C_Slave_ISR_IT+0x48>
 800111c:	06b3      	lsls	r3, r6, #26
 800111e:	d503      	bpl.n	8001128 <I2C_Slave_ISR_IT+0x48>
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8001120:	4629      	mov	r1, r5
 8001122:	4620      	mov	r0, r4
 8001124:	f7ff ff60 	bl	8000fe8 <I2C_ITSlaveCplt>
  __HAL_UNLOCK(hi2c);
 8001128:	2000      	movs	r0, #0
 800112a:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 800112e:	bd70      	pop	{r4, r5, r6, pc}
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001130:	f894 1041 	ldrb.w	r1, [r4, #65]	; 0x41
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001134:	6822      	ldr	r2, [r4, #0]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001136:	2929      	cmp	r1, #41	; 0x29
 8001138:	f04f 0110 	mov.w	r1, #16
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800113c:	61d1      	str	r1, [r2, #28]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800113e:	d1eb      	bne.n	8001118 <I2C_Slave_ISR_IT+0x38>
 8001140:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001144:	d0e8      	beq.n	8001118 <I2C_Slave_ISR_IT+0x38>
        I2C_Flush_TXDR(hi2c);
 8001146:	4620      	mov	r0, r4
 8001148:	f7ff fdbe 	bl	8000cc8 <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 800114c:	f7ff fe45 	bl	8000dda <I2C_ITSlaveSeqCplt>
 8001150:	e7e2      	b.n	8001118 <I2C_Slave_ISR_IT+0x38>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001152:	6802      	ldr	r2, [r0, #0]
 8001154:	2110      	movs	r1, #16
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001156:	f033 7380 	bics.w	r3, r3, #16777216	; 0x1000000
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800115a:	61d1      	str	r1, [r2, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800115c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800115e:	f042 0204 	orr.w	r2, r2, #4
 8001162:	6442      	str	r2, [r0, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001164:	d1d8      	bne.n	8001118 <I2C_Slave_ISR_IT+0x38>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8001166:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8001168:	f7ff fed2 	bl	8000f10 <I2C_ITError>
 800116c:	e7d4      	b.n	8001118 <I2C_Slave_ISR_IT+0x38>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800116e:	076a      	lsls	r2, r5, #29
 8001170:	d51d      	bpl.n	80011ae <I2C_Slave_ISR_IT+0xce>
 8001172:	0770      	lsls	r0, r6, #29
 8001174:	d51b      	bpl.n	80011ae <I2C_Slave_ISR_IT+0xce>
    if (hi2c->XferCount > 0U)
 8001176:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001178:	b292      	uxth	r2, r2
 800117a:	b17a      	cbz	r2, 800119c <I2C_Slave_ISR_IT+0xbc>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800117c:	6822      	ldr	r2, [r4, #0]
      tmpITFlags &= ~I2C_FLAG_RXNE;
 800117e:	f025 0504 	bic.w	r5, r5, #4
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001182:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001184:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001186:	7011      	strb	r1, [r2, #0]
      hi2c->pBuffPtr++;
 8001188:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800118a:	3201      	adds	r2, #1
 800118c:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800118e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001190:	3a01      	subs	r2, #1
 8001192:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001194:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001196:	3a01      	subs	r2, #1
 8001198:	b292      	uxth	r2, r2
 800119a:	8562      	strh	r2, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 800119c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800119e:	b292      	uxth	r2, r2
 80011a0:	2a00      	cmp	r2, #0
 80011a2:	d1b9      	bne.n	8001118 <I2C_Slave_ISR_IT+0x38>
 80011a4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80011a8:	d0b6      	beq.n	8001118 <I2C_Slave_ISR_IT+0x38>
        I2C_ITSlaveSeqCplt(hi2c);
 80011aa:	4620      	mov	r0, r4
 80011ac:	e7ce      	b.n	800114c <I2C_Slave_ISR_IT+0x6c>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80011ae:	0729      	lsls	r1, r5, #28
 80011b0:	d505      	bpl.n	80011be <I2C_Slave_ISR_IT+0xde>
 80011b2:	0732      	lsls	r2, r6, #28
 80011b4:	d503      	bpl.n	80011be <I2C_Slave_ISR_IT+0xde>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80011b6:	4620      	mov	r0, r4
 80011b8:	f7ff fe36 	bl	8000e28 <I2C_ITAddrCplt.constprop.0>
 80011bc:	e7ac      	b.n	8001118 <I2C_Slave_ISR_IT+0x38>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80011be:	07a8      	lsls	r0, r5, #30
 80011c0:	d5aa      	bpl.n	8001118 <I2C_Slave_ISR_IT+0x38>
 80011c2:	07b1      	lsls	r1, r6, #30
 80011c4:	d5a8      	bpl.n	8001118 <I2C_Slave_ISR_IT+0x38>
    if (hi2c->XferCount > 0U)
 80011c6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80011c8:	b292      	uxth	r2, r2
 80011ca:	b16a      	cbz	r2, 80011e8 <I2C_Slave_ISR_IT+0x108>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80011cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80011ce:	6822      	ldr	r2, [r4, #0]
 80011d0:	f813 1b01 	ldrb.w	r1, [r3], #1
 80011d4:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 80011d6:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80011d8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80011da:	3b01      	subs	r3, #1
 80011dc:	b29b      	uxth	r3, r3
 80011de:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80011e0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80011e2:	3b01      	subs	r3, #1
 80011e4:	8523      	strh	r3, [r4, #40]	; 0x28
 80011e6:	e797      	b.n	8001118 <I2C_Slave_ISR_IT+0x38>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80011e8:	f033 7380 	bics.w	r3, r3, #16777216	; 0x1000000
 80011ec:	d194      	bne.n	8001118 <I2C_Slave_ISR_IT+0x38>
 80011ee:	e7dc      	b.n	80011aa <I2C_Slave_ISR_IT+0xca>
  __HAL_LOCK(hi2c);
 80011f0:	2002      	movs	r0, #2
 80011f2:	e79c      	b.n	800112e <I2C_Slave_ISR_IT+0x4e>

080011f4 <HAL_I2C_ER_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80011f4:	6803      	ldr	r3, [r0, #0]
 80011f6:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80011f8:	681a      	ldr	r2, [r3, #0]
{
 80011fa:	b410      	push	{r4}
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80011fc:	05cc      	lsls	r4, r1, #23
 80011fe:	d508      	bpl.n	8001212 <HAL_I2C_ER_IRQHandler+0x1e>
 8001200:	0614      	lsls	r4, r2, #24
 8001202:	d506      	bpl.n	8001212 <HAL_I2C_ER_IRQHandler+0x1e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001204:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001206:	f044 0401 	orr.w	r4, r4, #1
 800120a:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800120c:	f44f 7480 	mov.w	r4, #256	; 0x100
 8001210:	61dc      	str	r4, [r3, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001212:	054c      	lsls	r4, r1, #21
 8001214:	d508      	bpl.n	8001228 <HAL_I2C_ER_IRQHandler+0x34>
 8001216:	0614      	lsls	r4, r2, #24
 8001218:	d506      	bpl.n	8001228 <HAL_I2C_ER_IRQHandler+0x34>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800121a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800121c:	f044 0408 	orr.w	r4, r4, #8
 8001220:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001222:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8001226:	61dc      	str	r4, [r3, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001228:	0589      	lsls	r1, r1, #22
 800122a:	d508      	bpl.n	800123e <HAL_I2C_ER_IRQHandler+0x4a>
 800122c:	0612      	lsls	r2, r2, #24
 800122e:	d506      	bpl.n	800123e <HAL_I2C_ER_IRQHandler+0x4a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001230:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001232:	f042 0202 	orr.w	r2, r2, #2
 8001236:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001238:	f44f 7200 	mov.w	r2, #512	; 0x200
 800123c:	61da      	str	r2, [r3, #28]
  tmperror = hi2c->ErrorCode;
 800123e:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001240:	f011 0f0b 	tst.w	r1, #11
 8001244:	d003      	beq.n	800124e <HAL_I2C_ER_IRQHandler+0x5a>
}
 8001246:	f85d 4b04 	ldr.w	r4, [sp], #4
    I2C_ITError(hi2c, tmperror);
 800124a:	f7ff be61 	b.w	8000f10 <I2C_ITError>
}
 800124e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001252:	4770      	bx	lr

08001254 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001254:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8001256:	b508      	push	{r3, lr}
  hi2c->hdmatx->XferAbortCallback = NULL;
 8001258:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800125a:	2300      	movs	r3, #0
 800125c:	6513      	str	r3, [r2, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 800125e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001260:	6513      	str	r3, [r2, #80]	; 0x50
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001262:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001266:	2b60      	cmp	r3, #96	; 0x60
 8001268:	d105      	bne.n	8001276 <I2C_DMAAbort+0x22>
    hi2c->State = HAL_I2C_STATE_READY;
 800126a:	2320      	movs	r3, #32
 800126c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2C_AbortCpltCallback(hi2c);
 8001270:	f7ff fe4d 	bl	8000f0e <HAL_I2C_AbortCpltCallback>
}
 8001274:	bd08      	pop	{r3, pc}
    HAL_I2C_ErrorCallback(hi2c);
 8001276:	f7ff fe49 	bl	8000f0c <HAL_I2C_ErrorCallback>
}
 800127a:	e7fb      	b.n	8001274 <I2C_DMAAbort+0x20>

0800127c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800127c:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800127e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001282:	2b20      	cmp	r3, #32
 8001284:	b2dc      	uxtb	r4, r3
 8001286:	d11d      	bne.n	80012c4 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001288:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800128c:	2b01      	cmp	r3, #1
 800128e:	d019      	beq.n	80012c4 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001290:	2324      	movs	r3, #36	; 0x24
 8001292:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001296:	6803      	ldr	r3, [r0, #0]
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	f022 0201 	bic.w	r2, r2, #1
 800129e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80012a6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	4311      	orrs	r1, r2
 80012ac:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	f042 0201 	orr.w	r2, r2, #1
 80012b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012b6:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80012b8:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80012bc:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80012c0:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 80012c2:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 80012c4:	2002      	movs	r0, #2
 80012c6:	e7fc      	b.n	80012c2 <HAL_I2CEx_ConfigAnalogFilter+0x46>

080012c8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80012c8:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012ca:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80012ce:	2b20      	cmp	r3, #32
 80012d0:	b2dc      	uxtb	r4, r3
 80012d2:	d11c      	bne.n	800130e <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012d4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d018      	beq.n	800130e <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80012dc:	2324      	movs	r3, #36	; 0x24
 80012de:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80012e2:	6803      	ldr	r3, [r0, #0]
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	f022 0201 	bic.w	r2, r2, #1
 80012ea:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80012ec:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80012ee:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80012f2:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80012f6:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	f042 0201 	orr.w	r2, r2, #1
 80012fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001300:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001302:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001306:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 800130a:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 800130c:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 800130e:	2002      	movs	r0, #2
 8001310:	e7fc      	b.n	800130c <HAL_I2CEx_ConfigDigitalFilter+0x44>
	...

08001314 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001314:	4b19      	ldr	r3, [pc, #100]	; (800137c <HAL_PWREx_EnableOverDrive+0x68>)
{
 8001316:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8001318:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800131a:	4c19      	ldr	r4, [pc, #100]	; (8001380 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800131c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001320:	641a      	str	r2, [r3, #64]	; 0x40
 8001322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001324:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001328:	9301      	str	r3, [sp, #4]
 800132a:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 800132c:	6823      	ldr	r3, [r4, #0]
 800132e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001332:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001334:	f7ff f99a 	bl	800066c <HAL_GetTick>
 8001338:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800133a:	6863      	ldr	r3, [r4, #4]
 800133c:	03da      	lsls	r2, r3, #15
 800133e:	d50c      	bpl.n	800135a <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001340:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001342:	4d0f      	ldr	r5, [pc, #60]	; (8001380 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001344:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001348:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800134a:	f7ff f98f 	bl	800066c <HAL_GetTick>
 800134e:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001350:	686b      	ldr	r3, [r5, #4]
 8001352:	039b      	lsls	r3, r3, #14
 8001354:	d50a      	bpl.n	800136c <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8001356:	2000      	movs	r0, #0
 8001358:	e006      	b.n	8001368 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800135a:	f7ff f987 	bl	800066c <HAL_GetTick>
 800135e:	1b40      	subs	r0, r0, r5
 8001360:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001364:	d9e9      	bls.n	800133a <HAL_PWREx_EnableOverDrive+0x26>
      return HAL_TIMEOUT;
 8001366:	2003      	movs	r0, #3
}
 8001368:	b003      	add	sp, #12
 800136a:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800136c:	f7ff f97e 	bl	800066c <HAL_GetTick>
 8001370:	1b00      	subs	r0, r0, r4
 8001372:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001376:	d9eb      	bls.n	8001350 <HAL_PWREx_EnableOverDrive+0x3c>
 8001378:	e7f5      	b.n	8001366 <HAL_PWREx_EnableOverDrive+0x52>
 800137a:	bf00      	nop
 800137c:	40023800 	.word	0x40023800
 8001380:	40007000 	.word	0x40007000

08001384 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001384:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001388:	4604      	mov	r4, r0
 800138a:	b918      	cbnz	r0, 8001394 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 800138c:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 800138e:	b002      	add	sp, #8
 8001390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001394:	6803      	ldr	r3, [r0, #0]
 8001396:	07db      	lsls	r3, r3, #31
 8001398:	d410      	bmi.n	80013bc <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800139a:	6823      	ldr	r3, [r4, #0]
 800139c:	079f      	lsls	r7, r3, #30
 800139e:	d461      	bmi.n	8001464 <HAL_RCC_OscConfig+0xe0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013a0:	6823      	ldr	r3, [r4, #0]
 80013a2:	0719      	lsls	r1, r3, #28
 80013a4:	f100 80a8 	bmi.w	80014f8 <HAL_RCC_OscConfig+0x174>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013a8:	6823      	ldr	r3, [r4, #0]
 80013aa:	075a      	lsls	r2, r3, #29
 80013ac:	f100 80c9 	bmi.w	8001542 <HAL_RCC_OscConfig+0x1be>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013b0:	69a2      	ldr	r2, [r4, #24]
 80013b2:	2a00      	cmp	r2, #0
 80013b4:	f040 8132 	bne.w	800161c <HAL_RCC_OscConfig+0x298>
  return HAL_OK;
 80013b8:	2000      	movs	r0, #0
 80013ba:	e7e8      	b.n	800138e <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013bc:	4b95      	ldr	r3, [pc, #596]	; (8001614 <HAL_RCC_OscConfig+0x290>)
 80013be:	689a      	ldr	r2, [r3, #8]
 80013c0:	f002 020c 	and.w	r2, r2, #12
 80013c4:	2a04      	cmp	r2, #4
 80013c6:	d007      	beq.n	80013d8 <HAL_RCC_OscConfig+0x54>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013c8:	689a      	ldr	r2, [r3, #8]
 80013ca:	f002 020c 	and.w	r2, r2, #12
 80013ce:	2a08      	cmp	r2, #8
 80013d0:	d10a      	bne.n	80013e8 <HAL_RCC_OscConfig+0x64>
 80013d2:	685a      	ldr	r2, [r3, #4]
 80013d4:	0256      	lsls	r6, r2, #9
 80013d6:	d507      	bpl.n	80013e8 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d8:	4b8e      	ldr	r3, [pc, #568]	; (8001614 <HAL_RCC_OscConfig+0x290>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	039d      	lsls	r5, r3, #14
 80013de:	d5dc      	bpl.n	800139a <HAL_RCC_OscConfig+0x16>
 80013e0:	6863      	ldr	r3, [r4, #4]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d1d9      	bne.n	800139a <HAL_RCC_OscConfig+0x16>
 80013e6:	e7d1      	b.n	800138c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013e8:	6862      	ldr	r2, [r4, #4]
 80013ea:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80013ee:	d111      	bne.n	8001414 <HAL_RCC_OscConfig+0x90>
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80013f6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80013f8:	f7ff f938 	bl	800066c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013fc:	4e85      	ldr	r6, [pc, #532]	; (8001614 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 80013fe:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001400:	6833      	ldr	r3, [r6, #0]
 8001402:	0398      	lsls	r0, r3, #14
 8001404:	d4c9      	bmi.n	800139a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001406:	f7ff f931 	bl	800066c <HAL_GetTick>
 800140a:	1b40      	subs	r0, r0, r5
 800140c:	2864      	cmp	r0, #100	; 0x64
 800140e:	d9f7      	bls.n	8001400 <HAL_RCC_OscConfig+0x7c>
            return HAL_TIMEOUT;
 8001410:	2003      	movs	r0, #3
 8001412:	e7bc      	b.n	800138e <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001414:	4d7f      	ldr	r5, [pc, #508]	; (8001614 <HAL_RCC_OscConfig+0x290>)
 8001416:	682b      	ldr	r3, [r5, #0]
 8001418:	b992      	cbnz	r2, 8001440 <HAL_RCC_OscConfig+0xbc>
 800141a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800141e:	602b      	str	r3, [r5, #0]
 8001420:	682b      	ldr	r3, [r5, #0]
 8001422:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001426:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001428:	f7ff f920 	bl	800066c <HAL_GetTick>
 800142c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800142e:	682b      	ldr	r3, [r5, #0]
 8001430:	0399      	lsls	r1, r3, #14
 8001432:	d5b2      	bpl.n	800139a <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001434:	f7ff f91a 	bl	800066c <HAL_GetTick>
 8001438:	1b80      	subs	r0, r0, r6
 800143a:	2864      	cmp	r0, #100	; 0x64
 800143c:	d9f7      	bls.n	800142e <HAL_RCC_OscConfig+0xaa>
 800143e:	e7e7      	b.n	8001410 <HAL_RCC_OscConfig+0x8c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001440:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8001444:	d107      	bne.n	8001456 <HAL_RCC_OscConfig+0xd2>
 8001446:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800144a:	602b      	str	r3, [r5, #0]
 800144c:	682b      	ldr	r3, [r5, #0]
 800144e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001452:	602b      	str	r3, [r5, #0]
 8001454:	e7d0      	b.n	80013f8 <HAL_RCC_OscConfig+0x74>
 8001456:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800145a:	602b      	str	r3, [r5, #0]
 800145c:	682b      	ldr	r3, [r5, #0]
 800145e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001462:	e7f6      	b.n	8001452 <HAL_RCC_OscConfig+0xce>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001464:	4b6b      	ldr	r3, [pc, #428]	; (8001614 <HAL_RCC_OscConfig+0x290>)
 8001466:	689a      	ldr	r2, [r3, #8]
 8001468:	f012 0f0c 	tst.w	r2, #12
 800146c:	d007      	beq.n	800147e <HAL_RCC_OscConfig+0xfa>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800146e:	689a      	ldr	r2, [r3, #8]
 8001470:	f002 020c 	and.w	r2, r2, #12
 8001474:	2a08      	cmp	r2, #8
 8001476:	d112      	bne.n	800149e <HAL_RCC_OscConfig+0x11a>
 8001478:	685a      	ldr	r2, [r3, #4]
 800147a:	0252      	lsls	r2, r2, #9
 800147c:	d40f      	bmi.n	800149e <HAL_RCC_OscConfig+0x11a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800147e:	4a65      	ldr	r2, [pc, #404]	; (8001614 <HAL_RCC_OscConfig+0x290>)
 8001480:	6813      	ldr	r3, [r2, #0]
 8001482:	079b      	lsls	r3, r3, #30
 8001484:	d503      	bpl.n	800148e <HAL_RCC_OscConfig+0x10a>
 8001486:	68e3      	ldr	r3, [r4, #12]
 8001488:	2b01      	cmp	r3, #1
 800148a:	f47f af7f 	bne.w	800138c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800148e:	6813      	ldr	r3, [r2, #0]
 8001490:	6921      	ldr	r1, [r4, #16]
 8001492:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001496:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800149a:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800149c:	e780      	b.n	80013a0 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800149e:	68e2      	ldr	r2, [r4, #12]
 80014a0:	b1c2      	cbz	r2, 80014d4 <HAL_RCC_OscConfig+0x150>
        __HAL_RCC_HSI_ENABLE();
 80014a2:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014a4:	4d5b      	ldr	r5, [pc, #364]	; (8001614 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_ENABLE();
 80014a6:	f042 0201 	orr.w	r2, r2, #1
 80014aa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80014ac:	f7ff f8de 	bl	800066c <HAL_GetTick>
 80014b0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014b2:	682b      	ldr	r3, [r5, #0]
 80014b4:	079f      	lsls	r7, r3, #30
 80014b6:	d507      	bpl.n	80014c8 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014b8:	682b      	ldr	r3, [r5, #0]
 80014ba:	6922      	ldr	r2, [r4, #16]
 80014bc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80014c0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80014c4:	602b      	str	r3, [r5, #0]
 80014c6:	e76b      	b.n	80013a0 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014c8:	f7ff f8d0 	bl	800066c <HAL_GetTick>
 80014cc:	1b80      	subs	r0, r0, r6
 80014ce:	2802      	cmp	r0, #2
 80014d0:	d9ef      	bls.n	80014b2 <HAL_RCC_OscConfig+0x12e>
 80014d2:	e79d      	b.n	8001410 <HAL_RCC_OscConfig+0x8c>
        __HAL_RCC_HSI_DISABLE();
 80014d4:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014d6:	4e4f      	ldr	r6, [pc, #316]	; (8001614 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_DISABLE();
 80014d8:	f022 0201 	bic.w	r2, r2, #1
 80014dc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80014de:	f7ff f8c5 	bl	800066c <HAL_GetTick>
 80014e2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014e4:	6833      	ldr	r3, [r6, #0]
 80014e6:	0798      	lsls	r0, r3, #30
 80014e8:	f57f af5a 	bpl.w	80013a0 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014ec:	f7ff f8be 	bl	800066c <HAL_GetTick>
 80014f0:	1b40      	subs	r0, r0, r5
 80014f2:	2802      	cmp	r0, #2
 80014f4:	d9f6      	bls.n	80014e4 <HAL_RCC_OscConfig+0x160>
 80014f6:	e78b      	b.n	8001410 <HAL_RCC_OscConfig+0x8c>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014f8:	6963      	ldr	r3, [r4, #20]
 80014fa:	4d46      	ldr	r5, [pc, #280]	; (8001614 <HAL_RCC_OscConfig+0x290>)
 80014fc:	b183      	cbz	r3, 8001520 <HAL_RCC_OscConfig+0x19c>
      __HAL_RCC_LSI_ENABLE();
 80014fe:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001506:	f7ff f8b1 	bl	800066c <HAL_GetTick>
 800150a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800150c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800150e:	079b      	lsls	r3, r3, #30
 8001510:	f53f af4a 	bmi.w	80013a8 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001514:	f7ff f8aa 	bl	800066c <HAL_GetTick>
 8001518:	1b80      	subs	r0, r0, r6
 800151a:	2802      	cmp	r0, #2
 800151c:	d9f6      	bls.n	800150c <HAL_RCC_OscConfig+0x188>
 800151e:	e777      	b.n	8001410 <HAL_RCC_OscConfig+0x8c>
      __HAL_RCC_LSI_DISABLE();
 8001520:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001522:	f023 0301 	bic.w	r3, r3, #1
 8001526:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001528:	f7ff f8a0 	bl	800066c <HAL_GetTick>
 800152c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800152e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001530:	079f      	lsls	r7, r3, #30
 8001532:	f57f af39 	bpl.w	80013a8 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001536:	f7ff f899 	bl	800066c <HAL_GetTick>
 800153a:	1b80      	subs	r0, r0, r6
 800153c:	2802      	cmp	r0, #2
 800153e:	d9f6      	bls.n	800152e <HAL_RCC_OscConfig+0x1aa>
 8001540:	e766      	b.n	8001410 <HAL_RCC_OscConfig+0x8c>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001542:	4b34      	ldr	r3, [pc, #208]	; (8001614 <HAL_RCC_OscConfig+0x290>)
 8001544:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001546:	00d0      	lsls	r0, r2, #3
 8001548:	d427      	bmi.n	800159a <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_PWR_CLK_ENABLE();
 800154a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 800154c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800154e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001552:	641a      	str	r2, [r3, #64]	; 0x40
 8001554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800155a:	9301      	str	r3, [sp, #4]
 800155c:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800155e:	4d2e      	ldr	r5, [pc, #184]	; (8001618 <HAL_RCC_OscConfig+0x294>)
 8001560:	682b      	ldr	r3, [r5, #0]
 8001562:	05d9      	lsls	r1, r3, #23
 8001564:	d51b      	bpl.n	800159e <HAL_RCC_OscConfig+0x21a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001566:	68a3      	ldr	r3, [r4, #8]
 8001568:	4d2a      	ldr	r5, [pc, #168]	; (8001614 <HAL_RCC_OscConfig+0x290>)
 800156a:	2b01      	cmp	r3, #1
 800156c:	d127      	bne.n	80015be <HAL_RCC_OscConfig+0x23a>
 800156e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001570:	f043 0301 	orr.w	r3, r3, #1
 8001574:	672b      	str	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001576:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800157a:	f7ff f877 	bl	800066c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800157e:	4e25      	ldr	r6, [pc, #148]	; (8001614 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 8001580:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001582:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8001584:	079b      	lsls	r3, r3, #30
 8001586:	d53f      	bpl.n	8001608 <HAL_RCC_OscConfig+0x284>
    if(pwrclkchanged == SET)
 8001588:	2f00      	cmp	r7, #0
 800158a:	f43f af11 	beq.w	80013b0 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 800158e:	4a21      	ldr	r2, [pc, #132]	; (8001614 <HAL_RCC_OscConfig+0x290>)
 8001590:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001592:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001596:	6413      	str	r3, [r2, #64]	; 0x40
 8001598:	e70a      	b.n	80013b0 <HAL_RCC_OscConfig+0x2c>
  FlagStatus pwrclkchanged = RESET;
 800159a:	2700      	movs	r7, #0
 800159c:	e7df      	b.n	800155e <HAL_RCC_OscConfig+0x1da>
      PWR->CR1 |= PWR_CR1_DBP;
 800159e:	682b      	ldr	r3, [r5, #0]
 80015a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015a4:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80015a6:	f7ff f861 	bl	800066c <HAL_GetTick>
 80015aa:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015ac:	682b      	ldr	r3, [r5, #0]
 80015ae:	05da      	lsls	r2, r3, #23
 80015b0:	d4d9      	bmi.n	8001566 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80015b2:	f7ff f85b 	bl	800066c <HAL_GetTick>
 80015b6:	1b80      	subs	r0, r0, r6
 80015b8:	2864      	cmp	r0, #100	; 0x64
 80015ba:	d9f7      	bls.n	80015ac <HAL_RCC_OscConfig+0x228>
 80015bc:	e728      	b.n	8001410 <HAL_RCC_OscConfig+0x8c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015be:	b9ab      	cbnz	r3, 80015ec <HAL_RCC_OscConfig+0x268>
 80015c0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015c2:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015c6:	f023 0301 	bic.w	r3, r3, #1
 80015ca:	672b      	str	r3, [r5, #112]	; 0x70
 80015cc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80015ce:	f023 0304 	bic.w	r3, r3, #4
 80015d2:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80015d4:	f7ff f84a 	bl	800066c <HAL_GetTick>
 80015d8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015da:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80015dc:	0798      	lsls	r0, r3, #30
 80015de:	d5d3      	bpl.n	8001588 <HAL_RCC_OscConfig+0x204>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015e0:	f7ff f844 	bl	800066c <HAL_GetTick>
 80015e4:	1b80      	subs	r0, r0, r6
 80015e6:	4540      	cmp	r0, r8
 80015e8:	d9f7      	bls.n	80015da <HAL_RCC_OscConfig+0x256>
 80015ea:	e711      	b.n	8001410 <HAL_RCC_OscConfig+0x8c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015ec:	2b05      	cmp	r3, #5
 80015ee:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80015f0:	d103      	bne.n	80015fa <HAL_RCC_OscConfig+0x276>
 80015f2:	f043 0304 	orr.w	r3, r3, #4
 80015f6:	672b      	str	r3, [r5, #112]	; 0x70
 80015f8:	e7b9      	b.n	800156e <HAL_RCC_OscConfig+0x1ea>
 80015fa:	f023 0301 	bic.w	r3, r3, #1
 80015fe:	672b      	str	r3, [r5, #112]	; 0x70
 8001600:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001602:	f023 0304 	bic.w	r3, r3, #4
 8001606:	e7b5      	b.n	8001574 <HAL_RCC_OscConfig+0x1f0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001608:	f7ff f830 	bl	800066c <HAL_GetTick>
 800160c:	1b40      	subs	r0, r0, r5
 800160e:	4540      	cmp	r0, r8
 8001610:	d9b7      	bls.n	8001582 <HAL_RCC_OscConfig+0x1fe>
 8001612:	e6fd      	b.n	8001410 <HAL_RCC_OscConfig+0x8c>
 8001614:	40023800 	.word	0x40023800
 8001618:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800161c:	4d24      	ldr	r5, [pc, #144]	; (80016b0 <HAL_RCC_OscConfig+0x32c>)
 800161e:	68ab      	ldr	r3, [r5, #8]
 8001620:	f003 030c 	and.w	r3, r3, #12
 8001624:	2b08      	cmp	r3, #8
 8001626:	f43f aeb1 	beq.w	800138c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 800162a:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800162c:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 800162e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001632:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001634:	d12f      	bne.n	8001696 <HAL_RCC_OscConfig+0x312>
        tickstart = HAL_GetTick();
 8001636:	f7ff f819 	bl	800066c <HAL_GetTick>
 800163a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800163c:	682b      	ldr	r3, [r5, #0]
 800163e:	0199      	lsls	r1, r3, #6
 8001640:	d423      	bmi.n	800168a <HAL_RCC_OscConfig+0x306>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001642:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8001646:	4313      	orrs	r3, r2
 8001648:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800164a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800164e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001650:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001654:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001656:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800165a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800165c:	0852      	lsrs	r2, r2, #1
 800165e:	3a01      	subs	r2, #1
 8001660:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001664:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001666:	682b      	ldr	r3, [r5, #0]
 8001668:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800166c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800166e:	f7fe fffd 	bl	800066c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001672:	4d0f      	ldr	r5, [pc, #60]	; (80016b0 <HAL_RCC_OscConfig+0x32c>)
        tickstart = HAL_GetTick();
 8001674:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001676:	682b      	ldr	r3, [r5, #0]
 8001678:	019a      	lsls	r2, r3, #6
 800167a:	f53f ae9d 	bmi.w	80013b8 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800167e:	f7fe fff5 	bl	800066c <HAL_GetTick>
 8001682:	1b00      	subs	r0, r0, r4
 8001684:	2802      	cmp	r0, #2
 8001686:	d9f6      	bls.n	8001676 <HAL_RCC_OscConfig+0x2f2>
 8001688:	e6c2      	b.n	8001410 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800168a:	f7fe ffef 	bl	800066c <HAL_GetTick>
 800168e:	1b80      	subs	r0, r0, r6
 8001690:	2802      	cmp	r0, #2
 8001692:	d9d3      	bls.n	800163c <HAL_RCC_OscConfig+0x2b8>
 8001694:	e6bc      	b.n	8001410 <HAL_RCC_OscConfig+0x8c>
        tickstart = HAL_GetTick();
 8001696:	f7fe ffe9 	bl	800066c <HAL_GetTick>
 800169a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800169c:	682b      	ldr	r3, [r5, #0]
 800169e:	019b      	lsls	r3, r3, #6
 80016a0:	f57f ae8a 	bpl.w	80013b8 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016a4:	f7fe ffe2 	bl	800066c <HAL_GetTick>
 80016a8:	1b00      	subs	r0, r0, r4
 80016aa:	2802      	cmp	r0, #2
 80016ac:	d9f6      	bls.n	800169c <HAL_RCC_OscConfig+0x318>
 80016ae:	e6af      	b.n	8001410 <HAL_RCC_OscConfig+0x8c>
 80016b0:	40023800 	.word	0x40023800

080016b4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016b4:	4913      	ldr	r1, [pc, #76]	; (8001704 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80016b6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016b8:	688b      	ldr	r3, [r1, #8]
 80016ba:	f003 030c 	and.w	r3, r3, #12
 80016be:	2b04      	cmp	r3, #4
 80016c0:	d01b      	beq.n	80016fa <HAL_RCC_GetSysClockFreq+0x46>
 80016c2:	2b08      	cmp	r3, #8
 80016c4:	d11b      	bne.n	80016fe <HAL_RCC_GetSysClockFreq+0x4a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016c6:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80016c8:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016ca:	6849      	ldr	r1, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016cc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80016d0:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016d4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80016d8:	bf1a      	itte	ne
 80016da:	480b      	ldrne	r0, [pc, #44]	; (8001708 <HAL_RCC_GetSysClockFreq+0x54>)
 80016dc:	2300      	movne	r3, #0
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016de:	480b      	ldreq	r0, [pc, #44]	; (800170c <HAL_RCC_GetSysClockFreq+0x58>)
 80016e0:	fba1 0100 	umull	r0, r1, r1, r0
 80016e4:	f7fe fe04 	bl	80002f0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 80016e8:	4b06      	ldr	r3, [pc, #24]	; (8001704 <HAL_RCC_GetSysClockFreq+0x50>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80016f0:	3301      	adds	r3, #1
 80016f2:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 80016f4:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80016f8:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016fa:	4803      	ldr	r0, [pc, #12]	; (8001708 <HAL_RCC_GetSysClockFreq+0x54>)
 80016fc:	e7fc      	b.n	80016f8 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSI_VALUE;
 80016fe:	4803      	ldr	r0, [pc, #12]	; (800170c <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 8001700:	e7fa      	b.n	80016f8 <HAL_RCC_GetSysClockFreq+0x44>
 8001702:	bf00      	nop
 8001704:	40023800 	.word	0x40023800
 8001708:	017d7840 	.word	0x017d7840
 800170c:	00f42400 	.word	0x00f42400

08001710 <HAL_RCC_ClockConfig>:
{
 8001710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001714:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001716:	4604      	mov	r4, r0
 8001718:	b910      	cbnz	r0, 8001720 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800171a:	2001      	movs	r0, #1
}
 800171c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001720:	4a45      	ldr	r2, [pc, #276]	; (8001838 <HAL_RCC_ClockConfig+0x128>)
 8001722:	6813      	ldr	r3, [r2, #0]
 8001724:	f003 030f 	and.w	r3, r3, #15
 8001728:	428b      	cmp	r3, r1
 800172a:	d327      	bcc.n	800177c <HAL_RCC_ClockConfig+0x6c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800172c:	6822      	ldr	r2, [r4, #0]
 800172e:	0797      	lsls	r7, r2, #30
 8001730:	d42f      	bmi.n	8001792 <HAL_RCC_ClockConfig+0x82>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001732:	07d0      	lsls	r0, r2, #31
 8001734:	d443      	bmi.n	80017be <HAL_RCC_ClockConfig+0xae>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001736:	4a40      	ldr	r2, [pc, #256]	; (8001838 <HAL_RCC_ClockConfig+0x128>)
 8001738:	6813      	ldr	r3, [r2, #0]
 800173a:	f003 030f 	and.w	r3, r3, #15
 800173e:	42ab      	cmp	r3, r5
 8001740:	d866      	bhi.n	8001810 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001742:	6822      	ldr	r2, [r4, #0]
 8001744:	0751      	lsls	r1, r2, #29
 8001746:	d46f      	bmi.n	8001828 <HAL_RCC_ClockConfig+0x118>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001748:	0713      	lsls	r3, r2, #28
 800174a:	d507      	bpl.n	800175c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800174c:	4a3b      	ldr	r2, [pc, #236]	; (800183c <HAL_RCC_ClockConfig+0x12c>)
 800174e:	6921      	ldr	r1, [r4, #16]
 8001750:	6893      	ldr	r3, [r2, #8]
 8001752:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001756:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800175a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800175c:	f7ff ffaa 	bl	80016b4 <HAL_RCC_GetSysClockFreq>
 8001760:	4b36      	ldr	r3, [pc, #216]	; (800183c <HAL_RCC_ClockConfig+0x12c>)
 8001762:	4a37      	ldr	r2, [pc, #220]	; (8001840 <HAL_RCC_ClockConfig+0x130>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800176a:	5cd3      	ldrb	r3, [r2, r3]
 800176c:	40d8      	lsrs	r0, r3
 800176e:	4b35      	ldr	r3, [pc, #212]	; (8001844 <HAL_RCC_ClockConfig+0x134>)
 8001770:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001772:	2000      	movs	r0, #0
 8001774:	f7fe ff3e 	bl	80005f4 <HAL_InitTick>
  return HAL_OK;
 8001778:	2000      	movs	r0, #0
 800177a:	e7cf      	b.n	800171c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800177c:	6813      	ldr	r3, [r2, #0]
 800177e:	f023 030f 	bic.w	r3, r3, #15
 8001782:	430b      	orrs	r3, r1
 8001784:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001786:	6813      	ldr	r3, [r2, #0]
 8001788:	f003 030f 	and.w	r3, r3, #15
 800178c:	428b      	cmp	r3, r1
 800178e:	d1c4      	bne.n	800171a <HAL_RCC_ClockConfig+0xa>
 8001790:	e7cc      	b.n	800172c <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001792:	f012 0f04 	tst.w	r2, #4
 8001796:	4b29      	ldr	r3, [pc, #164]	; (800183c <HAL_RCC_ClockConfig+0x12c>)
 8001798:	d003      	beq.n	80017a2 <HAL_RCC_ClockConfig+0x92>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800179a:	6899      	ldr	r1, [r3, #8]
 800179c:	f441 51e0 	orr.w	r1, r1, #7168	; 0x1c00
 80017a0:	6099      	str	r1, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017a2:	0716      	lsls	r6, r2, #28
 80017a4:	d503      	bpl.n	80017ae <HAL_RCC_ClockConfig+0x9e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017a6:	6899      	ldr	r1, [r3, #8]
 80017a8:	f441 4160 	orr.w	r1, r1, #57344	; 0xe000
 80017ac:	6099      	str	r1, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017ae:	4923      	ldr	r1, [pc, #140]	; (800183c <HAL_RCC_ClockConfig+0x12c>)
 80017b0:	68a0      	ldr	r0, [r4, #8]
 80017b2:	688b      	ldr	r3, [r1, #8]
 80017b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017b8:	4303      	orrs	r3, r0
 80017ba:	608b      	str	r3, [r1, #8]
 80017bc:	e7b9      	b.n	8001732 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017be:	6861      	ldr	r1, [r4, #4]
 80017c0:	4b1e      	ldr	r3, [pc, #120]	; (800183c <HAL_RCC_ClockConfig+0x12c>)
 80017c2:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017c4:	681a      	ldr	r2, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017c6:	d11b      	bne.n	8001800 <HAL_RCC_ClockConfig+0xf0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017c8:	f412 3f00 	tst.w	r2, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017cc:	d0a5      	beq.n	800171a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017ce:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017d0:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017d4:	4f19      	ldr	r7, [pc, #100]	; (800183c <HAL_RCC_ClockConfig+0x12c>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017d6:	f022 0203 	bic.w	r2, r2, #3
 80017da:	430a      	orrs	r2, r1
 80017dc:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80017de:	f7fe ff45 	bl	800066c <HAL_GetTick>
 80017e2:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	6862      	ldr	r2, [r4, #4]
 80017e8:	f003 030c 	and.w	r3, r3, #12
 80017ec:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80017f0:	d0a1      	beq.n	8001736 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017f2:	f7fe ff3b 	bl	800066c <HAL_GetTick>
 80017f6:	1b80      	subs	r0, r0, r6
 80017f8:	4540      	cmp	r0, r8
 80017fa:	d9f3      	bls.n	80017e4 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 80017fc:	2003      	movs	r0, #3
 80017fe:	e78d      	b.n	800171c <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001800:	2902      	cmp	r1, #2
 8001802:	d102      	bne.n	800180a <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001804:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001808:	e7e0      	b.n	80017cc <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800180a:	f012 0f02 	tst.w	r2, #2
 800180e:	e7dd      	b.n	80017cc <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001810:	6813      	ldr	r3, [r2, #0]
 8001812:	f023 030f 	bic.w	r3, r3, #15
 8001816:	432b      	orrs	r3, r5
 8001818:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800181a:	6813      	ldr	r3, [r2, #0]
 800181c:	f003 030f 	and.w	r3, r3, #15
 8001820:	42ab      	cmp	r3, r5
 8001822:	f47f af7a 	bne.w	800171a <HAL_RCC_ClockConfig+0xa>
 8001826:	e78c      	b.n	8001742 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001828:	4904      	ldr	r1, [pc, #16]	; (800183c <HAL_RCC_ClockConfig+0x12c>)
 800182a:	68e0      	ldr	r0, [r4, #12]
 800182c:	688b      	ldr	r3, [r1, #8]
 800182e:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001832:	4303      	orrs	r3, r0
 8001834:	608b      	str	r3, [r1, #8]
 8001836:	e787      	b.n	8001748 <HAL_RCC_ClockConfig+0x38>
 8001838:	40023c00 	.word	0x40023c00
 800183c:	40023800 	.word	0x40023800
 8001840:	0800876e 	.word	0x0800876e
 8001844:	2000000c 	.word	0x2000000c

08001848 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001848:	6803      	ldr	r3, [r0, #0]
{
 800184a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800184e:	f013 0601 	ands.w	r6, r3, #1
{
 8001852:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001854:	d00b      	beq.n	800186e <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001856:	4ab3      	ldr	r2, [pc, #716]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001858:	6891      	ldr	r1, [r2, #8]
 800185a:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 800185e:	6091      	str	r1, [r2, #8]
 8001860:	6b46      	ldr	r6, [r0, #52]	; 0x34
 8001862:	6891      	ldr	r1, [r2, #8]
 8001864:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001866:	fab6 f686 	clz	r6, r6
 800186a:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800186c:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800186e:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 8001872:	d012      	beq.n	800189a <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001874:	49ab      	ldr	r1, [pc, #684]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001876:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8001878:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800187c:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001880:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
    {
      plli2sused = 1;
 8001884:	bf08      	it	eq
 8001886:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001888:	ea42 0205 	orr.w	r2, r2, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800188c:	bf16      	itet	ne
 800188e:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 8001892:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001894:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001896:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800189a:	02df      	lsls	r7, r3, #11
 800189c:	d510      	bpl.n	80018c0 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800189e:	48a1      	ldr	r0, [pc, #644]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80018a0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80018a2:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80018a6:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80018aa:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80018ae:	ea42 0201 	orr.w	r2, r2, r1
 80018b2:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80018b6:	f000 81a7 	beq.w	8001c08 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 80018ba:	2900      	cmp	r1, #0
 80018bc:	bf08      	it	eq
 80018be:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 80018c0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80018c4:	bf18      	it	ne
 80018c6:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80018c8:	0698      	lsls	r0, r3, #26
 80018ca:	d531      	bpl.n	8001930 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80018cc:	4b95      	ldr	r3, [pc, #596]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80018ce:	4f96      	ldr	r7, [pc, #600]	; (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80018d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018d2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80018d6:	641a      	str	r2, [r3, #64]	; 0x40
 80018d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018de:	9301      	str	r3, [sp, #4]
 80018e0:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018e8:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80018ea:	f7fe febf 	bl	800066c <HAL_GetTick>
 80018ee:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	05d9      	lsls	r1, r3, #23
 80018f4:	f140 818a 	bpl.w	8001c0c <HAL_RCCEx_PeriphCLKConfig+0x3c4>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80018f8:	4f8a      	ldr	r7, [pc, #552]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80018fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018fc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001900:	f040 818f 	bne.w	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x3da>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001904:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001906:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800190a:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800190e:	4a85      	ldr	r2, [pc, #532]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001910:	f040 81ad 	bne.w	8001c6e <HAL_RCCEx_PeriphCLKConfig+0x426>
 8001914:	6891      	ldr	r1, [r2, #8]
 8001916:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 800191a:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 800191e:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8001922:	4301      	orrs	r1, r0
 8001924:	6091      	str	r1, [r2, #8]
 8001926:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800192a:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800192c:	430b      	orrs	r3, r1
 800192e:	6713      	str	r3, [r2, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001930:	6823      	ldr	r3, [r4, #0]
 8001932:	06df      	lsls	r7, r3, #27
 8001934:	d50c      	bpl.n	8001950 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001936:	4a7b      	ldr	r2, [pc, #492]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001938:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800193c:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8001940:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 8001944:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8001948:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800194a:	4301      	orrs	r1, r0
 800194c:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001950:	0458      	lsls	r0, r3, #17
 8001952:	d508      	bpl.n	8001966 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001954:	4973      	ldr	r1, [pc, #460]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001956:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001958:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800195c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001960:	4302      	orrs	r2, r0
 8001962:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001966:	0419      	lsls	r1, r3, #16
 8001968:	d508      	bpl.n	800197c <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800196a:	496e      	ldr	r1, [pc, #440]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800196c:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800196e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001972:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001976:	4302      	orrs	r2, r0
 8001978:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800197c:	03da      	lsls	r2, r3, #15
 800197e:	d508      	bpl.n	8001992 <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001980:	4968      	ldr	r1, [pc, #416]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001982:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001984:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001988:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800198c:	4302      	orrs	r2, r0
 800198e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001992:	039f      	lsls	r7, r3, #14
 8001994:	d508      	bpl.n	80019a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001996:	4963      	ldr	r1, [pc, #396]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001998:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800199a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800199e:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80019a2:	4302      	orrs	r2, r0
 80019a4:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80019a8:	0658      	lsls	r0, r3, #25
 80019aa:	d508      	bpl.n	80019be <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80019ac:	495d      	ldr	r1, [pc, #372]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80019ae:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80019b0:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80019b4:	f022 0203 	bic.w	r2, r2, #3
 80019b8:	4302      	orrs	r2, r0
 80019ba:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80019be:	0619      	lsls	r1, r3, #24
 80019c0:	d508      	bpl.n	80019d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80019c2:	4958      	ldr	r1, [pc, #352]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80019c4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80019c6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80019ca:	f022 020c 	bic.w	r2, r2, #12
 80019ce:	4302      	orrs	r2, r0
 80019d0:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80019d4:	05da      	lsls	r2, r3, #23
 80019d6:	d508      	bpl.n	80019ea <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80019d8:	4952      	ldr	r1, [pc, #328]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80019da:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80019dc:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80019e0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80019e4:	4302      	orrs	r2, r0
 80019e6:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80019ea:	059f      	lsls	r7, r3, #22
 80019ec:	d508      	bpl.n	8001a00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80019ee:	494d      	ldr	r1, [pc, #308]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80019f0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80019f2:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80019f6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80019fa:	4302      	orrs	r2, r0
 80019fc:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001a00:	0558      	lsls	r0, r3, #21
 8001a02:	d508      	bpl.n	8001a16 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001a04:	4947      	ldr	r1, [pc, #284]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001a06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001a08:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001a0c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001a10:	4302      	orrs	r2, r0
 8001a12:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001a16:	0519      	lsls	r1, r3, #20
 8001a18:	d508      	bpl.n	8001a2c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001a1a:	4942      	ldr	r1, [pc, #264]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001a1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001a1e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001a22:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001a26:	4302      	orrs	r2, r0
 8001a28:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001a2c:	04da      	lsls	r2, r3, #19
 8001a2e:	d508      	bpl.n	8001a42 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001a30:	493c      	ldr	r1, [pc, #240]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001a32:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001a34:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001a38:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001a3c:	4302      	orrs	r2, r0
 8001a3e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001a42:	049f      	lsls	r7, r3, #18
 8001a44:	d508      	bpl.n	8001a58 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001a46:	4937      	ldr	r1, [pc, #220]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001a48:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001a4a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001a4e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001a52:	4302      	orrs	r2, r0
 8001a54:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001a58:	0258      	lsls	r0, r3, #9
 8001a5a:	d508      	bpl.n	8001a6e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001a5c:	4931      	ldr	r1, [pc, #196]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001a5e:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8001a60:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001a64:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8001a68:	4302      	orrs	r2, r0
 8001a6a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001a6e:	0299      	lsls	r1, r3, #10
 8001a70:	d50c      	bpl.n	8001a8c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001a72:	482c      	ldr	r0, [pc, #176]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001a74:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8001a76:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 8001a7a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001a7e:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1;
 8001a82:	bf08      	it	eq
 8001a84:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001a86:	430a      	orrs	r2, r1
 8001a88:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 8001a8c:	f013 0f08 	tst.w	r3, #8
 8001a90:	bf18      	it	ne
 8001a92:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001a94:	035a      	lsls	r2, r3, #13
 8001a96:	d508      	bpl.n	8001aaa <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001a98:	4922      	ldr	r1, [pc, #136]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001a9a:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8001a9c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001aa0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001aa4:	4302      	orrs	r2, r0
 8001aa6:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001aaa:	021f      	lsls	r7, r3, #8
 8001aac:	d509      	bpl.n	8001ac2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001aae:	491d      	ldr	r1, [pc, #116]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001ab0:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8001ab4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001ab8:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001abc:	4302      	orrs	r2, r0
 8001abe:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8001ac2:	0158      	lsls	r0, r3, #5
 8001ac4:	d509      	bpl.n	8001ada <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8001ac6:	4917      	ldr	r1, [pc, #92]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001ac8:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8001acc:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001ad0:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8001ad4:	4302      	orrs	r2, r0
 8001ad6:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001ada:	0119      	lsls	r1, r3, #4
 8001adc:	d509      	bpl.n	8001af2 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001ade:	4911      	ldr	r1, [pc, #68]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001ae0:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8001ae4:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8001ae8:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001aec:	4302      	orrs	r2, r0
 8001aee:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8001af2:	00da      	lsls	r2, r3, #3
 8001af4:	f140 813d 	bpl.w	8001d72 <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001af8:	4a0a      	ldr	r2, [pc, #40]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001afa:	2e01      	cmp	r6, #1
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001afc:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8001b00:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001b04:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001b08:	ea43 0301 	orr.w	r3, r3, r1
 8001b0c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001b10:	f000 80b1 	beq.w	8001c76 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8001b14:	2d01      	cmp	r5, #1
 8001b16:	d175      	bne.n	8001c04 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001b18:	4d02      	ldr	r5, [pc, #8]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001b1a:	682b      	ldr	r3, [r5, #0]
 8001b1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b20:	e004      	b.n	8001b2c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8001b22:	bf00      	nop
 8001b24:	40023800 	.word	0x40023800
 8001b28:	40007000 	.word	0x40007000
 8001b2c:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b2e:	f7fe fd9d 	bl	800066c <HAL_GetTick>
 8001b32:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001b34:	682b      	ldr	r3, [r5, #0]
 8001b36:	009f      	lsls	r7, r3, #2
 8001b38:	f100 8128 	bmi.w	8001d8c <HAL_RCCEx_PeriphCLKConfig+0x544>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001b3c:	6822      	ldr	r2, [r4, #0]
 8001b3e:	0316      	lsls	r6, r2, #12
 8001b40:	d501      	bpl.n	8001b46 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8001b42:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b44:	b11b      	cbz	r3, 8001b4e <HAL_RCCEx_PeriphCLKConfig+0x306>
 8001b46:	02d0      	lsls	r0, r2, #11
 8001b48:	d51c      	bpl.n	8001b84 <HAL_RCCEx_PeriphCLKConfig+0x33c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001b4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b4c:	b9d3      	cbnz	r3, 8001b84 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001b4e:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001b52:	f8d5 1088 	ldr.w	r1, [r5, #136]	; 0x88
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8001b56:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b5a:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8001b5e:	430b      	orrs	r3, r1
 8001b60:	6961      	ldr	r1, [r4, #20]
 8001b62:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001b66:	69a1      	ldr	r1, [r4, #24]
 8001b68:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001b6c:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001b70:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 8001b74:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001b76:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8001b7a:	3901      	subs	r1, #1
 8001b7c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001b80:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001b84:	0291      	lsls	r1, r2, #10
 8001b86:	d515      	bpl.n	8001bb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8001b88:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8001b8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001b8e:	d111      	bne.n	8001bb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001b90:	4985      	ldr	r1, [pc, #532]	; (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001b92:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001b96:	f8d1 0088 	ldr.w	r0, [r1, #136]	; 0x88

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8001b9a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8001b9e:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001ba2:	4303      	orrs	r3, r0
 8001ba4:	6960      	ldr	r0, [r4, #20]
 8001ba6:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001baa:	6a20      	ldr	r0, [r4, #32]
 8001bac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8001bb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8001bb4:	0712      	lsls	r2, r2, #28
 8001bb6:	d519      	bpl.n	8001bec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001bb8:	4a7b      	ldr	r2, [pc, #492]	; (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001bba:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001bbe:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8001bc2:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8001bc6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001bca:	430b      	orrs	r3, r1
 8001bcc:	6961      	ldr	r1, [r4, #20]
 8001bce:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001bd2:	69e1      	ldr	r1, [r4, #28]
 8001bd4:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001bd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001bdc:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001be0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001be2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001be6:	430b      	orrs	r3, r1
 8001be8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001bec:	4c6e      	ldr	r4, [pc, #440]	; (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001bee:	6823      	ldr	r3, [r4, #0]
 8001bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bf4:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bf6:	f7fe fd39 	bl	800066c <HAL_GetTick>
 8001bfa:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001bfc:	6823      	ldr	r3, [r4, #0]
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	f140 80cb 	bpl.w	8001d9a <HAL_RCCEx_PeriphCLKConfig+0x552>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001c04:	2000      	movs	r0, #0
 8001c06:	e009      	b.n	8001c1c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
      plli2sused = 1;
 8001c08:	2601      	movs	r6, #1
 8001c0a:	e659      	b.n	80018c0 <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c0c:	f7fe fd2e 	bl	800066c <HAL_GetTick>
 8001c10:	eba0 0008 	sub.w	r0, r0, r8
 8001c14:	2864      	cmp	r0, #100	; 0x64
 8001c16:	f67f ae6b 	bls.w	80018f0 <HAL_RCCEx_PeriphCLKConfig+0xa8>
        return HAL_TIMEOUT;
 8001c1a:	2003      	movs	r0, #3
}
 8001c1c:	b003      	add	sp, #12
 8001c1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001c22:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001c24:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	f43f ae6b 	beq.w	8001904 <HAL_RCCEx_PeriphCLKConfig+0xbc>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001c2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c30:	6f3a      	ldr	r2, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001c32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c36:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001c3a:	673a      	str	r2, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001c3c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001c3e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001c42:	673a      	str	r2, [r7, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8001c44:	673b      	str	r3, [r7, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001c46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c48:	07da      	lsls	r2, r3, #31
 8001c4a:	f57f ae5b 	bpl.w	8001904 <HAL_RCCEx_PeriphCLKConfig+0xbc>
        tickstart = HAL_GetTick();
 8001c4e:	f7fe fd0d 	bl	800066c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c52:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001c56:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c58:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c5a:	079b      	lsls	r3, r3, #30
 8001c5c:	f53f ae52 	bmi.w	8001904 <HAL_RCCEx_PeriphCLKConfig+0xbc>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c60:	f7fe fd04 	bl	800066c <HAL_GetTick>
 8001c64:	eba0 0008 	sub.w	r0, r0, r8
 8001c68:	4548      	cmp	r0, r9
 8001c6a:	d9f5      	bls.n	8001c58 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8001c6c:	e7d5      	b.n	8001c1a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c6e:	6891      	ldr	r1, [r2, #8]
 8001c70:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001c74:	e656      	b.n	8001924 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_PLLI2S_DISABLE();
 8001c76:	4e4c      	ldr	r6, [pc, #304]	; (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001c78:	6833      	ldr	r3, [r6, #0]
 8001c7a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001c7e:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001c80:	f7fe fcf4 	bl	800066c <HAL_GetTick>
 8001c84:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001c86:	6833      	ldr	r3, [r6, #0]
 8001c88:	011b      	lsls	r3, r3, #4
 8001c8a:	d478      	bmi.n	8001d7e <HAL_RCCEx_PeriphCLKConfig+0x536>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001c8c:	6822      	ldr	r2, [r4, #0]
 8001c8e:	07d7      	lsls	r7, r2, #31
 8001c90:	d512      	bpl.n	8001cb8 <HAL_RCCEx_PeriphCLKConfig+0x470>
 8001c92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001c94:	b983      	cbnz	r3, 8001cb8 <HAL_RCCEx_PeriphCLKConfig+0x470>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001c96:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001c9a:	f8d6 1084 	ldr.w	r1, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001c9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ca2:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8001ca6:	430b      	orrs	r3, r1
 8001ca8:	6861      	ldr	r1, [r4, #4]
 8001caa:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001cae:	68a1      	ldr	r1, [r4, #8]
 8001cb0:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001cb4:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001cb8:	0316      	lsls	r6, r2, #12
 8001cba:	d503      	bpl.n	8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8001cbc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001cbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001cc2:	d005      	beq.n	8001cd0 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8001cc4:	02d0      	lsls	r0, r2, #11
 8001cc6:	d51e      	bpl.n	8001d06 <HAL_RCCEx_PeriphCLKConfig+0x4be>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001cc8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001cca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001cce:	d11a      	bne.n	8001d06 <HAL_RCCEx_PeriphCLKConfig+0x4be>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001cd0:	4935      	ldr	r1, [pc, #212]	; (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001cd2:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001cd6:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001cda:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001cde:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001ce2:	4303      	orrs	r3, r0
 8001ce4:	6860      	ldr	r0, [r4, #4]
 8001ce6:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001cea:	68e0      	ldr	r0, [r4, #12]
 8001cec:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001cf0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001cf4:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
 8001cf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001cfa:	f020 001f 	bic.w	r0, r0, #31
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	4303      	orrs	r3, r0
 8001d02:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001d06:	01d1      	lsls	r1, r2, #7
 8001d08:	d511      	bpl.n	8001d2e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001d0a:	4927      	ldr	r1, [pc, #156]	; (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001d0c:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001d10:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001d14:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8001d18:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001d1c:	4303      	orrs	r3, r0
 8001d1e:	6860      	ldr	r0, [r4, #4]
 8001d20:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001d24:	6920      	ldr	r0, [r4, #16]
 8001d26:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8001d2a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001d2e:	0192      	lsls	r2, r2, #6
 8001d30:	d50d      	bpl.n	8001d4e <HAL_RCCEx_PeriphCLKConfig+0x506>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001d32:	6923      	ldr	r3, [r4, #16]
 8001d34:	6862      	ldr	r2, [r4, #4]
 8001d36:	041b      	lsls	r3, r3, #16
 8001d38:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001d3c:	68e2      	ldr	r2, [r4, #12]
 8001d3e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001d42:	68a2      	ldr	r2, [r4, #8]
 8001d44:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001d48:	4a17      	ldr	r2, [pc, #92]	; (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001d4a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8001d4e:	4e16      	ldr	r6, [pc, #88]	; (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001d50:	6833      	ldr	r3, [r6, #0]
 8001d52:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d56:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001d58:	f7fe fc88 	bl	800066c <HAL_GetTick>
 8001d5c:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001d5e:	6833      	ldr	r3, [r6, #0]
 8001d60:	011b      	lsls	r3, r3, #4
 8001d62:	f53f aed7 	bmi.w	8001b14 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001d66:	f7fe fc81 	bl	800066c <HAL_GetTick>
 8001d6a:	1bc0      	subs	r0, r0, r7
 8001d6c:	2864      	cmp	r0, #100	; 0x64
 8001d6e:	d9f6      	bls.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x516>
 8001d70:	e753      	b.n	8001c1a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001d72:	2e01      	cmp	r6, #1
 8001d74:	f43f af7f 	beq.w	8001c76 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8001d78:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001d7c:	e6c8      	b.n	8001b10 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001d7e:	f7fe fc75 	bl	800066c <HAL_GetTick>
 8001d82:	1bc0      	subs	r0, r0, r7
 8001d84:	2864      	cmp	r0, #100	; 0x64
 8001d86:	f67f af7e 	bls.w	8001c86 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8001d8a:	e746      	b.n	8001c1a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001d8c:	f7fe fc6e 	bl	800066c <HAL_GetTick>
 8001d90:	1b80      	subs	r0, r0, r6
 8001d92:	2864      	cmp	r0, #100	; 0x64
 8001d94:	f67f aece 	bls.w	8001b34 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
 8001d98:	e73f      	b.n	8001c1a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001d9a:	f7fe fc67 	bl	800066c <HAL_GetTick>
 8001d9e:	1b40      	subs	r0, r0, r5
 8001da0:	2864      	cmp	r0, #100	; 0x64
 8001da2:	f67f af2b 	bls.w	8001bfc <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8001da6:	e738      	b.n	8001c1a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 8001da8:	40023800 	.word	0x40023800

08001dac <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8001dac:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8001db0:	d131      	bne.n	8001e16 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
  {
    saiclocksource = RCC->DCKCFGR1;
 8001db2:	4b35      	ldr	r3, [pc, #212]	; (8001e88 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8001db4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 8001db8:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
    switch (saiclocksource)
 8001dbc:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8001dc0:	d05f      	beq.n	8001e82 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8001dc2:	d806      	bhi.n	8001dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x26>
 8001dc4:	2a00      	cmp	r2, #0
 8001dc6:	d039      	beq.n	8001e3c <HAL_RCCEx_GetPeriphCLKFreq+0x90>
 8001dc8:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
  {
    saiclocksource = RCC->DCKCFGR1;
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
    switch (saiclocksource)
 8001dcc:	d051      	beq.n	8001e72 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
    default :
      {
        break;
      }
    }
  }
 8001dce:	2000      	movs	r0, #0
 8001dd0:	4770      	bx	lr
    switch (saiclocksource)
 8001dd2:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
    switch (saiclocksource)
 8001dd6:	d1fa      	bne.n	8001dce <HAL_RCCEx_GetPeriphCLKFreq+0x22>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8001dd8:	685b      	ldr	r3, [r3, #4]
          frequency = HSI_VALUE;
 8001dda:	482c      	ldr	r0, [pc, #176]	; (8001e8c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001ddc:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001de0:	4b2b      	ldr	r3, [pc, #172]	; (8001e90 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
 8001de2:	bf08      	it	eq
 8001de4:	4618      	moveq	r0, r3
 8001de6:	4770      	bx	lr
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8001de8:	4828      	ldr	r0, [pc, #160]	; (8001e8c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8001dea:	4a27      	ldr	r2, [pc, #156]	; (8001e88 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8001dec:	fbb0 f3f3 	udiv	r3, r0, r3
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8001df0:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8001df4:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
 8001df8:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001dfc:	4358      	muls	r0, r3
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8001dfe:	f3c1 6303 	ubfx	r3, r1, #24, #4
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8001e02:	fbb0 f0f3 	udiv	r0, r0, r3
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8001e06:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001e0a:	f003 031f 	and.w	r3, r3, #31
 8001e0e:	3301      	adds	r3, #1
        frequency = frequency/(tmpreg);
 8001e10:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 8001e14:	4770      	bx	lr
  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8001e16:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000
 8001e1a:	d1d8      	bne.n	8001dce <HAL_RCCEx_GetPeriphCLKFreq+0x22>
    saiclocksource = RCC->DCKCFGR1;
 8001e1c:	4b1a      	ldr	r3, [pc, #104]	; (8001e88 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8001e1e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8001e22:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
    switch (saiclocksource)
 8001e26:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8001e2a:	d02a      	beq.n	8001e82 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8001e2c:	d803      	bhi.n	8001e36 <HAL_RCCEx_GetPeriphCLKFreq+0x8a>
 8001e2e:	b12a      	cbz	r2, 8001e3c <HAL_RCCEx_GetPeriphCLKFreq+0x90>
 8001e30:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8001e34:	e7ca      	b.n	8001dcc <HAL_RCCEx_GetPeriphCLKFreq+0x20>
 8001e36:	f5b2 0f40 	cmp.w	r2, #12582912	; 0xc00000
 8001e3a:	e7cc      	b.n	8001dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x2a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8001e3c:	685a      	ldr	r2, [r3, #4]
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001e3e:	685b      	ldr	r3, [r3, #4]
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8001e40:	0251      	lsls	r1, r2, #9
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8001e42:	4a11      	ldr	r2, [pc, #68]	; (8001e88 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001e44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e48:	bf54      	ite	pl
 8001e4a:	4811      	ldrpl	r0, [pc, #68]	; (8001e90 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8001e4c:	480f      	ldrmi	r0, [pc, #60]	; (8001e8c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8001e4e:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8001e52:	fbb0 f3f3 	udiv	r3, r0, r3
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8001e56:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
 8001e5a:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001e5e:	4358      	muls	r0, r3
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8001e60:	f3c1 6303 	ubfx	r3, r1, #24, #4
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8001e64:	fbb0 f0f3 	udiv	r0, r0, r3
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8001e68:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001e6c:	f3c3 2304 	ubfx	r3, r3, #8, #5
 8001e70:	e7cd      	b.n	8001e0e <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8001e72:	685a      	ldr	r2, [r3, #4]
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001e74:	685b      	ldr	r3, [r3, #4]
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8001e76:	0252      	lsls	r2, r2, #9
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001e78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8001e7c:	d4b4      	bmi.n	8001de8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001e7e:	4804      	ldr	r0, [pc, #16]	; (8001e90 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
 8001e80:	e7b3      	b.n	8001dea <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
        frequency = EXTERNAL_CLOCK_VALUE;
 8001e82:	4804      	ldr	r0, [pc, #16]	; (8001e94 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)

  return frequency;
}
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	40023800 	.word	0x40023800
 8001e8c:	017d7840 	.word	0x017d7840
 8001e90:	00f42400 	.word	0x00f42400
 8001e94:	01770000 	.word	0x01770000

08001e98 <SAI_InterruptFlag>:
{
  uint32_t tmpIT = SAI_IT_OVRUDR;

  if(mode == SAI_MODE_IT)
  {
    tmpIT|= SAI_IT_FREQ;
 8001e98:	2901      	cmp	r1, #1
  }

  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8001e9a:	6b01      	ldr	r1, [r0, #48]	; 0x30
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8001e9c:	6842      	ldr	r2, [r0, #4]
    tmpIT|= SAI_IT_FREQ;
 8001e9e:	bf14      	ite	ne
 8001ea0:	2301      	movne	r3, #1
 8001ea2:	2309      	moveq	r3, #9
  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8001ea4:	2908      	cmp	r1, #8
 8001ea6:	d105      	bne.n	8001eb4 <SAI_InterruptFlag+0x1c>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8001ea8:	f022 0102 	bic.w	r1, r2, #2
 8001eac:	2901      	cmp	r1, #1
  {
    tmpIT|= SAI_IT_CNRDY;
 8001eae:	bf08      	it	eq
 8001eb0:	f043 0310 	orreq.w	r3, r3, #16
  }

  if((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8001eb4:	3a02      	subs	r2, #2
 8001eb6:	2a01      	cmp	r2, #1
  {
    tmpIT|= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8001eb8:	bf94      	ite	ls
 8001eba:	f043 0060 	orrls.w	r0, r3, #96	; 0x60
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT|= SAI_IT_WCKCFG;
 8001ebe:	f043 0004 	orrhi.w	r0, r3, #4
  }
  return tmpIT;
}
 8001ec2:	4770      	bx	lr

08001ec4 <SAI_Disable.isra.0>:
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock /7/1000);
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	; (8001ef8 <SAI_Disable.isra.0+0x34>)
 8001ec6:	f641 3258 	movw	r2, #7000	; 0x1b58
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	fbb3 f3f2 	udiv	r3, r3, r2
  HAL_StatusTypeDef status = HAL_OK;

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8001ed0:	6802      	ldr	r2, [r0, #0]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock /7/1000);
 8001ed2:	009b      	lsls	r3, r3, #2
  __HAL_SAI_DISABLE(hsai);
 8001ed4:	6811      	ldr	r1, [r2, #0]
 8001ed6:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8001eda:	6011      	str	r1, [r2, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 8001edc:	3b01      	subs	r3, #1
 8001ede:	d206      	bcs.n	8001eee <SAI_Disable.isra.0+0x2a>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8001ee0:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8001ee4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ee8:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
      status = HAL_TIMEOUT;
      break;
 8001eec:	4770      	bx	lr
    }
  } while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8001eee:	6811      	ldr	r1, [r2, #0]
 8001ef0:	03c9      	lsls	r1, r1, #15
 8001ef2:	d4f3      	bmi.n	8001edc <SAI_Disable.isra.0+0x18>

  return status;
}
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	2000000c 	.word	0x2000000c

08001efc <HAL_SAI_Init>:
{
 8001efc:	b570      	push	{r4, r5, r6, lr}
  if(hsai == NULL)
 8001efe:	4604      	mov	r4, r0
 8001f00:	2800      	cmp	r0, #0
 8001f02:	f000 80c6 	beq.w	8002092 <HAL_SAI_Init+0x196>
  if(hsai->State == HAL_SAI_STATE_RESET)
 8001f06:	f890 307d 	ldrb.w	r3, [r0, #125]	; 0x7d
 8001f0a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001f0e:	b91b      	cbnz	r3, 8001f18 <HAL_SAI_Init+0x1c>
    hsai->Lock = HAL_UNLOCKED;
 8001f10:	f880 207c 	strb.w	r2, [r0, #124]	; 0x7c
    HAL_SAI_MspInit(hsai);
 8001f14:	f002 f894 	bl	8004040 <HAL_SAI_MspInit>
  hsai->State = HAL_SAI_STATE_BUSY;
 8001f18:	2302      	movs	r3, #2
  SAI_Disable(hsai);
 8001f1a:	4620      	mov	r0, r4
  hsai->State = HAL_SAI_STATE_BUSY;
 8001f1c:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
  SAI_Disable(hsai);
 8001f20:	f7ff ffd0 	bl	8001ec4 <SAI_Disable.isra.0>
  switch(hsai->Init.SynchroExt)
 8001f24:	68e3      	ldr	r3, [r4, #12]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	f000 80a1 	beq.w	800206e <HAL_SAI_Init+0x172>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	bf14      	ite	ne
 8001f30:	2300      	movne	r3, #0
 8001f32:	2320      	moveq	r3, #32
  switch(hsai->Init.Synchro)
 8001f34:	68a2      	ldr	r2, [r4, #8]
 8001f36:	2a02      	cmp	r2, #2
 8001f38:	f000 809d 	beq.w	8002076 <HAL_SAI_Init+0x17a>
 8001f3c:	2a03      	cmp	r2, #3
 8001f3e:	f000 8098 	beq.w	8002072 <HAL_SAI_Init+0x176>
 8001f42:	2a01      	cmp	r2, #1
 8001f44:	bf14      	ite	ne
 8001f46:	2500      	movne	r5, #0
 8001f48:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  if((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8001f4c:	6822      	ldr	r2, [r4, #0]
 8001f4e:	4952      	ldr	r1, [pc, #328]	; (8002098 <HAL_SAI_Init+0x19c>)
 8001f50:	4852      	ldr	r0, [pc, #328]	; (800209c <HAL_SAI_Init+0x1a0>)
 8001f52:	428a      	cmp	r2, r1
 8001f54:	d003      	beq.n	8001f5e <HAL_SAI_Init+0x62>
 8001f56:	4e52      	ldr	r6, [pc, #328]	; (80020a0 <HAL_SAI_Init+0x1a4>)
 8001f58:	42b2      	cmp	r2, r6
 8001f5a:	f040 808f 	bne.w	800207c <HAL_SAI_Init+0x180>
    SAI1->GCR = tmpregisterGCR;
 8001f5e:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  if(hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8001f62:	69e3      	ldr	r3, [r4, #28]
 8001f64:	b313      	cbz	r3, 8001fac <HAL_SAI_Init+0xb0>
    if((hsai->Instance == SAI1_Block_A ) || (hsai->Instance == SAI1_Block_B ))
 8001f66:	428a      	cmp	r2, r1
 8001f68:	d003      	beq.n	8001f72 <HAL_SAI_Init+0x76>
 8001f6a:	4b4d      	ldr	r3, [pc, #308]	; (80020a0 <HAL_SAI_Init+0x1a4>)
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	f040 8088 	bne.w	8002082 <HAL_SAI_Init+0x186>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8001f72:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001f76:	f7ff ff19 	bl	8001dac <HAL_RCCEx_GetPeriphCLKFreq>
    if((hsai->Instance == SAI2_Block_A ) || (hsai->Instance == SAI2_Block_B ))
 8001f7a:	6823      	ldr	r3, [r4, #0]
 8001f7c:	4a49      	ldr	r2, [pc, #292]	; (80020a4 <HAL_SAI_Init+0x1a8>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d002      	beq.n	8001f88 <HAL_SAI_Init+0x8c>
 8001f82:	3220      	adds	r2, #32
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d103      	bne.n	8001f90 <HAL_SAI_Init+0x94>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8001f88:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001f8c:	f7ff ff0e 	bl	8001dac <HAL_RCCEx_GetPeriphCLKFreq>
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8001f90:	220a      	movs	r2, #10
 8001f92:	69e3      	ldr	r3, [r4, #28]
 8001f94:	4350      	muls	r0, r2
 8001f96:	025b      	lsls	r3, r3, #9
 8001f98:	fbb0 f0f3 	udiv	r0, r0, r3
    hsai->Init.Mckdiv = tmpval / 10;
 8001f9c:	fbb0 f3f2 	udiv	r3, r0, r2
    if((tmpval % 10) > 8)
 8001fa0:	fb02 0013 	mls	r0, r2, r3, r0
 8001fa4:	2809      	cmp	r0, #9
      hsai->Init.Mckdiv+= 1;
 8001fa6:	bf08      	it	eq
 8001fa8:	3301      	addeq	r3, #1
 8001faa:	6223      	str	r3, [r4, #32]
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8001fac:	6863      	ldr	r3, [r4, #4]
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8001fae:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8001fb0:	f033 0102 	bics.w	r1, r3, #2
 8001fb4:	d167      	bne.n	8002086 <HAL_SAI_Init+0x18a>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8001fb6:	2a01      	cmp	r2, #1
 8001fb8:	bf18      	it	ne
 8001fba:	f44f 7100 	movne.w	r1, #512	; 0x200
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8001fbe:	6822      	ldr	r2, [r4, #0]
 8001fc0:	4839      	ldr	r0, [pc, #228]	; (80020a8 <HAL_SAI_Init+0x1ac>)
 8001fc2:	6816      	ldr	r6, [r2, #0]
 8001fc4:	4030      	ands	r0, r6
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8001fc6:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8001fc8:	4333      	orrs	r3, r6
 8001fca:	6b66      	ldr	r6, [r4, #52]	; 0x34
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8001fcc:	6010      	str	r0, [r2, #0]
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8001fce:	4333      	orrs	r3, r6
 8001fd0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8001fd2:	6810      	ldr	r0, [r2, #0]
 8001fd4:	4333      	orrs	r3, r6
 8001fd6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8001fd8:	4333      	orrs	r3, r6
 8001fda:	6926      	ldr	r6, [r4, #16]
 8001fdc:	4333      	orrs	r3, r6
 8001fde:	6966      	ldr	r6, [r4, #20]
 8001fe0:	4333      	orrs	r3, r6
 8001fe2:	4303      	orrs	r3, r0
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8001fe4:	6a20      	ldr	r0, [r4, #32]
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8001fe6:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8001fea:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8001fec:	432b      	orrs	r3, r5
 8001fee:	430b      	orrs	r3, r1
 8001ff0:	6013      	str	r3, [r2, #0]
  hsai->Instance->CR2&= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8001ff2:	6853      	ldr	r3, [r2, #4]
 8001ff4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001ff8:	f023 030f 	bic.w	r3, r3, #15
 8001ffc:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8001ffe:	69a3      	ldr	r3, [r4, #24]
 8002000:	6851      	ldr	r1, [r2, #4]
 8002002:	4303      	orrs	r3, r0
 8002004:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002006:	4303      	orrs	r3, r0
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8002008:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800200a:	430b      	orrs	r3, r1
 800200c:	6053      	str	r3, [r2, #4]
  hsai->Instance->FRCR&=(~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800200e:	4b27      	ldr	r3, [pc, #156]	; (80020ac <HAL_SAI_Init+0x1b0>)
 8002010:	6891      	ldr	r1, [r2, #8]
 8002012:	400b      	ands	r3, r1
 8002014:	6093      	str	r3, [r2, #8]
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8002016:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002018:	6891      	ldr	r1, [r2, #8]
 800201a:	4303      	orrs	r3, r0
 800201c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800201e:	4303      	orrs	r3, r0
 8002020:	430b      	orrs	r3, r1
 8002022:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002024:	3901      	subs	r1, #1
 8002026:	430b      	orrs	r3, r1
                          ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8002028:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800202a:	3901      	subs	r1, #1
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 800202c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002030:	6093      	str	r3, [r2, #8]
  hsai->Instance->SLOTR&= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8002032:	68d3      	ldr	r3, [r2, #12]
 8002034:	f423 637d 	bic.w	r3, r3, #4048	; 0xfd0
 8002038:	f023 030f 	bic.w	r3, r3, #15
 800203c:	041b      	lsls	r3, r3, #16
 800203e:	0c1b      	lsrs	r3, r3, #16
 8002040:	60d3      	str	r3, [r2, #12]
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8002042:	68d1      	ldr	r1, [r2, #12]
 8002044:	e9d4 3015 	ldrd	r3, r0, [r4, #84]	; 0x54
 8002048:	4303      	orrs	r3, r0
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800204a:	2000      	movs	r0, #0
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800204c:	430b      	orrs	r3, r1
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800204e:	6e21      	ldr	r1, [r4, #96]	; 0x60
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8002050:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8002054:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002056:	3901      	subs	r1, #1
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8002058:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800205c:	60d3      	str	r3, [r2, #12]
  hsai->State= HAL_SAI_STATE_READY;
 800205e:	2301      	movs	r3, #1
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8002060:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  __HAL_UNLOCK(hsai);
 8002064:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
  hsai->State= HAL_SAI_STATE_READY;
 8002068:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
}
 800206c:	bd70      	pop	{r4, r5, r6, pc}
  switch(hsai->Init.SynchroExt)
 800206e:	2310      	movs	r3, #16
 8002070:	e760      	b.n	8001f34 <HAL_SAI_Init+0x38>
        tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8002072:	f043 0301 	orr.w	r3, r3, #1
        syncen_bits = SAI_xCR1_SYNCEN_1;
 8002076:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800207a:	e767      	b.n	8001f4c <HAL_SAI_Init+0x50>
    SAI2->GCR = tmpregisterGCR;
 800207c:	f8c0 3c00 	str.w	r3, [r0, #3072]	; 0xc00
 8002080:	e76f      	b.n	8001f62 <HAL_SAI_Init+0x66>
    uint32_t freq = 0;
 8002082:	2000      	movs	r0, #0
 8002084:	e779      	b.n	8001f7a <HAL_SAI_Init+0x7e>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8002086:	2a01      	cmp	r2, #1
 8002088:	bf14      	ite	ne
 800208a:	2100      	movne	r1, #0
 800208c:	f44f 7100 	moveq.w	r1, #512	; 0x200
 8002090:	e795      	b.n	8001fbe <HAL_SAI_Init+0xc2>
    return HAL_ERROR;
 8002092:	2001      	movs	r0, #1
 8002094:	e7ea      	b.n	800206c <HAL_SAI_Init+0x170>
 8002096:	bf00      	nop
 8002098:	40015804 	.word	0x40015804
 800209c:	40015000 	.word	0x40015000
 80020a0:	40015824 	.word	0x40015824
 80020a4:	40015c04 	.word	0x40015c04
 80020a8:	ff05c010 	.word	0xff05c010
 80020ac:	fff88000 	.word	0xfff88000

080020b0 <HAL_SAI_InitProtocol>:
  switch(protocol)
 80020b0:	2902      	cmp	r1, #2
{
 80020b2:	b430      	push	{r4, r5}
  switch(protocol)
 80020b4:	d905      	bls.n	80020c2 <HAL_SAI_InitProtocol+0x12>
 80020b6:	1ecc      	subs	r4, r1, #3
 80020b8:	2c01      	cmp	r4, #1
 80020ba:	d95b      	bls.n	8002174 <HAL_SAI_InitProtocol+0xc4>
}
 80020bc:	2001      	movs	r0, #1
 80020be:	bc30      	pop	{r4, r5}
 80020c0:	4770      	bx	lr
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80020c2:	6845      	ldr	r5, [r0, #4]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80020c4:	2400      	movs	r4, #0
  hsai->SlotInit.SlotNumber      = nbslot;
 80020c6:	65c3      	str	r3, [r0, #92]	; 0x5c
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80020c8:	f035 0502 	bics.w	r5, r5, #2
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80020cc:	6304      	str	r4, [r0, #48]	; 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80020ce:	6384      	str	r4, [r0, #56]	; 0x38
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80020d0:	bf14      	ite	ne
 80020d2:	2501      	movne	r5, #1
 80020d4:	4625      	moveq	r5, r4
  hsai->SlotInit.FirstBitOffset  = 0;
 80020d6:	6544      	str	r4, [r0, #84]	; 0x54
  if((nbslot & 0x1) != 0 )
 80020d8:	f013 0401 	ands.w	r4, r3, #1
 80020dc:	63c5      	str	r5, [r0, #60]	; 0x3c
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80020de:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 80020e2:	6485      	str	r5, [r0, #72]	; 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80020e4:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80020e8:	6605      	str	r5, [r0, #96]	; 0x60
  if((nbslot & 0x1) != 0 )
 80020ea:	d1e7      	bne.n	80020bc <HAL_SAI_InitProtocol+0xc>
  switch(protocol)
 80020ec:	1e4d      	subs	r5, r1, #1
 80020ee:	2d01      	cmp	r5, #1
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80020f0:	bf93      	iteet	ls
 80020f2:	f44f 3500 	movls.w	r5, #131072	; 0x20000
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80020f6:	64c4      	strhi	r4, [r0, #76]	; 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80020f8:	f44f 2480 	movhi.w	r4, #262144	; 0x40000
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80020fc:	64c5      	strls	r5, [r0, #76]	; 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 80020fe:	6504      	str	r4, [r0, #80]	; 0x50
  switch(datasize)
 8002100:	2a03      	cmp	r2, #3
 8002102:	d8db      	bhi.n	80020bc <HAL_SAI_InitProtocol+0xc>
 8002104:	e8df f002 	tbb	[pc, r2]
 8002108:	2d1d0c02 	.word	0x2d1d0c02
    hsai->Init.DataSize = SAI_DATASIZE_16;
 800210c:	2280      	movs	r2, #128	; 0x80
    hsai->FrameInit.FrameLength = 32*(nbslot/2);
 800210e:	085b      	lsrs	r3, r3, #1
    hsai->Init.DataSize = SAI_DATASIZE_16;
 8002110:	6342      	str	r2, [r0, #52]	; 0x34
    hsai->FrameInit.FrameLength = 32*(nbslot/2);
 8002112:	015a      	lsls	r2, r3, #5
    hsai->FrameInit.ActiveFrameLength = 16*(nbslot/2);
 8002114:	011b      	lsls	r3, r3, #4
    hsai->FrameInit.FrameLength = 32*(nbslot/2);
 8002116:	6402      	str	r2, [r0, #64]	; 0x40
    hsai->FrameInit.ActiveFrameLength = 16*(nbslot/2);
 8002118:	6443      	str	r3, [r0, #68]	; 0x44
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800211a:	2340      	movs	r3, #64	; 0x40
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800211c:	6583      	str	r3, [r0, #88]	; 0x58
  if(status == HAL_OK)
 800211e:	e00d      	b.n	800213c <HAL_SAI_InitProtocol+0x8c>
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 8002120:	085b      	lsrs	r3, r3, #1
    hsai->Init.DataSize = SAI_DATASIZE_16;
 8002122:	2280      	movs	r2, #128	; 0x80
  if(protocol == SAI_I2S_LSBJUSTIFIED)
 8002124:	2902      	cmp	r1, #2
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 8002126:	ea4f 1483 	mov.w	r4, r3, lsl #6
    hsai->Init.DataSize = SAI_DATASIZE_16;
 800212a:	6342      	str	r2, [r0, #52]	; 0x34
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 800212c:	ea4f 1343 	mov.w	r3, r3, lsl #5
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8002130:	6582      	str	r2, [r0, #88]	; 0x58
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 8002132:	6404      	str	r4, [r0, #64]	; 0x40
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 8002134:	6443      	str	r3, [r0, #68]	; 0x44
  if(protocol == SAI_I2S_LSBJUSTIFIED)
 8002136:	d101      	bne.n	800213c <HAL_SAI_InitProtocol+0x8c>
      hsai->SlotInit.FirstBitOffset = 16;
 8002138:	2310      	movs	r3, #16
      hsai->SlotInit.FirstBitOffset = 8;
 800213a:	6543      	str	r3, [r0, #84]	; 0x54
}
 800213c:	bc30      	pop	{r4, r5}
    status = HAL_SAI_Init(hsai);
 800213e:	f7ff bedd 	b.w	8001efc <HAL_SAI_Init>
    hsai->Init.DataSize = SAI_DATASIZE_24;
 8002142:	22c0      	movs	r2, #192	; 0xc0
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 8002144:	085b      	lsrs	r3, r3, #1
  if(protocol == SAI_I2S_LSBJUSTIFIED)
 8002146:	2902      	cmp	r1, #2
    hsai->Init.DataSize = SAI_DATASIZE_24;
 8002148:	6342      	str	r2, [r0, #52]	; 0x34
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 800214a:	ea4f 1283 	mov.w	r2, r3, lsl #6
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 800214e:	ea4f 1343 	mov.w	r3, r3, lsl #5
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 8002152:	6402      	str	r2, [r0, #64]	; 0x40
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 8002154:	6443      	str	r3, [r0, #68]	; 0x44
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8002156:	f04f 0380 	mov.w	r3, #128	; 0x80
 800215a:	6583      	str	r3, [r0, #88]	; 0x58
  if(protocol == SAI_I2S_LSBJUSTIFIED)
 800215c:	d1ee      	bne.n	800213c <HAL_SAI_InitProtocol+0x8c>
      hsai->SlotInit.FirstBitOffset = 8;
 800215e:	2308      	movs	r3, #8
 8002160:	e7eb      	b.n	800213a <HAL_SAI_InitProtocol+0x8a>
    hsai->Init.DataSize = SAI_DATASIZE_32;
 8002162:	22e0      	movs	r2, #224	; 0xe0
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 8002164:	085b      	lsrs	r3, r3, #1
    hsai->Init.DataSize = SAI_DATASIZE_32;
 8002166:	6342      	str	r2, [r0, #52]	; 0x34
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 8002168:	019a      	lsls	r2, r3, #6
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 800216a:	015b      	lsls	r3, r3, #5
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 800216c:	6402      	str	r2, [r0, #64]	; 0x40
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 800216e:	6443      	str	r3, [r0, #68]	; 0x44
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8002170:	2380      	movs	r3, #128	; 0x80
 8002172:	e7d3      	b.n	800211c <HAL_SAI_InitProtocol+0x6c>
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8002174:	6845      	ldr	r5, [r0, #4]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8002176:	2400      	movs	r4, #0
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8002178:	f44f 3c00 	mov.w	ip, #131072	; 0x20000
  hsai->SlotInit.SlotNumber      = nbslot;
 800217c:	65c3      	str	r3, [r0, #92]	; 0x5c
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800217e:	f035 0502 	bics.w	r5, r5, #2
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8002182:	6304      	str	r4, [r0, #48]	; 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8002184:	6384      	str	r4, [r0, #56]	; 0x38
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8002186:	bf14      	ite	ne
 8002188:	4625      	movne	r5, r4
 800218a:	2501      	moveq	r5, #1
    hsai->FrameInit.ActiveFrameLength = 13;
 800218c:	2904      	cmp	r1, #4
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800218e:	6484      	str	r4, [r0, #72]	; 0x48
 8002190:	63c5      	str	r5, [r0, #60]	; 0x3c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8002192:	f44f 2580 	mov.w	r5, #262144	; 0x40000
    hsai->FrameInit.ActiveFrameLength = 13;
 8002196:	bf0c      	ite	eq
 8002198:	2101      	moveq	r1, #1
 800219a:	210d      	movne	r1, #13
  hsai->SlotInit.FirstBitOffset  = 0;
 800219c:	6544      	str	r4, [r0, #84]	; 0x54
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800219e:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80021a2:	6441      	str	r1, [r0, #68]	; 0x44
 80021a4:	6604      	str	r4, [r0, #96]	; 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 80021a6:	e9c0 c513 	strd	ip, r5, [r0, #76]	; 0x4c
  switch(datasize)
 80021aa:	2a03      	cmp	r2, #3
 80021ac:	d886      	bhi.n	80020bc <HAL_SAI_InitProtocol+0xc>
 80021ae:	e8df f002 	tbb	[pc, r2]
 80021b2:	0702      	.short	0x0702
 80021b4:	120d      	.short	0x120d
    hsai->Init.DataSize = SAI_DATASIZE_16;
 80021b6:	2280      	movs	r2, #128	; 0x80
    hsai->FrameInit.FrameLength = 16 * nbslot;
 80021b8:	011b      	lsls	r3, r3, #4
    hsai->Init.DataSize = SAI_DATASIZE_16;
 80021ba:	6342      	str	r2, [r0, #52]	; 0x34
    hsai->FrameInit.FrameLength = 16 * nbslot;
 80021bc:	6403      	str	r3, [r0, #64]	; 0x40
 80021be:	e7ac      	b.n	800211a <HAL_SAI_InitProtocol+0x6a>
    hsai->Init.DataSize = SAI_DATASIZE_16;
 80021c0:	2280      	movs	r2, #128	; 0x80
    hsai->FrameInit.FrameLength = 32 * nbslot;
 80021c2:	015b      	lsls	r3, r3, #5
    hsai->Init.DataSize = SAI_DATASIZE_16;
 80021c4:	6342      	str	r2, [r0, #52]	; 0x34
    hsai->FrameInit.FrameLength = 32 * nbslot;
 80021c6:	6403      	str	r3, [r0, #64]	; 0x40
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80021c8:	6582      	str	r2, [r0, #88]	; 0x58
  if(status == HAL_OK)
 80021ca:	e7b7      	b.n	800213c <HAL_SAI_InitProtocol+0x8c>
    hsai->Init.DataSize = SAI_DATASIZE_24;
 80021cc:	22c0      	movs	r2, #192	; 0xc0
    hsai->FrameInit.FrameLength = 32 * nbslot;
 80021ce:	015b      	lsls	r3, r3, #5
    hsai->Init.DataSize = SAI_DATASIZE_32;
 80021d0:	6342      	str	r2, [r0, #52]	; 0x34
    hsai->FrameInit.FrameLength = 32 * nbslot;
 80021d2:	6403      	str	r3, [r0, #64]	; 0x40
 80021d4:	e7cc      	b.n	8002170 <HAL_SAI_InitProtocol+0xc0>
    hsai->Init.DataSize = SAI_DATASIZE_32;
 80021d6:	22e0      	movs	r2, #224	; 0xe0
 80021d8:	e7f9      	b.n	80021ce <HAL_SAI_InitProtocol+0x11e>
	...

080021dc <HAL_SAI_Transmit_DMA>:
{
 80021dc:	b570      	push	{r4, r5, r6, lr}
 80021de:	4613      	mov	r3, r2
 80021e0:	4604      	mov	r4, r0
  if((pData == NULL) || (Size == 0))
 80021e2:	2900      	cmp	r1, #0
 80021e4:	d03f      	beq.n	8002266 <HAL_SAI_Transmit_DMA+0x8a>
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d03d      	beq.n	8002266 <HAL_SAI_Transmit_DMA+0x8a>
  if(hsai->State == HAL_SAI_STATE_READY)
 80021ea:	f890 007d 	ldrb.w	r0, [r0, #125]	; 0x7d
 80021ee:	2801      	cmp	r0, #1
 80021f0:	b2c5      	uxtb	r5, r0
 80021f2:	d13a      	bne.n	800226a <HAL_SAI_Transmit_DMA+0x8e>
    __HAL_LOCK(hsai);
 80021f4:	f894 007c 	ldrb.w	r0, [r4, #124]	; 0x7c
 80021f8:	2801      	cmp	r0, #1
 80021fa:	d036      	beq.n	800226a <HAL_SAI_Transmit_DMA+0x8e>
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80021fc:	2600      	movs	r6, #0
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 80021fe:	2212      	movs	r2, #18
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8002200:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8002202:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8002206:	f884 207d 	strb.w	r2, [r4, #125]	; 0x7d
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800220a:	4a19      	ldr	r2, [pc, #100]	; (8002270 <HAL_SAI_Transmit_DMA+0x94>)
    __HAL_LOCK(hsai);
 800220c:	f884 507c 	strb.w	r5, [r4, #124]	; 0x7c
    hsai->pBuffPtr = pData;
 8002210:	6661      	str	r1, [r4, #100]	; 0x64
    hsai->XferSize = Size;
 8002212:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
    hsai->XferCount = Size;
 8002216:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800221a:	6402      	str	r2, [r0, #64]	; 0x40
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800221c:	4a15      	ldr	r2, [pc, #84]	; (8002274 <HAL_SAI_Transmit_DMA+0x98>)
 800221e:	63c2      	str	r2, [r0, #60]	; 0x3c
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8002220:	4a15      	ldr	r2, [pc, #84]	; (8002278 <HAL_SAI_Transmit_DMA+0x9c>)
    hsai->hdmatx->XferAbortCallback = NULL;
 8002222:	e9c0 2613 	strd	r2, r6, [r0, #76]	; 0x4c
    if(HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8002226:	6822      	ldr	r2, [r4, #0]
 8002228:	321c      	adds	r2, #28
 800222a:	f7fe fb33 	bl	8000894 <HAL_DMA_Start_IT>
 800222e:	b118      	cbz	r0, 8002238 <HAL_SAI_Transmit_DMA+0x5c>
      __HAL_UNLOCK(hsai);
 8002230:	f884 607c 	strb.w	r6, [r4, #124]	; 0x7c
}
 8002234:	4628      	mov	r0, r5
 8002236:	bd70      	pop	{r4, r5, r6, pc}
    if((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8002238:	6825      	ldr	r5, [r4, #0]
 800223a:	682b      	ldr	r3, [r5, #0]
 800223c:	03db      	lsls	r3, r3, #15
 800223e:	d403      	bmi.n	8002248 <HAL_SAI_Transmit_DMA+0x6c>
      __HAL_SAI_ENABLE(hsai);
 8002240:	682b      	ldr	r3, [r5, #0]
 8002242:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002246:	602b      	str	r3, [r5, #0]
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8002248:	2100      	movs	r1, #0
 800224a:	4620      	mov	r0, r4
 800224c:	f7ff fe24 	bl	8001e98 <SAI_InterruptFlag>
 8002250:	692b      	ldr	r3, [r5, #16]
 8002252:	4318      	orrs	r0, r3
 8002254:	6128      	str	r0, [r5, #16]
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8002256:	682b      	ldr	r3, [r5, #0]
 8002258:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800225c:	602b      	str	r3, [r5, #0]
    __HAL_UNLOCK(hsai);
 800225e:	2500      	movs	r5, #0
 8002260:	f884 507c 	strb.w	r5, [r4, #124]	; 0x7c
    return HAL_OK;
 8002264:	e7e6      	b.n	8002234 <HAL_SAI_Transmit_DMA+0x58>
    return  HAL_ERROR;
 8002266:	2501      	movs	r5, #1
 8002268:	e7e4      	b.n	8002234 <HAL_SAI_Transmit_DMA+0x58>
    return HAL_BUSY;
 800226a:	2502      	movs	r5, #2
 800226c:	e7e2      	b.n	8002234 <HAL_SAI_Transmit_DMA+0x58>
 800226e:	bf00      	nop
 8002270:	080022b9 	.word	0x080022b9
 8002274:	0800227f 	.word	0x0800227f
 8002278:	080022c5 	.word	0x080022c5

0800227c <HAL_SAI_TxCpltCallback>:
 800227c:	4770      	bx	lr

0800227e <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800227e:	b538      	push	{r3, r4, r5, lr}
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef* )hdma)->Parent;

  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0)
 8002280:	6803      	ldr	r3, [r0, #0]
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef* )hdma)->Parent;
 8002282:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0)
 8002284:	6819      	ldr	r1, [r3, #0]
 8002286:	f411 7180 	ands.w	r1, r1, #256	; 0x100
 800228a:	d110      	bne.n	80022ae <SAI_DMATxCplt+0x30>
  {
    hsai->XferCount = 0;

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800228c:	6825      	ldr	r5, [r4, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800228e:	4620      	mov	r0, r4
    hsai->XferCount = 0;
 8002290:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8002294:	682b      	ldr	r3, [r5, #0]
 8002296:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800229a:	602b      	str	r3, [r5, #0]
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800229c:	f7ff fdfc 	bl	8001e98 <SAI_InterruptFlag>
 80022a0:	692b      	ldr	r3, [r5, #16]
 80022a2:	ea23 0000 	bic.w	r0, r3, r0

    hsai->State= HAL_SAI_STATE_READY;
 80022a6:	2301      	movs	r3, #1
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80022a8:	6128      	str	r0, [r5, #16]
    hsai->State= HAL_SAI_STATE_READY;
 80022aa:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 80022ae:	4620      	mov	r0, r4
 80022b0:	f7ff ffe4 	bl	800227c <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80022b4:	bd38      	pop	{r3, r4, r5, pc}

080022b6 <HAL_SAI_TxHalfCpltCallback>:
 80022b6:	4770      	bx	lr

080022b8 <SAI_DMATxHalfCplt>:
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 80022b8:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80022ba:	b508      	push	{r3, lr}
  HAL_SAI_TxHalfCpltCallback(hsai);
 80022bc:	f7ff fffb 	bl	80022b6 <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80022c0:	bd08      	pop	{r3, pc}

080022c2 <HAL_SAI_ErrorCallback>:
 80022c2:	4770      	bx	lr

080022c4 <SAI_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
  SAI_HandleTypeDef* hsai = ( SAI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022c4:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80022c6:	b508      	push	{r3, lr}

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80022c8:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 80022cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022d0:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80

  if((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 80022d4:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80022d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d003      	beq.n	80022e4 <SAI_DMAError+0x20>
 80022dc:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80022de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d10c      	bne.n	80022fe <SAI_DMAError+0x3a>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80022e4:	6802      	ldr	r2, [r0, #0]
 80022e6:	6813      	ldr	r3, [r2, #0]
 80022e8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80022ec:	6013      	str	r3, [r2, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 80022ee:	f7ff fde9 	bl	8001ec4 <SAI_Disable.isra.0>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 80022f2:	2301      	movs	r3, #1
 80022f4:	f880 307d 	strb.w	r3, [r0, #125]	; 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 80022f8:	2300      	movs	r3, #0
 80022fa:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80022fe:	f7ff ffe0 	bl	80022c2 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8002302:	bd08      	pop	{r3, pc}

08002304 <SPI_WaitFifoStateUntilTimeout.part.0>:
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002304:	6803      	ldr	r3, [r0, #0]
 8002306:	685a      	ldr	r2, [r3, #4]
 8002308:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800230c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800230e:	6842      	ldr	r2, [r0, #4]
 8002310:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002314:	d10a      	bne.n	800232c <SPI_WaitFifoStateUntilTimeout.part.0+0x28>
 8002316:	6882      	ldr	r2, [r0, #8]
 8002318:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800231c:	d002      	beq.n	8002324 <SPI_WaitFifoStateUntilTimeout.part.0+0x20>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800231e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002322:	d103      	bne.n	800232c <SPI_WaitFifoStateUntilTimeout.part.0+0x28>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800232a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800232c:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800232e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002332:	d107      	bne.n	8002344 <SPI_WaitFifoStateUntilTimeout.part.0+0x40>
        {
          SPI_RESET_CRC(hspi);
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002342:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002344:	2301      	movs	r3, #1
 8002346:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800234a:	2300      	movs	r3, #0
 800234c:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
      }
    }
  }

  return HAL_OK;
}
 8002350:	2003      	movs	r0, #3
 8002352:	4770      	bx	lr

08002354 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8002354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002356:	4605      	mov	r5, r0
 8002358:	460c      	mov	r4, r1
 800235a:	4616      	mov	r6, r2
 800235c:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((hspi->Instance->SR & Fifo) != State)
 800235e:	682b      	ldr	r3, [r5, #0]
 8002360:	6898      	ldr	r0, [r3, #8]
 8002362:	4020      	ands	r0, r4
 8002364:	d100      	bne.n	8002368 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x14>
      }
    }
  }

  return HAL_OK;
}
 8002366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002368:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 800236c:	d100      	bne.n	8002370 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x1c>
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800236e:	7b1a      	ldrb	r2, [r3, #12]
    if (Timeout != HAL_MAX_DELAY)
 8002370:	1c72      	adds	r2, r6, #1
 8002372:	d0f5      	beq.n	8002360 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002374:	f7fe f97a 	bl	800066c <HAL_GetTick>
 8002378:	1bc0      	subs	r0, r0, r7
 800237a:	4286      	cmp	r6, r0
 800237c:	d8ef      	bhi.n	800235e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa>
 800237e:	4628      	mov	r0, r5
}
 8002380:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002384:	f7ff bfbe 	b.w	8002304 <SPI_WaitFifoStateUntilTimeout.part.0>

08002388 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8002388:	b570      	push	{r4, r5, r6, lr}
 800238a:	4604      	mov	r4, r0
 800238c:	460d      	mov	r5, r1
 800238e:	4616      	mov	r6, r2
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002390:	6822      	ldr	r2, [r4, #0]
 8002392:	6890      	ldr	r0, [r2, #8]
 8002394:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002398:	d100      	bne.n	800239c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x14>
}
 800239a:	bd70      	pop	{r4, r5, r6, pc}
    if (Timeout != HAL_MAX_DELAY)
 800239c:	1c6b      	adds	r3, r5, #1
 800239e:	d0f8      	beq.n	8002392 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80023a0:	f7fe f964 	bl	800066c <HAL_GetTick>
 80023a4:	1b80      	subs	r0, r0, r6
 80023a6:	4285      	cmp	r5, r0
 80023a8:	d8f2      	bhi.n	8002390 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8>
 80023aa:	4620      	mov	r0, r4
}
 80023ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80023b0:	f7ff bfa8 	b.w	8002304 <SPI_WaitFifoStateUntilTimeout.part.0>

080023b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80023b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80023b6:	4613      	mov	r3, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80023b8:	9201      	str	r2, [sp, #4]
{
 80023ba:	460d      	mov	r5, r1
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80023bc:	460a      	mov	r2, r1
 80023be:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
{
 80023c2:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80023c4:	f7ff ffc6 	bl	8002354 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80023c8:	9b01      	ldr	r3, [sp, #4]
 80023ca:	b128      	cbz	r0, 80023d8 <SPI_EndRxTxTransaction+0x24>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023cc:	6e23      	ldr	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 80023ce:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023d0:	f043 0320 	orr.w	r3, r3, #32
 80023d4:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 80023d6:	e010      	b.n	80023fa <SPI_EndRxTxTransaction+0x46>
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80023d8:	461a      	mov	r2, r3
 80023da:	4629      	mov	r1, r5
 80023dc:	4620      	mov	r0, r4
 80023de:	9301      	str	r3, [sp, #4]
 80023e0:	f7ff ffd2 	bl	8002388 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80023e4:	9b01      	ldr	r3, [sp, #4]
 80023e6:	2800      	cmp	r0, #0
 80023e8:	d1f0      	bne.n	80023cc <SPI_EndRxTxTransaction+0x18>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80023ea:	462a      	mov	r2, r5
 80023ec:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80023f0:	4620      	mov	r0, r4
 80023f2:	f7ff ffaf 	bl	8002354 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80023f6:	2800      	cmp	r0, #0
 80023f8:	d1e8      	bne.n	80023cc <SPI_EndRxTxTransaction+0x18>
  }

  return HAL_OK;
}
 80023fa:	b003      	add	sp, #12
 80023fc:	bd30      	pop	{r4, r5, pc}

080023fe <HAL_SPI_Init>:
{
 80023fe:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 8002400:	4604      	mov	r4, r0
 8002402:	2800      	cmp	r0, #0
 8002404:	d04a      	beq.n	800249c <HAL_SPI_Init+0x9e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002406:	2300      	movs	r3, #0
 8002408:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800240a:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 800240e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002412:	b91b      	cbnz	r3, 800241c <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8002414:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8002418:	f001 ff2e 	bl	8004278 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 800241c:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800241e:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002420:	68e5      	ldr	r5, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002422:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8002426:	6813      	ldr	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002428:	f5b5 6fe0 	cmp.w	r5, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800242c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002430:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002432:	f04f 0300 	mov.w	r3, #0
 8002436:	d833      	bhi.n	80024a0 <HAL_SPI_Init+0xa2>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002438:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800243c:	d000      	beq.n	8002440 <HAL_SPI_Init+0x42>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800243e:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8002440:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002442:	b92b      	cbnz	r3, 8002450 <HAL_SPI_Init+0x52>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002444:	f5b5 6fe0 	cmp.w	r5, #1792	; 0x700
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002448:	bf8c      	ite	hi
 800244a:	2302      	movhi	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800244c:	2301      	movls	r3, #1
 800244e:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002450:	69a0      	ldr	r0, [r4, #24]
 8002452:	e9d4 3601 	ldrd	r3, r6, [r4, #4]
 8002456:	4333      	orrs	r3, r6
 8002458:	6926      	ldr	r6, [r4, #16]
 800245a:	4333      	orrs	r3, r6
 800245c:	6966      	ldr	r6, [r4, #20]
 800245e:	4333      	orrs	r3, r6
 8002460:	69e6      	ldr	r6, [r4, #28]
 8002462:	4333      	orrs	r3, r6
 8002464:	6a26      	ldr	r6, [r4, #32]
 8002466:	4333      	orrs	r3, r6
 8002468:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800246a:	4333      	orrs	r3, r6
 800246c:	f400 7600 	and.w	r6, r0, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002470:	0c00      	lsrs	r0, r0, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002472:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002474:	f000 0004 	and.w	r0, r0, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002478:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800247a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800247c:	432b      	orrs	r3, r5
 800247e:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8002480:	432b      	orrs	r3, r5
 8002482:	4303      	orrs	r3, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002484:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002486:	430b      	orrs	r3, r1
 8002488:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800248a:	69d3      	ldr	r3, [r2, #28]
 800248c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002490:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8002492:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002494:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002496:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 800249a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800249c:	2001      	movs	r0, #1
 800249e:	e7fc      	b.n	800249a <HAL_SPI_Init+0x9c>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80024a0:	4619      	mov	r1, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80024a2:	f5b5 6f70 	cmp.w	r5, #3840	; 0xf00
 80024a6:	e7c9      	b.n	800243c <HAL_SPI_Init+0x3e>

080024a8 <HAL_SPI_TransmitReceive>:
{
 80024a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80024ac:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 80024ae:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
{
 80024b2:	4604      	mov	r4, r0
 80024b4:	460d      	mov	r5, r1
  __HAL_LOCK(hspi);
 80024b6:	2b01      	cmp	r3, #1
{
 80024b8:	4616      	mov	r6, r2
 80024ba:	f8dd 8020 	ldr.w	r8, [sp, #32]
  __HAL_LOCK(hspi);
 80024be:	f000 811d 	beq.w	80026fc <HAL_SPI_TransmitReceive+0x254>
 80024c2:	2301      	movs	r3, #1
 80024c4:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 80024c8:	f7fe f8d0 	bl	800066c <HAL_GetTick>
  tmp_state           = hspi->State;
 80024cc:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
  tickstart = HAL_GetTick();
 80024d0:	4681      	mov	r9, r0
  tmp_mode            = hspi->Init.Mode;
 80024d2:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80024d4:	2a01      	cmp	r2, #1
  tmp_state           = hspi->State;
 80024d6:	b2d1      	uxtb	r1, r2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80024d8:	d00a      	beq.n	80024f0 <HAL_SPI_TransmitReceive+0x48>
 80024da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80024de:	f040 810b 	bne.w	80026f8 <HAL_SPI_TransmitReceive+0x250>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80024e2:	68a2      	ldr	r2, [r4, #8]
 80024e4:	2a00      	cmp	r2, #0
 80024e6:	f040 8107 	bne.w	80026f8 <HAL_SPI_TransmitReceive+0x250>
 80024ea:	2904      	cmp	r1, #4
 80024ec:	f040 8104 	bne.w	80026f8 <HAL_SPI_TransmitReceive+0x250>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80024f0:	2d00      	cmp	r5, #0
 80024f2:	d047      	beq.n	8002584 <HAL_SPI_TransmitReceive+0xdc>
 80024f4:	2e00      	cmp	r6, #0
 80024f6:	d045      	beq.n	8002584 <HAL_SPI_TransmitReceive+0xdc>
 80024f8:	2f00      	cmp	r7, #0
 80024fa:	d043      	beq.n	8002584 <HAL_SPI_TransmitReceive+0xdc>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80024fc:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
 8002500:	2a04      	cmp	r2, #4
 8002502:	d002      	beq.n	800250a <HAL_SPI_TransmitReceive+0x62>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002504:	2205      	movs	r2, #5
 8002506:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800250a:	68e1      	ldr	r1, [r4, #12]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800250c:	2200      	movs	r2, #0
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800250e:	6426      	str	r6, [r4, #64]	; 0x40
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002510:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002514:	6826      	ldr	r6, [r4, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002516:	6622      	str	r2, [r4, #96]	; 0x60
  hspi->RxXferSize  = Size;
 8002518:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;
 800251c:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002520:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002522:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002524:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->TxISR       = NULL;
 8002526:	e9c4 2213 	strd	r2, r2, [r4, #76]	; 0x4c
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800252a:	6872      	ldr	r2, [r6, #4]
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800252c:	d801      	bhi.n	8002532 <HAL_SPI_TransmitReceive+0x8a>
 800252e:	2f01      	cmp	r7, #1
 8002530:	d02a      	beq.n	8002588 <HAL_SPI_TransmitReceive+0xe0>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002532:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002536:	6072      	str	r2, [r6, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002538:	6832      	ldr	r2, [r6, #0]
 800253a:	0650      	lsls	r0, r2, #25
 800253c:	d403      	bmi.n	8002546 <HAL_SPI_TransmitReceive+0x9e>
    __HAL_SPI_ENABLE(hspi);
 800253e:	6832      	ldr	r2, [r6, #0]
 8002540:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002544:	6032      	str	r2, [r6, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002546:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800254a:	d958      	bls.n	80025fe <HAL_SPI_TransmitReceive+0x156>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800254c:	b10b      	cbz	r3, 8002552 <HAL_SPI_TransmitReceive+0xaa>
 800254e:	2f01      	cmp	r7, #1
 8002550:	d107      	bne.n	8002562 <HAL_SPI_TransmitReceive+0xba>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002552:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002556:	60f3      	str	r3, [r6, #12]
      hspi->TxXferCount--;
 8002558:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800255a:	63a5      	str	r5, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800255c:	3b01      	subs	r3, #1
 800255e:	b29b      	uxth	r3, r3
 8002560:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8002562:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002564:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002566:	b29b      	uxth	r3, r3
 8002568:	b98b      	cbnz	r3, 800258e <HAL_SPI_TransmitReceive+0xe6>
 800256a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800256e:	b29b      	uxth	r3, r3
 8002570:	b96b      	cbnz	r3, 800258e <HAL_SPI_TransmitReceive+0xe6>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002572:	464a      	mov	r2, r9
 8002574:	4641      	mov	r1, r8
 8002576:	4620      	mov	r0, r4
 8002578:	f7ff ff1c 	bl	80023b4 <SPI_EndRxTxTransaction>
 800257c:	2800      	cmp	r0, #0
 800257e:	d036      	beq.n	80025ee <HAL_SPI_TransmitReceive+0x146>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002580:	2320      	movs	r3, #32
 8002582:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8002584:	2001      	movs	r0, #1
 8002586:	e032      	b.n	80025ee <HAL_SPI_TransmitReceive+0x146>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002588:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800258c:	e7d3      	b.n	8002536 <HAL_SPI_TransmitReceive+0x8e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800258e:	6821      	ldr	r1, [r4, #0]
 8002590:	688b      	ldr	r3, [r1, #8]
 8002592:	079a      	lsls	r2, r3, #30
 8002594:	d50d      	bpl.n	80025b2 <HAL_SPI_TransmitReceive+0x10a>
 8002596:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002598:	b29b      	uxth	r3, r3
 800259a:	b153      	cbz	r3, 80025b2 <HAL_SPI_TransmitReceive+0x10a>
 800259c:	b14d      	cbz	r5, 80025b2 <HAL_SPI_TransmitReceive+0x10a>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800259e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        txallowed = 0U;
 80025a0:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80025a2:	f833 2b02 	ldrh.w	r2, [r3], #2
 80025a6:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80025a8:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80025aa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80025ac:	3b01      	subs	r3, #1
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80025b2:	688a      	ldr	r2, [r1, #8]
 80025b4:	f012 0201 	ands.w	r2, r2, #1
 80025b8:	d00f      	beq.n	80025da <HAL_SPI_TransmitReceive+0x132>
 80025ba:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80025be:	b29b      	uxth	r3, r3
 80025c0:	b15b      	cbz	r3, 80025da <HAL_SPI_TransmitReceive+0x132>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80025c2:	68c9      	ldr	r1, [r1, #12]
        txallowed = 1U;
 80025c4:	4615      	mov	r5, r2
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80025c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80025c8:	f823 1b02 	strh.w	r1, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80025cc:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 80025ce:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80025d2:	3b01      	subs	r3, #1
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80025da:	f7fe f847 	bl	800066c <HAL_GetTick>
 80025de:	eba0 0009 	sub.w	r0, r0, r9
 80025e2:	4540      	cmp	r0, r8
 80025e4:	d3be      	bcc.n	8002564 <HAL_SPI_TransmitReceive+0xbc>
 80025e6:	f1b8 3fff 	cmp.w	r8, #4294967295
 80025ea:	d0bb      	beq.n	8002564 <HAL_SPI_TransmitReceive+0xbc>
        errorcode = HAL_TIMEOUT;
 80025ec:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80025ee:	2301      	movs	r3, #1
 80025f0:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80025f4:	2300      	movs	r3, #0
 80025f6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 80025fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025fe:	b10b      	cbz	r3, 8002604 <HAL_SPI_TransmitReceive+0x15c>
 8002600:	2f01      	cmp	r7, #1
 8002602:	d10b      	bne.n	800261c <HAL_SPI_TransmitReceive+0x174>
      if (hspi->TxXferCount > 1U)
 8002604:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002606:	b29b      	uxth	r3, r3
 8002608:	2b01      	cmp	r3, #1
 800260a:	d909      	bls.n	8002620 <HAL_SPI_TransmitReceive+0x178>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800260c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002610:	60f3      	str	r3, [r6, #12]
        hspi->TxXferCount -= 2U;
 8002612:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002614:	63a5      	str	r5, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002616:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 8002618:	b29b      	uxth	r3, r3
 800261a:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800261c:	2501      	movs	r5, #1
 800261e:	e049      	b.n	80026b4 <HAL_SPI_TransmitReceive+0x20c>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002620:	782b      	ldrb	r3, [r5, #0]
 8002622:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr++;
 8002624:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002626:	3301      	adds	r3, #1
 8002628:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800262a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800262c:	3b01      	subs	r3, #1
 800262e:	e7f3      	b.n	8002618 <HAL_SPI_TransmitReceive+0x170>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002630:	6822      	ldr	r2, [r4, #0]
 8002632:	6893      	ldr	r3, [r2, #8]
 8002634:	079b      	lsls	r3, r3, #30
 8002636:	d511      	bpl.n	800265c <HAL_SPI_TransmitReceive+0x1b4>
 8002638:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800263a:	b29b      	uxth	r3, r3
 800263c:	b173      	cbz	r3, 800265c <HAL_SPI_TransmitReceive+0x1b4>
 800263e:	b16d      	cbz	r5, 800265c <HAL_SPI_TransmitReceive+0x1b4>
        if (hspi->TxXferCount > 1U)
 8002640:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002642:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        if (hspi->TxXferCount > 1U)
 8002644:	b289      	uxth	r1, r1
 8002646:	2901      	cmp	r1, #1
 8002648:	d93e      	bls.n	80026c8 <HAL_SPI_TransmitReceive+0x220>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800264a:	f833 1b02 	ldrh.w	r1, [r3], #2
 800264e:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002650:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002652:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002654:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8002656:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8002658:	2500      	movs	r5, #0
          hspi->TxXferCount--;
 800265a:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800265c:	6822      	ldr	r2, [r4, #0]
 800265e:	6893      	ldr	r3, [r2, #8]
 8002660:	f013 0301 	ands.w	r3, r3, #1
 8002664:	d01d      	beq.n	80026a2 <HAL_SPI_TransmitReceive+0x1fa>
 8002666:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 800266a:	b289      	uxth	r1, r1
 800266c:	b1c9      	cbz	r1, 80026a2 <HAL_SPI_TransmitReceive+0x1fa>
        if (hspi->RxXferCount > 1U)
 800266e:	f8b4 0046 	ldrh.w	r0, [r4, #70]	; 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002672:	6c21      	ldr	r1, [r4, #64]	; 0x40
        if (hspi->RxXferCount > 1U)
 8002674:	b280      	uxth	r0, r0
 8002676:	2801      	cmp	r0, #1
 8002678:	d92e      	bls.n	80026d8 <HAL_SPI_TransmitReceive+0x230>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800267a:	68d0      	ldr	r0, [r2, #12]
 800267c:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002680:	6421      	str	r1, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8002682:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8002686:	3902      	subs	r1, #2
 8002688:	b289      	uxth	r1, r1
 800268a:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800268e:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8002692:	b289      	uxth	r1, r1
 8002694:	2901      	cmp	r1, #1
 8002696:	d803      	bhi.n	80026a0 <HAL_SPI_TransmitReceive+0x1f8>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002698:	6851      	ldr	r1, [r2, #4]
 800269a:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 800269e:	6051      	str	r1, [r2, #4]
        txallowed = 1U;
 80026a0:	461d      	mov	r5, r3
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80026a2:	f7fd ffe3 	bl	800066c <HAL_GetTick>
 80026a6:	eba0 0009 	sub.w	r0, r0, r9
 80026aa:	4540      	cmp	r0, r8
 80026ac:	d320      	bcc.n	80026f0 <HAL_SPI_TransmitReceive+0x248>
 80026ae:	f1b8 3fff 	cmp.w	r8, #4294967295
 80026b2:	d19b      	bne.n	80025ec <HAL_SPI_TransmitReceive+0x144>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80026b4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d1b9      	bne.n	8002630 <HAL_SPI_TransmitReceive+0x188>
 80026bc:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1b4      	bne.n	8002630 <HAL_SPI_TransmitReceive+0x188>
 80026c6:	e754      	b.n	8002572 <HAL_SPI_TransmitReceive+0xca>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 80026cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80026ce:	3301      	adds	r3, #1
 80026d0:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 80026d2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80026d4:	3b01      	subs	r3, #1
 80026d6:	e7be      	b.n	8002656 <HAL_SPI_TransmitReceive+0x1ae>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80026d8:	7b12      	ldrb	r2, [r2, #12]
 80026da:	700a      	strb	r2, [r1, #0]
          hspi->pRxBuffPtr++;
 80026dc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80026de:	3201      	adds	r2, #1
 80026e0:	6422      	str	r2, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 80026e2:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 80026e6:	3a01      	subs	r2, #1
 80026e8:	b292      	uxth	r2, r2
 80026ea:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
 80026ee:	e7d7      	b.n	80026a0 <HAL_SPI_TransmitReceive+0x1f8>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80026f0:	f1b8 0f00 	cmp.w	r8, #0
 80026f4:	d1de      	bne.n	80026b4 <HAL_SPI_TransmitReceive+0x20c>
 80026f6:	e779      	b.n	80025ec <HAL_SPI_TransmitReceive+0x144>
    errorcode = HAL_BUSY;
 80026f8:	2002      	movs	r0, #2
 80026fa:	e778      	b.n	80025ee <HAL_SPI_TransmitReceive+0x146>
  __HAL_LOCK(hspi);
 80026fc:	2002      	movs	r0, #2
 80026fe:	e77c      	b.n	80025fa <HAL_SPI_TransmitReceive+0x152>

08002700 <HAL_SPI_Transmit_DMA>:
{
 8002700:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hspi);
 8002702:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
{
 8002706:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8002708:	2b01      	cmp	r3, #1
 800270a:	d072      	beq.n	80027f2 <HAL_SPI_Transmit_DMA+0xf2>
 800270c:	2301      	movs	r3, #1
 800270e:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  if (hspi->State != HAL_SPI_STATE_READY)
 8002712:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8002716:	2b01      	cmp	r3, #1
 8002718:	b2dd      	uxtb	r5, r3
 800271a:	d168      	bne.n	80027ee <HAL_SPI_Transmit_DMA+0xee>
  if ((pData == NULL) || (Size == 0U))
 800271c:	2900      	cmp	r1, #0
 800271e:	d047      	beq.n	80027b0 <HAL_SPI_Transmit_DMA+0xb0>
 8002720:	2a00      	cmp	r2, #0
 8002722:	d045      	beq.n	80027b0 <HAL_SPI_Transmit_DMA+0xb0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002724:	2303      	movs	r3, #3
  hspi->TxXferSize  = Size;
 8002726:	8782      	strh	r2, [r0, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002728:	6381      	str	r1, [r0, #56]	; 0x38
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800272a:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800272e:	2300      	movs	r3, #0
 8002730:	6603      	str	r3, [r0, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002732:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->TxXferCount = Size;
 8002734:	87c2      	strh	r2, [r0, #62]	; 0x3e
  hspi->RxXferSize  = 0U;
 8002736:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800273a:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
    SPI_1LINE_TX(hspi);
 800273e:	6802      	ldr	r2, [r0, #0]
  hspi->RxISR       = NULL;
 8002740:	e9c0 3313 	strd	r3, r3, [r0, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002744:	6883      	ldr	r3, [r0, #8]
 8002746:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800274a:	d103      	bne.n	8002754 <HAL_SPI_Transmit_DMA+0x54>
    SPI_1LINE_TX(hspi);
 800274c:	6813      	ldr	r3, [r2, #0]
 800274e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002752:	6013      	str	r3, [r2, #0]
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002754:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002756:	4b28      	ldr	r3, [pc, #160]	; (80027f8 <HAL_SPI_Transmit_DMA+0xf8>)
 8002758:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800275a:	4b28      	ldr	r3, [pc, #160]	; (80027fc <HAL_SPI_Transmit_DMA+0xfc>)
 800275c:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800275e:	4b28      	ldr	r3, [pc, #160]	; (8002800 <HAL_SPI_Transmit_DMA+0x100>)
 8002760:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback = NULL;
 8002762:	2300      	movs	r3, #0
 8002764:	6503      	str	r3, [r0, #80]	; 0x50
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002766:	6853      	ldr	r3, [r2, #4]
 8002768:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800276c:	6053      	str	r3, [r2, #4]
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800276e:	68e3      	ldr	r3, [r4, #12]
 8002770:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002774:	d80f      	bhi.n	8002796 <HAL_SPI_Transmit_DMA+0x96>
 8002776:	6983      	ldr	r3, [r0, #24]
 8002778:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800277c:	d10b      	bne.n	8002796 <HAL_SPI_Transmit_DMA+0x96>
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800277e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002780:	f013 0f01 	tst.w	r3, #1
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002784:	6853      	ldr	r3, [r2, #4]
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8002786:	d118      	bne.n	80027ba <HAL_SPI_Transmit_DMA+0xba>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002788:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800278c:	6053      	str	r3, [r2, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800278e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002790:	f3c3 034e 	ubfx	r3, r3, #1, #15
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8002794:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 8002796:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002798:	320c      	adds	r2, #12
 800279a:	b29b      	uxth	r3, r3
 800279c:	f7fe f87a 	bl	8000894 <HAL_DMA_Start_IT>
 80027a0:	b198      	cbz	r0, 80027ca <HAL_SPI_Transmit_DMA+0xca>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80027a2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80027a4:	f043 0310 	orr.w	r3, r3, #16
 80027a8:	6623      	str	r3, [r4, #96]	; 0x60
    hspi->State = HAL_SPI_STATE_READY;
 80027aa:	2301      	movs	r3, #1
 80027ac:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80027b0:	2300      	movs	r3, #0
 80027b2:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 80027b6:	4628      	mov	r0, r5
 80027b8:	bd38      	pop	{r3, r4, r5, pc}
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80027ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027be:	6053      	str	r3, [r2, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80027c0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80027c2:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80027c6:	3301      	adds	r3, #1
 80027c8:	e7e4      	b.n	8002794 <HAL_SPI_Transmit_DMA+0x94>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80027ca:	6823      	ldr	r3, [r4, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	0652      	lsls	r2, r2, #25
 80027d0:	d403      	bmi.n	80027da <HAL_SPI_Transmit_DMA+0xda>
    __HAL_SPI_ENABLE(hspi);
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027d8:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80027da:	685a      	ldr	r2, [r3, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80027dc:	2500      	movs	r5, #0
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80027de:	f042 0220 	orr.w	r2, r2, #32
 80027e2:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	f042 0202 	orr.w	r2, r2, #2
 80027ea:	605a      	str	r2, [r3, #4]
 80027ec:	e7e0      	b.n	80027b0 <HAL_SPI_Transmit_DMA+0xb0>
    errorcode = HAL_BUSY;
 80027ee:	2502      	movs	r5, #2
 80027f0:	e7de      	b.n	80027b0 <HAL_SPI_Transmit_DMA+0xb0>
  __HAL_LOCK(hspi);
 80027f2:	2502      	movs	r5, #2
 80027f4:	e7df      	b.n	80027b6 <HAL_SPI_Transmit_DMA+0xb6>
 80027f6:	bf00      	nop
 80027f8:	08002809 	.word	0x08002809
 80027fc:	08002837 	.word	0x08002837
 8002800:	08002815 	.word	0x08002815

08002804 <HAL_SPI_TxCpltCallback>:
 8002804:	4770      	bx	lr

08002806 <HAL_SPI_TxHalfCpltCallback>:
 8002806:	4770      	bx	lr

08002808 <SPI_DMAHalfTransmitCplt>:
  HAL_SPI_TxHalfCpltCallback(hspi);
 8002808:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800280a:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 800280c:	f7ff fffb 	bl	8002806 <HAL_SPI_TxHalfCpltCallback>
}
 8002810:	bd08      	pop	{r3, pc}

08002812 <HAL_SPI_ErrorCallback>:
 8002812:	4770      	bx	lr

08002814 <SPI_DMAError>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002814:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002816:	6802      	ldr	r2, [r0, #0]
{
 8002818:	b508      	push	{r3, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800281a:	6853      	ldr	r3, [r2, #4]
 800281c:	f023 0303 	bic.w	r3, r3, #3
 8002820:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002822:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002824:	f043 0310 	orr.w	r3, r3, #16
 8002828:	6603      	str	r3, [r0, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800282a:	2301      	movs	r3, #1
 800282c:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  HAL_SPI_ErrorCallback(hspi);
 8002830:	f7ff ffef 	bl	8002812 <HAL_SPI_ErrorCallback>
}
 8002834:	bd08      	pop	{r3, pc}

08002836 <SPI_DMATransmitCplt>:
{
 8002836:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002838:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800283a:	6b84      	ldr	r4, [r0, #56]	; 0x38
  tickstart = HAL_GetTick();
 800283c:	f7fd ff16 	bl	800066c <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8002842:	682b      	ldr	r3, [r5, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	05db      	lsls	r3, r3, #23
 8002848:	d426      	bmi.n	8002898 <SPI_DMATransmitCplt+0x62>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800284a:	6823      	ldr	r3, [r4, #0]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800284c:	4620      	mov	r0, r4
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800284e:	6859      	ldr	r1, [r3, #4]
 8002850:	f021 0120 	bic.w	r1, r1, #32
 8002854:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002856:	6859      	ldr	r1, [r3, #4]
 8002858:	f021 0102 	bic.w	r1, r1, #2
 800285c:	6059      	str	r1, [r3, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800285e:	2164      	movs	r1, #100	; 0x64
 8002860:	f7ff fda8 	bl	80023b4 <SPI_EndRxTxTransaction>
 8002864:	b118      	cbz	r0, 800286e <SPI_DMATransmitCplt+0x38>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002866:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002868:	f043 0320 	orr.w	r3, r3, #32
 800286c:	6623      	str	r3, [r4, #96]	; 0x60
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800286e:	68a3      	ldr	r3, [r4, #8]
 8002870:	b933      	cbnz	r3, 8002880 <SPI_DMATransmitCplt+0x4a>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002872:	9301      	str	r3, [sp, #4]
 8002874:	6823      	ldr	r3, [r4, #0]
 8002876:	68da      	ldr	r2, [r3, #12]
 8002878:	9201      	str	r2, [sp, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	9301      	str	r3, [sp, #4]
 800287e:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8002880:	2300      	movs	r3, #0
 8002882:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8002884:	2301      	movs	r3, #1
 8002886:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800288a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800288c:	b123      	cbz	r3, 8002898 <SPI_DMATransmitCplt+0x62>
      HAL_SPI_ErrorCallback(hspi);
 800288e:	4620      	mov	r0, r4
 8002890:	f7ff ffbf 	bl	8002812 <HAL_SPI_ErrorCallback>
}
 8002894:	b003      	add	sp, #12
 8002896:	bd30      	pop	{r4, r5, pc}
  HAL_SPI_TxCpltCallback(hspi);
 8002898:	4620      	mov	r0, r4
 800289a:	f7ff ffb3 	bl	8002804 <HAL_SPI_TxCpltCallback>
 800289e:	e7f9      	b.n	8002894 <SPI_DMATransmitCplt+0x5e>

080028a0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028a0:	6a03      	ldr	r3, [r0, #32]
 80028a2:	f023 0301 	bic.w	r3, r3, #1
{
 80028a6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028a8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028aa:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028ac:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80028ae:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80028b0:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx |= OC_Config->OCMode;
 80028b4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80028b6:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 80028ba:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80028be:	432c      	orrs	r4, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80028c0:	688d      	ldr	r5, [r1, #8]
 80028c2:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80028c4:	4d0e      	ldr	r5, [pc, #56]	; (8002900 <TIM_OC1_SetConfig+0x60>)
 80028c6:	42a8      	cmp	r0, r5
 80028c8:	d002      	beq.n	80028d0 <TIM_OC1_SetConfig+0x30>
 80028ca:	4e0e      	ldr	r6, [pc, #56]	; (8002904 <TIM_OC1_SetConfig+0x64>)
 80028cc:	42b0      	cmp	r0, r6
 80028ce:	d111      	bne.n	80028f4 <TIM_OC1_SetConfig+0x54>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80028d0:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80028d4:	68ce      	ldr	r6, [r1, #12]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028d6:	42a8      	cmp	r0, r5
    tmpccer |= OC_Config->OCNPolarity;
 80028d8:	ea43 0306 	orr.w	r3, r3, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80028dc:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028e0:	d002      	beq.n	80028e8 <TIM_OC1_SetConfig+0x48>
 80028e2:	4d08      	ldr	r5, [pc, #32]	; (8002904 <TIM_OC1_SetConfig+0x64>)
 80028e4:	42a8      	cmp	r0, r5
 80028e6:	d105      	bne.n	80028f4 <TIM_OC1_SetConfig+0x54>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80028e8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80028ec:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 80028f0:	4335      	orrs	r5, r6
 80028f2:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028f4:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80028f6:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 80028f8:	6184      	str	r4, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80028fa:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028fc:	6203      	str	r3, [r0, #32]
}
 80028fe:	bd70      	pop	{r4, r5, r6, pc}
 8002900:	40010000 	.word	0x40010000
 8002904:	40010400 	.word	0x40010400

08002908 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002908:	6a03      	ldr	r3, [r0, #32]
 800290a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
{
 800290e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002910:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002912:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002914:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002916:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002918:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx |= OC_Config->OCMode;
 800291c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800291e:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8002922:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002926:	432c      	orrs	r4, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002928:	688d      	ldr	r5, [r1, #8]
 800292a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800292e:	4d11      	ldr	r5, [pc, #68]	; (8002974 <TIM_OC3_SetConfig+0x6c>)
 8002930:	42a8      	cmp	r0, r5
 8002932:	d003      	beq.n	800293c <TIM_OC3_SetConfig+0x34>
 8002934:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002938:	42a8      	cmp	r0, r5
 800293a:	d114      	bne.n	8002966 <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800293c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800293e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002942:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002946:	4d0b      	ldr	r5, [pc, #44]	; (8002974 <TIM_OC3_SetConfig+0x6c>)
 8002948:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 800294a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800294e:	d003      	beq.n	8002958 <TIM_OC3_SetConfig+0x50>
 8002950:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002954:	42a8      	cmp	r0, r5
 8002956:	d106      	bne.n	8002966 <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002958:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800295c:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8002960:	4335      	orrs	r5, r6
 8002962:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002966:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002968:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800296a:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800296c:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800296e:	6203      	str	r3, [r0, #32]
}
 8002970:	bd70      	pop	{r4, r5, r6, pc}
 8002972:	bf00      	nop
 8002974:	40010000 	.word	0x40010000

08002978 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002978:	6a03      	ldr	r3, [r0, #32]
 800297a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
{
 800297e:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002980:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002982:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002984:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002986:	69c3      	ldr	r3, [r0, #28]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002988:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800298c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800298e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002992:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002996:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800299a:	688d      	ldr	r5, [r1, #8]
 800299c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029a0:	4d08      	ldr	r5, [pc, #32]	; (80029c4 <TIM_OC4_SetConfig+0x4c>)
 80029a2:	42a8      	cmp	r0, r5
 80029a4:	d003      	beq.n	80029ae <TIM_OC4_SetConfig+0x36>
 80029a6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80029aa:	42a8      	cmp	r0, r5
 80029ac:	d104      	bne.n	80029b8 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80029ae:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80029b2:	694d      	ldr	r5, [r1, #20]
 80029b4:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029b8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80029ba:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80029bc:	684b      	ldr	r3, [r1, #4]
 80029be:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029c0:	6202      	str	r2, [r0, #32]
}
 80029c2:	bd30      	pop	{r4, r5, pc}
 80029c4:	40010000 	.word	0x40010000

080029c8 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80029c8:	6a03      	ldr	r3, [r0, #32]
 80029ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
{
 80029ce:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80029d0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029d2:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029d4:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80029d6:	6d43      	ldr	r3, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80029d8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccmrx |= OC_Config->OCMode;
 80029dc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80029de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 80029e6:	432b      	orrs	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80029e8:	688d      	ldr	r5, [r1, #8]
 80029ea:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029ee:	4d09      	ldr	r5, [pc, #36]	; (8002a14 <TIM_OC5_SetConfig+0x4c>)
 80029f0:	42a8      	cmp	r0, r5
 80029f2:	d003      	beq.n	80029fc <TIM_OC5_SetConfig+0x34>
 80029f4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80029f8:	42a8      	cmp	r0, r5
 80029fa:	d104      	bne.n	8002a06 <TIM_OC5_SetConfig+0x3e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80029fc:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002a00:	694d      	ldr	r5, [r1, #20]
 8002a02:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a06:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002a08:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002a0a:	684b      	ldr	r3, [r1, #4]
 8002a0c:	6583      	str	r3, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a0e:	6202      	str	r2, [r0, #32]
}
 8002a10:	bd30      	pop	{r4, r5, pc}
 8002a12:	bf00      	nop
 8002a14:	40010000 	.word	0x40010000

08002a18 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002a18:	6a03      	ldr	r3, [r0, #32]
 8002a1a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
{
 8002a1e:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002a20:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a22:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a24:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002a26:	6d43      	ldr	r3, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002a28:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a2c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002a2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a36:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002a3a:	688d      	ldr	r5, [r1, #8]
 8002a3c:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a40:	4d08      	ldr	r5, [pc, #32]	; (8002a64 <TIM_OC6_SetConfig+0x4c>)
 8002a42:	42a8      	cmp	r0, r5
 8002a44:	d003      	beq.n	8002a4e <TIM_OC6_SetConfig+0x36>
 8002a46:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a4a:	42a8      	cmp	r0, r5
 8002a4c:	d104      	bne.n	8002a58 <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002a4e:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002a52:	694d      	ldr	r5, [r1, #20]
 8002a54:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a58:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002a5a:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002a5c:	684b      	ldr	r3, [r1, #4]
 8002a5e:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a60:	6202      	str	r2, [r0, #32]
}
 8002a62:	bd30      	pop	{r4, r5, pc}
 8002a64:	40010000 	.word	0x40010000

08002a68 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a68:	4a30      	ldr	r2, [pc, #192]	; (8002b2c <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8002a6a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a6c:	4290      	cmp	r0, r2
 8002a6e:	d012      	beq.n	8002a96 <TIM_Base_SetConfig+0x2e>
 8002a70:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002a74:	d00f      	beq.n	8002a96 <TIM_Base_SetConfig+0x2e>
 8002a76:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002a7a:	4290      	cmp	r0, r2
 8002a7c:	d00b      	beq.n	8002a96 <TIM_Base_SetConfig+0x2e>
 8002a7e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a82:	4290      	cmp	r0, r2
 8002a84:	d007      	beq.n	8002a96 <TIM_Base_SetConfig+0x2e>
 8002a86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a8a:	4290      	cmp	r0, r2
 8002a8c:	d003      	beq.n	8002a96 <TIM_Base_SetConfig+0x2e>
 8002a8e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002a92:	4290      	cmp	r0, r2
 8002a94:	d119      	bne.n	8002aca <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 8002a96:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002a9c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a9e:	4a23      	ldr	r2, [pc, #140]	; (8002b2c <TIM_Base_SetConfig+0xc4>)
 8002aa0:	4290      	cmp	r0, r2
 8002aa2:	d029      	beq.n	8002af8 <TIM_Base_SetConfig+0x90>
 8002aa4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002aa8:	d026      	beq.n	8002af8 <TIM_Base_SetConfig+0x90>
 8002aaa:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002aae:	4290      	cmp	r0, r2
 8002ab0:	d022      	beq.n	8002af8 <TIM_Base_SetConfig+0x90>
 8002ab2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ab6:	4290      	cmp	r0, r2
 8002ab8:	d01e      	beq.n	8002af8 <TIM_Base_SetConfig+0x90>
 8002aba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002abe:	4290      	cmp	r0, r2
 8002ac0:	d01a      	beq.n	8002af8 <TIM_Base_SetConfig+0x90>
 8002ac2:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002ac6:	4290      	cmp	r0, r2
 8002ac8:	d016      	beq.n	8002af8 <TIM_Base_SetConfig+0x90>
 8002aca:	4a19      	ldr	r2, [pc, #100]	; (8002b30 <TIM_Base_SetConfig+0xc8>)
 8002acc:	4290      	cmp	r0, r2
 8002ace:	d013      	beq.n	8002af8 <TIM_Base_SetConfig+0x90>
 8002ad0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ad4:	4290      	cmp	r0, r2
 8002ad6:	d00f      	beq.n	8002af8 <TIM_Base_SetConfig+0x90>
 8002ad8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002adc:	4290      	cmp	r0, r2
 8002ade:	d00b      	beq.n	8002af8 <TIM_Base_SetConfig+0x90>
 8002ae0:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002ae4:	4290      	cmp	r0, r2
 8002ae6:	d007      	beq.n	8002af8 <TIM_Base_SetConfig+0x90>
 8002ae8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002aec:	4290      	cmp	r0, r2
 8002aee:	d003      	beq.n	8002af8 <TIM_Base_SetConfig+0x90>
 8002af0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002af4:	4290      	cmp	r0, r2
 8002af6:	d103      	bne.n	8002b00 <TIM_Base_SetConfig+0x98>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002af8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002afc:	68ca      	ldr	r2, [r1, #12]
 8002afe:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b00:	694a      	ldr	r2, [r1, #20]
 8002b02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b06:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002b08:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b0a:	688b      	ldr	r3, [r1, #8]
 8002b0c:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002b0e:	680b      	ldr	r3, [r1, #0]
 8002b10:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b12:	4b06      	ldr	r3, [pc, #24]	; (8002b2c <TIM_Base_SetConfig+0xc4>)
 8002b14:	4298      	cmp	r0, r3
 8002b16:	d003      	beq.n	8002b20 <TIM_Base_SetConfig+0xb8>
 8002b18:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b1c:	4298      	cmp	r0, r3
 8002b1e:	d101      	bne.n	8002b24 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8002b20:	690b      	ldr	r3, [r1, #16]
 8002b22:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002b24:	2301      	movs	r3, #1
 8002b26:	6143      	str	r3, [r0, #20]
}
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	40010000 	.word	0x40010000
 8002b30:	40014000 	.word	0x40014000

08002b34 <HAL_TIM_PWM_Init>:
{
 8002b34:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002b36:	4604      	mov	r4, r0
 8002b38:	b1a0      	cbz	r0, 8002b64 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002b3a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002b3e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b42:	b91b      	cbnz	r3, 8002b4c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002b44:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002b48:	f001 fcbe 	bl	80044c8 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002b4c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b4e:	6820      	ldr	r0, [r4, #0]
 8002b50:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 8002b52:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b56:	f7ff ff87 	bl	8002a68 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002b5a:	2301      	movs	r3, #1
  return HAL_OK;
 8002b5c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002b5e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8002b62:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002b64:	2001      	movs	r0, #1
 8002b66:	e7fc      	b.n	8002b62 <HAL_TIM_PWM_Init+0x2e>

08002b68 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b68:	6a03      	ldr	r3, [r0, #32]
 8002b6a:	f023 0310 	bic.w	r3, r3, #16
{
 8002b6e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b70:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002b72:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002b74:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002b76:	6984      	ldr	r4, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8002b78:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b7c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b7e:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 8002b82:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b86:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b8a:	688d      	ldr	r5, [r1, #8]
 8002b8c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b90:	4d10      	ldr	r5, [pc, #64]	; (8002bd4 <TIM_OC2_SetConfig+0x6c>)
 8002b92:	42a8      	cmp	r0, r5
 8002b94:	d003      	beq.n	8002b9e <TIM_OC2_SetConfig+0x36>
 8002b96:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002b9a:	42a8      	cmp	r0, r5
 8002b9c:	d114      	bne.n	8002bc8 <TIM_OC2_SetConfig+0x60>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b9e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002ba0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ba4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ba8:	4d0a      	ldr	r5, [pc, #40]	; (8002bd4 <TIM_OC2_SetConfig+0x6c>)
 8002baa:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8002bac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bb0:	d003      	beq.n	8002bba <TIM_OC2_SetConfig+0x52>
 8002bb2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002bb6:	42a8      	cmp	r0, r5
 8002bb8:	d106      	bne.n	8002bc8 <TIM_OC2_SetConfig+0x60>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002bba:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002bbe:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8002bc2:	4335      	orrs	r5, r6
 8002bc4:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8002bc8:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8002bca:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002bcc:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002bce:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002bd0:	6203      	str	r3, [r0, #32]
}
 8002bd2:	bd70      	pop	{r4, r5, r6, pc}
 8002bd4:	40010000 	.word	0x40010000

08002bd8 <HAL_TIM_PWM_ConfigChannel>:
{
 8002bd8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002bda:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002bde:	4604      	mov	r4, r0
 8002be0:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d012      	beq.n	8002c0c <HAL_TIM_PWM_ConfigChannel+0x34>
 8002be6:	2301      	movs	r3, #1
  switch (Channel)
 8002be8:	2a0c      	cmp	r2, #12
  htim->State = HAL_TIM_STATE_BUSY;
 8002bea:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002bee:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8002bf2:	d054      	beq.n	8002c9e <HAL_TIM_PWM_ConfigChannel+0xc6>
 8002bf4:	d80b      	bhi.n	8002c0e <HAL_TIM_PWM_ConfigChannel+0x36>
 8002bf6:	2a04      	cmp	r2, #4
 8002bf8:	d02f      	beq.n	8002c5a <HAL_TIM_PWM_ConfigChannel+0x82>
 8002bfa:	2a08      	cmp	r2, #8
 8002bfc:	d03e      	beq.n	8002c7c <HAL_TIM_PWM_ConfigChannel+0xa4>
 8002bfe:	b1da      	cbz	r2, 8002c38 <HAL_TIM_PWM_ConfigChannel+0x60>
  htim->State = HAL_TIM_STATE_READY;
 8002c00:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002c02:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002c04:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002c08:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002c0c:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8002c0e:	2a10      	cmp	r2, #16
 8002c10:	d056      	beq.n	8002cc0 <HAL_TIM_PWM_ConfigChannel+0xe8>
 8002c12:	2a14      	cmp	r2, #20
 8002c14:	d1f4      	bne.n	8002c00 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002c16:	6820      	ldr	r0, [r4, #0]
 8002c18:	f7ff fefe 	bl	8002a18 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002c1c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002c1e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002c20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002c22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c26:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002c28:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002c2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c2e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002c30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002c32:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002c36:	e052      	b.n	8002cde <HAL_TIM_PWM_ConfigChannel+0x106>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c38:	6820      	ldr	r0, [r4, #0]
 8002c3a:	f7ff fe31 	bl	80028a0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c3e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002c40:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c42:	699a      	ldr	r2, [r3, #24]
 8002c44:	f042 0208 	orr.w	r2, r2, #8
 8002c48:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002c4a:	699a      	ldr	r2, [r3, #24]
 8002c4c:	f022 0204 	bic.w	r2, r2, #4
 8002c50:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002c52:	699a      	ldr	r2, [r3, #24]
 8002c54:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c56:	619a      	str	r2, [r3, #24]
      break;
 8002c58:	e7d2      	b.n	8002c00 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002c5a:	6820      	ldr	r0, [r4, #0]
 8002c5c:	f7ff ff84 	bl	8002b68 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002c60:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c62:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002c64:	699a      	ldr	r2, [r3, #24]
 8002c66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002c6c:	699a      	ldr	r2, [r3, #24]
 8002c6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c74:	699a      	ldr	r2, [r3, #24]
 8002c76:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002c7a:	e7ec      	b.n	8002c56 <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002c7c:	6820      	ldr	r0, [r4, #0]
 8002c7e:	f7ff fe43 	bl	8002908 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c82:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c84:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c86:	69da      	ldr	r2, [r3, #28]
 8002c88:	f042 0208 	orr.w	r2, r2, #8
 8002c8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002c8e:	69da      	ldr	r2, [r3, #28]
 8002c90:	f022 0204 	bic.w	r2, r2, #4
 8002c94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c96:	69da      	ldr	r2, [r3, #28]
 8002c98:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c9a:	61da      	str	r2, [r3, #28]
      break;
 8002c9c:	e7b0      	b.n	8002c00 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c9e:	6820      	ldr	r0, [r4, #0]
 8002ca0:	f7ff fe6a 	bl	8002978 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002ca4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002ca6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002ca8:	69da      	ldr	r2, [r3, #28]
 8002caa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002cb0:	69da      	ldr	r2, [r3, #28]
 8002cb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cb6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002cb8:	69da      	ldr	r2, [r3, #28]
 8002cba:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002cbe:	e7ec      	b.n	8002c9a <HAL_TIM_PWM_ConfigChannel+0xc2>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002cc0:	6820      	ldr	r0, [r4, #0]
 8002cc2:	f7ff fe81 	bl	80029c8 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002cc6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002cc8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002cca:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002ccc:	f042 0208 	orr.w	r2, r2, #8
 8002cd0:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002cd2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002cd4:	f022 0204 	bic.w	r2, r2, #4
 8002cd8:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002cda:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002cdc:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002cde:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002ce0:	e78e      	b.n	8002c00 <HAL_TIM_PWM_ConfigChannel+0x28>
	...

08002ce4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ce4:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ce6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	f04f 0302 	mov.w	r3, #2
 8002cf0:	d01f      	beq.n	8002d32 <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cf2:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002cf4:	4d10      	ldr	r5, [pc, #64]	; (8002d38 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002cf6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002cfa:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8002cfc:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002cfe:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002d00:	d003      	beq.n	8002d0a <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8002d02:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002d06:	42aa      	cmp	r2, r5
 8002d08:	d103      	bne.n	8002d12 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002d0a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002d0e:	684d      	ldr	r5, [r1, #4]
 8002d10:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d12:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d14:	f023 0370 	bic.w	r3, r3, #112	; 0x70

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d18:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002d1a:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d1e:	432b      	orrs	r3, r5
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d20:	4321      	orrs	r1, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d22:	6053      	str	r3, [r2, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d24:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 8002d26:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002d28:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002d32:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002d34:	bd30      	pop	{r4, r5, pc}
 8002d36:	bf00      	nop
 8002d38:	40010000 	.word	0x40010000

08002d3c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002d3c:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d3e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d038      	beq.n	8002db8 <HAL_TIMEx_ConfigBreakDeadTime+0x7c>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002d46:	68cb      	ldr	r3, [r1, #12]
 8002d48:	688a      	ldr	r2, [r1, #8]
 8002d4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002d4e:	4c1b      	ldr	r4, [pc, #108]	; (8002dbc <HAL_TIMEx_ConfigBreakDeadTime+0x80>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002d50:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002d52:	684a      	ldr	r2, [r1, #4]
 8002d54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d58:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002d5a:	680a      	ldr	r2, [r1, #0]
 8002d5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d60:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002d62:	690a      	ldr	r2, [r1, #16]
 8002d64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002d68:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002d6a:	694a      	ldr	r2, [r1, #20]
 8002d6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d70:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002d72:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8002d74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d78:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8002d7a:	698a      	ldr	r2, [r1, #24]
 8002d7c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8002d80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002d84:	6802      	ldr	r2, [r0, #0]
 8002d86:	42a2      	cmp	r2, r4
 8002d88:	d003      	beq.n	8002d92 <HAL_TIMEx_ConfigBreakDeadTime+0x56>
 8002d8a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002d8e:	42a2      	cmp	r2, r4
 8002d90:	d10c      	bne.n	8002dac <HAL_TIMEx_ConfigBreakDeadTime+0x70>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8002d92:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8002d94:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002d98:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002d9c:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002d9e:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002da0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002da4:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002da6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002daa:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002dac:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002dae:	2300      	movs	r3, #0
 8002db0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002db4:	4618      	mov	r0, r3
}
 8002db6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8002db8:	2002      	movs	r0, #2
 8002dba:	e7fc      	b.n	8002db6 <HAL_TIMEx_ConfigBreakDeadTime+0x7a>
 8002dbc:	40010000 	.word	0x40010000

08002dc0 <SwapBytes>:
///////////////////////////////////////////////////////////////////////////////
// Uncategorized:

uint16_t SwapBytes(uint16_t Value)
{
  return (Value >> 8) | ((Value & 0xFF) << 8);
 8002dc0:	ba40      	rev16	r0, r0
}
 8002dc2:	b280      	uxth	r0, r0
 8002dc4:	4770      	bx	lr

08002dc6 <Clamp_uint16>:
///////////////////////////////////////////////////////////////////////////////
// Clamp:

uint16_t Clamp_uint16(uint16_t Value, uint16_t MinValue , uint16_t MaxValue)
{
  if (Value < MinValue)
 8002dc6:	4288      	cmp	r0, r1
 8002dc8:	bf38      	it	cc
 8002dca:	4608      	movcc	r0, r1
    Value = MinValue;
  if (Value > MaxValue)
    Value = MaxValue;
  return Value;
}
 8002dcc:	4290      	cmp	r0, r2
 8002dce:	bf28      	it	cs
 8002dd0:	4610      	movcs	r0, r2
 8002dd2:	4770      	bx	lr

08002dd4 <ILI9341_Write8>:
//
//  return readvalue;
//}

static void ILI9341_Write8(uint8_t Value)
{
 8002dd4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint8_t ReadData;

  if (HAL_SPI_TransmitReceive(phspi, (uint8_t*) &Value, &ReadData, 1, 100) != HAL_OK)
 8002dd6:	2364      	movs	r3, #100	; 0x64
{
 8002dd8:	f88d 000f 	strb.w	r0, [sp, #15]
  if (HAL_SPI_TransmitReceive(phspi, (uint8_t*) &Value, &ReadData, 1, 100) != HAL_OK)
 8002ddc:	4807      	ldr	r0, [pc, #28]	; (8002dfc <ILI9341_Write8+0x28>)
 8002dde:	f10d 0217 	add.w	r2, sp, #23
 8002de2:	9300      	str	r3, [sp, #0]
 8002de4:	f10d 010f 	add.w	r1, sp, #15
 8002de8:	2301      	movs	r3, #1
 8002dea:	6800      	ldr	r0, [r0, #0]
 8002dec:	f7ff fb5c 	bl	80024a8 <HAL_SPI_TransmitReceive>
 8002df0:	b108      	cbz	r0, 8002df6 <ILI9341_Write8+0x22>
    Error_Handler();
 8002df2:	f001 f817 	bl	8003e24 <Error_Handler>
}
 8002df6:	b007      	add	sp, #28
 8002df8:	f85d fb04 	ldr.w	pc, [sp], #4
 8002dfc:	2000048c 	.word	0x2000048c

08002e00 <ILI9341_Write16>:
//  phspi->Init.DataSize = SPI_DATASIZE_8BIT;
//}

static void ILI9341_Write16(uint16_t Value)
// MSB first.
{
 8002e00:	b510      	push	{r4, lr}
 8002e02:	4604      	mov	r4, r0
  ILI9341_Write8(Value >> 8);
 8002e04:	0a00      	lsrs	r0, r0, #8
 8002e06:	f7ff ffe5 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(Value);
 8002e0a:	b2e0      	uxtb	r0, r4
}
 8002e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ILI9341_Write8(Value);
 8002e10:	f7ff bfe0 	b.w	8002dd4 <ILI9341_Write8>

08002e14 <ILI9341_WriteCommand>:
  ILI9341_Write16(Value >> 16);
  ILI9341_Write16(Value);
}

static void ILI9341_WriteCommand(int8_t Value)
{
 8002e14:	b538      	push	{r3, r4, r5, lr}
  ILI9341_DC_Low();
 8002e16:	4d08      	ldr	r5, [pc, #32]	; (8002e38 <ILI9341_WriteCommand+0x24>)
{
 8002e18:	4604      	mov	r4, r0
  ILI9341_DC_Low();
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	2104      	movs	r1, #4
 8002e1e:	4628      	mov	r0, r5
 8002e20:	f7fd ff38 	bl	8000c94 <HAL_GPIO_WritePin>
  ILI9341_Write8(Value);
 8002e24:	b2e0      	uxtb	r0, r4
 8002e26:	f7ff ffd5 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_DC_High();
 8002e2a:	4628      	mov	r0, r5
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	2104      	movs	r1, #4
}
 8002e30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  ILI9341_DC_High();
 8002e34:	f7fd bf2e 	b.w	8000c94 <HAL_GPIO_WritePin>
 8002e38:	40020800 	.word	0x40020800

08002e3c <ILI9341_DrawPixels_MSBFirst_ToDisplay.part.0>:
    ILI9341_DrawPixel_ToBackBuffer(X, Y, Color);
  else
    ILI9341_DrawPixel_ToDisplay(X, Y, Color, UseCS);
}

static void ILI9341_DrawPixels_MSBFirst_ToDisplay(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t *pPixels)
 8002e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e40:	4606      	mov	r6, r0
 8002e42:	460d      	mov	r5, r1
 8002e44:	4614      	mov	r4, r2
// Supplied pixel data must be byte swapped i.e. MSB first.
{
  if ((Width == 0) || (Height == 0))
    return;

  ILI9341_CSX_Low();
 8002e46:	2102      	movs	r1, #2
 8002e48:	2200      	movs	r2, #0
 8002e4a:	4829      	ldr	r0, [pc, #164]	; (8002ef0 <ILI9341_DrawPixels_MSBFirst_ToDisplay.part.0+0xb4>)
static void ILI9341_DrawPixels_MSBFirst_ToDisplay(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t *pPixels)
 8002e4c:	461f      	mov	r7, r3
 8002e4e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  ILI9341_CSX_Low();
 8002e52:	f7fd ff1f 	bl	8000c94 <HAL_GPIO_WritePin>

  ILI9341_WriteCommand(0x2A); // Set start and end columns.
 8002e56:	202a      	movs	r0, #42	; 0x2a
 8002e58:	f7ff ffdc 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write16(X);
 8002e5c:	4630      	mov	r0, r6
 8002e5e:	f7ff ffcf 	bl	8002e00 <ILI9341_Write16>
  ILI9341_Write16(X + Width - 1);
 8002e62:	1e60      	subs	r0, r4, #1
 8002e64:	4430      	add	r0, r6
 8002e66:	b280      	uxth	r0, r0
 8002e68:	f7ff ffca 	bl	8002e00 <ILI9341_Write16>

  ILI9341_WriteCommand(0x2B); // Set start and end pages.
 8002e6c:	202b      	movs	r0, #43	; 0x2b
 8002e6e:	f7ff ffd1 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write16(Y);
 8002e72:	4628      	mov	r0, r5
 8002e74:	f7ff ffc4 	bl	8002e00 <ILI9341_Write16>
  ILI9341_Write16(Y + Height - 1);
 8002e78:	1e78      	subs	r0, r7, #1
 8002e7a:	4428      	add	r0, r5
 8002e7c:	b280      	uxth	r0, r0
 8002e7e:	f7ff ffbf 	bl	8002e00 <ILI9341_Write16>

  ILI9341_WriteCommand(0x2C); // Memory write.
 8002e82:	202c      	movs	r0, #44	; 0x2c
 8002e84:	f7ff ffc6 	bl	8002e14 <ILI9341_WriteCommand>
  uint32_t NumBytes = Width * Height * sizeof(uint16_t);
 8002e88:	fb07 f204 	mul.w	r2, r7, r4
 8002e8c:	0052      	lsls	r2, r2, #1
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002e8e:	f3bf 8f4f 	dsb	sy
      SCB->DCCMVAC = op_addr;
 8002e92:	4818      	ldr	r0, [pc, #96]	; (8002ef4 <ILI9341_DrawPixels_MSBFirst_ToDisplay.part.0+0xb8>)
 8002e94:	eb08 0102 	add.w	r1, r8, r2
    while (op_size > 0) {
 8002e98:	2a00      	cmp	r2, #0
 8002e9a:	eba1 0302 	sub.w	r3, r1, r2
 8002e9e:	dc22      	bgt.n	8002ee6 <ILI9341_DrawPixels_MSBFirst_ToDisplay.part.0+0xaa>
 8002ea0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002ea4:	f3bf 8f6f 	isb	sy
#if __CORTEX_M >= 7
    SCB_CleanDCache_by_Addr((uint32_t *)pPixels, NumBytes);
#endif
  for (int16_t RowIndex = 0; RowIndex < Height; ++RowIndex)
  {
    if (HAL_SPI_Transmit_DMA(phspi, (uint8_t*)pPixels, Width * sizeof(uint16_t)) != HAL_OK)
 8002ea8:	0064      	lsls	r4, r4, #1
  for (int16_t RowIndex = 0; RowIndex < Height; ++RowIndex)
 8002eaa:	2500      	movs	r5, #0
    if (HAL_SPI_Transmit_DMA(phspi, (uint8_t*)pPixels, Width * sizeof(uint16_t)) != HAL_OK)
 8002eac:	4e12      	ldr	r6, [pc, #72]	; (8002ef8 <ILI9341_DrawPixels_MSBFirst_ToDisplay.part.0+0xbc>)
 8002eae:	fa1f f984 	uxth.w	r9, r4
 8002eb2:	464a      	mov	r2, r9
 8002eb4:	4641      	mov	r1, r8
 8002eb6:	6830      	ldr	r0, [r6, #0]
 8002eb8:	f7ff fc22 	bl	8002700 <HAL_SPI_Transmit_DMA>
 8002ebc:	b108      	cbz	r0, 8002ec2 <ILI9341_DrawPixels_MSBFirst_ToDisplay.part.0+0x86>
      Error_Handler();
 8002ebe:	f000 ffb1 	bl	8003e24 <Error_Handler>
    // Alternative:   if (HAL_SPI_Transmit(phspi, (uint8_t*) pPixels, Width * sizeof(uint16_t)), 1000) != HAL_OK)
    pPixels += Width;
    do {} while (phspi->hdmatx->State == HAL_DMA_STATE_BUSY);
 8002ec2:	6833      	ldr	r3, [r6, #0]
    pPixels += Width;
 8002ec4:	44a0      	add	r8, r4
    do {} while (phspi->hdmatx->State == HAL_DMA_STATE_BUSY);
 8002ec6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002ec8:	f892 3035 	ldrb.w	r3, [r2, #53]	; 0x35
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d0fb      	beq.n	8002ec8 <ILI9341_DrawPixels_MSBFirst_ToDisplay.part.0+0x8c>
  for (int16_t RowIndex = 0; RowIndex < Height; ++RowIndex)
 8002ed0:	3501      	adds	r5, #1
 8002ed2:	b22d      	sxth	r5, r5
 8002ed4:	42af      	cmp	r7, r5
 8002ed6:	dcec      	bgt.n	8002eb2 <ILI9341_DrawPixels_MSBFirst_ToDisplay.part.0+0x76>
  }

  ILI9341_CSX_High();
 8002ed8:	2201      	movs	r2, #1
 8002eda:	2102      	movs	r1, #2
 8002edc:	4804      	ldr	r0, [pc, #16]	; (8002ef0 <ILI9341_DrawPixels_MSBFirst_ToDisplay.part.0+0xb4>)
}
 8002ede:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ILI9341_CSX_High();
 8002ee2:	f7fd bed7 	b.w	8000c94 <HAL_GPIO_WritePin>
      op_size -=           linesize;
 8002ee6:	3a20      	subs	r2, #32
      SCB->DCCMVAC = op_addr;
 8002ee8:	f8c0 3268 	str.w	r3, [r0, #616]	; 0x268
      op_size -=           linesize;
 8002eec:	e7d4      	b.n	8002e98 <ILI9341_DrawPixels_MSBFirst_ToDisplay.part.0+0x5c>
 8002eee:	bf00      	nop
 8002ef0:	40020800 	.word	0x40020800
 8002ef4:	e000ed00 	.word	0xe000ed00
 8002ef8:	2000048c 	.word	0x2000048c

08002efc <ILI9341_SetDefaultState>:
  TextColor = TextColor_Default;
 8002efc:	4b05      	ldr	r3, [pc, #20]	; (8002f14 <ILI9341_SetDefaultState+0x18>)
 8002efe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f02:	801a      	strh	r2, [r3, #0]
  TextBackgroundColor = TextBackgroundColor_Default;
 8002f04:	2200      	movs	r2, #0
 8002f06:	4b04      	ldr	r3, [pc, #16]	; (8002f18 <ILI9341_SetDefaultState+0x1c>)
 8002f08:	801a      	strh	r2, [r3, #0]
  TextDrawMode = TextDrawMode_Default;
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	4b03      	ldr	r3, [pc, #12]	; (8002f1c <ILI9341_SetDefaultState+0x20>)
 8002f0e:	701a      	strb	r2, [r3, #0]
}
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	20000008 	.word	0x20000008
 8002f18:	20000480 	.word	0x20000480
 8002f1c:	2000000a 	.word	0x2000000a

08002f20 <ILI9341_Initialize>:
{
 8002f20:	b508      	push	{r3, lr}
  phspi = i_phspi;
 8002f22:	4ba4      	ldr	r3, [pc, #656]	; (80031b4 <ILI9341_Initialize+0x294>)
  UseBackBuffer = i_UseBackBuffer;
 8002f24:	b2c9      	uxtb	r1, r1
  phspi = i_phspi;
 8002f26:	6018      	str	r0, [r3, #0]
  UseBackBuffer = i_UseBackBuffer;
 8002f28:	4ba3      	ldr	r3, [pc, #652]	; (80031b8 <ILI9341_Initialize+0x298>)
 8002f2a:	7019      	strb	r1, [r3, #0]
  if (UseBackBuffer)
 8002f2c:	b149      	cbz	r1, 8002f42 <ILI9341_Initialize+0x22>
    pBackBuffer = calloc(1, ILI9341_Width * ILI9341_Height * sizeof(uint16_t));
 8002f2e:	f44f 3116 	mov.w	r1, #153600	; 0x25800
 8002f32:	2001      	movs	r0, #1
 8002f34:	f001 fbb6 	bl	80046a4 <calloc>
 8002f38:	4ba0      	ldr	r3, [pc, #640]	; (80031bc <ILI9341_Initialize+0x29c>)
 8002f3a:	6018      	str	r0, [r3, #0]
    if (!pBackBuffer)
 8002f3c:	b908      	cbnz	r0, 8002f42 <ILI9341_Initialize+0x22>
      Error_Handler();
 8002f3e:	f000 ff71 	bl	8003e24 <Error_Handler>
  ILI9341_SetDefaultState();
 8002f42:	f7ff ffdb 	bl	8002efc <ILI9341_SetDefaultState>
  HAL_GPIO_WritePin(ILI9341_RESX_GPIO_Port, ILI9341_RESX_Pin, GPIO_PIN_RESET);
 8002f46:	2101      	movs	r1, #1
 8002f48:	2200      	movs	r2, #0
 8002f4a:	489d      	ldr	r0, [pc, #628]	; (80031c0 <ILI9341_Initialize+0x2a0>)
 8002f4c:	f7fd fea2 	bl	8000c94 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002f50:	2001      	movs	r0, #1
 8002f52:	f7fd fb91 	bl	8000678 <HAL_Delay>
  HAL_GPIO_WritePin(ILI9341_RESX_GPIO_Port, ILI9341_RESX_Pin, GPIO_PIN_SET);
 8002f56:	2201      	movs	r2, #1
 8002f58:	4899      	ldr	r0, [pc, #612]	; (80031c0 <ILI9341_Initialize+0x2a0>)
 8002f5a:	4611      	mov	r1, r2
 8002f5c:	f7fd fe9a 	bl	8000c94 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8002f60:	2005      	movs	r0, #5
 8002f62:	f7fd fb89 	bl	8000678 <HAL_Delay>
  ILI9341_CSX_Low();
 8002f66:	2200      	movs	r2, #0
 8002f68:	2102      	movs	r1, #2
 8002f6a:	4895      	ldr	r0, [pc, #596]	; (80031c0 <ILI9341_Initialize+0x2a0>)
 8002f6c:	f7fd fe92 	bl	8000c94 <HAL_GPIO_WritePin>
  ILI9341_WriteCommand(0xEF);
 8002f70:	f06f 0010 	mvn.w	r0, #16
 8002f74:	f7ff ff4e 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x03);
 8002f78:	2003      	movs	r0, #3
 8002f7a:	f7ff ff2b 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x80);
 8002f7e:	2080      	movs	r0, #128	; 0x80
 8002f80:	f7ff ff28 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x02);
 8002f84:	2002      	movs	r0, #2
 8002f86:	f7ff ff25 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(LCD_POWERB);
 8002f8a:	f06f 0030 	mvn.w	r0, #48	; 0x30
 8002f8e:	f7ff ff41 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x00);
 8002f92:	2000      	movs	r0, #0
 8002f94:	f7ff ff1e 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0XC1);
 8002f98:	20c1      	movs	r0, #193	; 0xc1
 8002f9a:	f7ff ff1b 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0X30);
 8002f9e:	2030      	movs	r0, #48	; 0x30
 8002fa0:	f7ff ff18 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(LCD_POWER_SEQ);
 8002fa4:	f06f 0012 	mvn.w	r0, #18
 8002fa8:	f7ff ff34 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x64);
 8002fac:	2064      	movs	r0, #100	; 0x64
 8002fae:	f7ff ff11 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x03);
 8002fb2:	2003      	movs	r0, #3
 8002fb4:	f7ff ff0e 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0X12);
 8002fb8:	2012      	movs	r0, #18
 8002fba:	f7ff ff0b 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0X81);
 8002fbe:	2081      	movs	r0, #129	; 0x81
 8002fc0:	f7ff ff08 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(LCD_DTCA);
 8002fc4:	f06f 0017 	mvn.w	r0, #23
 8002fc8:	f7ff ff24 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x85);
 8002fcc:	2085      	movs	r0, #133	; 0x85
 8002fce:	f7ff ff01 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x00);
 8002fd2:	2000      	movs	r0, #0
 8002fd4:	f7ff fefe 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x78);
 8002fd8:	2078      	movs	r0, #120	; 0x78
 8002fda:	f7ff fefb 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(LCD_POWERA);
 8002fde:	f06f 0034 	mvn.w	r0, #52	; 0x34
 8002fe2:	f7ff ff17 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x39);
 8002fe6:	2039      	movs	r0, #57	; 0x39
 8002fe8:	f7ff fef4 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x2C);
 8002fec:	202c      	movs	r0, #44	; 0x2c
 8002fee:	f7ff fef1 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x00);
 8002ff2:	2000      	movs	r0, #0
 8002ff4:	f7ff feee 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x34);
 8002ff8:	2034      	movs	r0, #52	; 0x34
 8002ffa:	f7ff feeb 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x02);
 8002ffe:	2002      	movs	r0, #2
 8003000:	f7ff fee8 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(LCD_PRC);
 8003004:	f06f 0008 	mvn.w	r0, #8
 8003008:	f7ff ff04 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x20);
 800300c:	2020      	movs	r0, #32
 800300e:	f7ff fee1 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(LCD_DTCB);
 8003012:	f06f 0015 	mvn.w	r0, #21
 8003016:	f7ff fefd 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x00);
 800301a:	2000      	movs	r0, #0
 800301c:	f7ff feda 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x00);
 8003020:	2000      	movs	r0, #0
 8003022:	f7ff fed7 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(ILI9341_PWCTR1); // Power control
 8003026:	f06f 003f 	mvn.w	r0, #63	; 0x3f
 800302a:	f7ff fef3 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x23); // VRH=[5:0]
 800302e:	2023      	movs	r0, #35	; 0x23
 8003030:	f7ff fed0 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(ILI9341_PWCTR2); // Power control
 8003034:	f06f 003e 	mvn.w	r0, #62	; 0x3e
 8003038:	f7ff feec 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x10); // BT=[3:0]
 800303c:	2010      	movs	r0, #16
 800303e:	f7ff fec9 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(ILI9341_VMCTR1); // VCOM control
 8003042:	f06f 003a 	mvn.w	r0, #58	; 0x3a
 8003046:	f7ff fee5 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x3e); // VMH=[6:0]
 800304a:	203e      	movs	r0, #62	; 0x3e
 800304c:	f7ff fec2 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x28); // VML=[6:0]
 8003050:	2028      	movs	r0, #40	; 0x28
 8003052:	f7ff febf 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(ILI9341_VMCTR2); // VCOM control 2
 8003056:	f06f 0038 	mvn.w	r0, #56	; 0x38
 800305a:	f7ff fedb 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x86); // VMF=[6:0]
 800305e:	2086      	movs	r0, #134	; 0x86
 8003060:	f7ff feb8 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(ILI9341_MADCTL); // Memory Access Control
 8003064:	2036      	movs	r0, #54	; 0x36
 8003066:	f7ff fed5 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x48);
 800306a:	2048      	movs	r0, #72	; 0x48
 800306c:	f7ff feb2 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(ILI9341_VSCRSADD); // Vertical scroll
 8003070:	2037      	movs	r0, #55	; 0x37
 8003072:	f7ff fecf 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write16(0); // Zero
 8003076:	2000      	movs	r0, #0
 8003078:	f7ff fec2 	bl	8002e00 <ILI9341_Write16>
  ILI9341_WriteCommand(ILI9341_PIXFMT);
 800307c:	203a      	movs	r0, #58	; 0x3a
 800307e:	f7ff fec9 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x55); // DPI=[6:4] DBI=[2:0]
 8003082:	2055      	movs	r0, #85	; 0x55
 8003084:	f7ff fea6 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(ILI9341_FRMCTR1);
 8003088:	f06f 004e 	mvn.w	r0, #78	; 0x4e
 800308c:	f7ff fec2 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x00);
 8003090:	2000      	movs	r0, #0
 8003092:	f7ff fe9f 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x18);
 8003096:	2018      	movs	r0, #24
 8003098:	f7ff fe9c 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(ILI9341_DFUNCTR); // Display Function Control
 800309c:	f06f 0049 	mvn.w	r0, #73	; 0x49
 80030a0:	f7ff feb8 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x08);
 80030a4:	2008      	movs	r0, #8
 80030a6:	f7ff fe95 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x82);
 80030aa:	2082      	movs	r0, #130	; 0x82
 80030ac:	f7ff fe92 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x27);
 80030b0:	2027      	movs	r0, #39	; 0x27
 80030b2:	f7ff fe8f 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(0xF2); // 3Gamma
 80030b6:	f06f 000d 	mvn.w	r0, #13
 80030ba:	f7ff feab 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x00); // Disable
 80030be:	2000      	movs	r0, #0
 80030c0:	f7ff fe88 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(ILI9341_GAMMASET); // Gamma curve selected
 80030c4:	2026      	movs	r0, #38	; 0x26
 80030c6:	f7ff fea5 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x01);
 80030ca:	2001      	movs	r0, #1
 80030cc:	f7ff fe82 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(ILI9341_GMCTRP1); // Set Gamma
 80030d0:	f06f 001f 	mvn.w	r0, #31
 80030d4:	f7ff fe9e 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x0F);
 80030d8:	200f      	movs	r0, #15
 80030da:	f7ff fe7b 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x31);
 80030de:	2031      	movs	r0, #49	; 0x31
 80030e0:	f7ff fe78 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x2B);
 80030e4:	202b      	movs	r0, #43	; 0x2b
 80030e6:	f7ff fe75 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x0C);
 80030ea:	200c      	movs	r0, #12
 80030ec:	f7ff fe72 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x0E);
 80030f0:	200e      	movs	r0, #14
 80030f2:	f7ff fe6f 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x08);
 80030f6:	2008      	movs	r0, #8
 80030f8:	f7ff fe6c 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x4E);
 80030fc:	204e      	movs	r0, #78	; 0x4e
 80030fe:	f7ff fe69 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0xF1);
 8003102:	20f1      	movs	r0, #241	; 0xf1
 8003104:	f7ff fe66 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x37);
 8003108:	2037      	movs	r0, #55	; 0x37
 800310a:	f7ff fe63 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x07);
 800310e:	2007      	movs	r0, #7
 8003110:	f7ff fe60 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x10);
 8003114:	2010      	movs	r0, #16
 8003116:	f7ff fe5d 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x03);
 800311a:	2003      	movs	r0, #3
 800311c:	f7ff fe5a 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x0E);
 8003120:	200e      	movs	r0, #14
 8003122:	f7ff fe57 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x09);
 8003126:	2009      	movs	r0, #9
 8003128:	f7ff fe54 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x00);
 800312c:	2000      	movs	r0, #0
 800312e:	f7ff fe51 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(ILI9341_GMCTRN1); // Set Gamma
 8003132:	f06f 001e 	mvn.w	r0, #30
 8003136:	f7ff fe6d 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write8(0x00);
 800313a:	2000      	movs	r0, #0
 800313c:	f7ff fe4a 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x0E);
 8003140:	200e      	movs	r0, #14
 8003142:	f7ff fe47 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x14);
 8003146:	2014      	movs	r0, #20
 8003148:	f7ff fe44 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x03);
 800314c:	2003      	movs	r0, #3
 800314e:	f7ff fe41 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x11);
 8003152:	2011      	movs	r0, #17
 8003154:	f7ff fe3e 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x07);
 8003158:	2007      	movs	r0, #7
 800315a:	f7ff fe3b 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x31);
 800315e:	2031      	movs	r0, #49	; 0x31
 8003160:	f7ff fe38 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0xC1);
 8003164:	20c1      	movs	r0, #193	; 0xc1
 8003166:	f7ff fe35 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x48);
 800316a:	2048      	movs	r0, #72	; 0x48
 800316c:	f7ff fe32 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x08);
 8003170:	2008      	movs	r0, #8
 8003172:	f7ff fe2f 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x0F);
 8003176:	200f      	movs	r0, #15
 8003178:	f7ff fe2c 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x0C);
 800317c:	200c      	movs	r0, #12
 800317e:	f7ff fe29 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x31);
 8003182:	2031      	movs	r0, #49	; 0x31
 8003184:	f7ff fe26 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x36);
 8003188:	2036      	movs	r0, #54	; 0x36
 800318a:	f7ff fe23 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_Write8(0x0F);
 800318e:	200f      	movs	r0, #15
 8003190:	f7ff fe20 	bl	8002dd4 <ILI9341_Write8>
  ILI9341_WriteCommand(ILI9341_SLPOUT); // Exit sleep
 8003194:	2011      	movs	r0, #17
 8003196:	f7ff fe3d 	bl	8002e14 <ILI9341_WriteCommand>
  HAL_Delay(120);
 800319a:	2078      	movs	r0, #120	; 0x78
 800319c:	f7fd fa6c 	bl	8000678 <HAL_Delay>
  ILI9341_WriteCommand(ILI9341_DISPON); // Display on
 80031a0:	2029      	movs	r0, #41	; 0x29
 80031a2:	f7ff fe37 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_CSX_High();
 80031a6:	2201      	movs	r2, #1
 80031a8:	2102      	movs	r1, #2
 80031aa:	4805      	ldr	r0, [pc, #20]	; (80031c0 <ILI9341_Initialize+0x2a0>)
}
 80031ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  ILI9341_CSX_High();
 80031b0:	f7fd bd70 	b.w	8000c94 <HAL_GPIO_WritePin>
 80031b4:	2000048c 	.word	0x2000048c
 80031b8:	20000482 	.word	0x20000482
 80031bc:	20000484 	.word	0x20000484
 80031c0:	40020800 	.word	0x40020800

080031c4 <ILI9341_SetAddrWindow>:
{
 80031c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031c8:	f99d 8018 	ldrsb.w	r8, [sp, #24]
 80031cc:	4606      	mov	r6, r0
 80031ce:	460c      	mov	r4, r1
 80031d0:	4617      	mov	r7, r2
 80031d2:	461d      	mov	r5, r3
  if (UseCS)
 80031d4:	f1b8 0f00 	cmp.w	r8, #0
 80031d8:	d004      	beq.n	80031e4 <ILI9341_SetAddrWindow+0x20>
    ILI9341_CSX_Low();
 80031da:	2200      	movs	r2, #0
 80031dc:	2102      	movs	r1, #2
 80031de:	4816      	ldr	r0, [pc, #88]	; (8003238 <ILI9341_SetAddrWindow+0x74>)
 80031e0:	f7fd fd58 	bl	8000c94 <HAL_GPIO_WritePin>
  uint32_t xa = ((uint32_t) X << 16) | (X + Width - 1);
 80031e4:	4437      	add	r7, r6
  uint32_t ya = ((uint32_t) Y << 16) | (Y + Height - 1);
 80031e6:	4425      	add	r5, r4
  ILI9341_WriteCommand(ILI9341_CASET); // Column addr set
 80031e8:	202a      	movs	r0, #42	; 0x2a
  uint32_t xa = ((uint32_t) X << 16) | (X + Width - 1);
 80031ea:	3f01      	subs	r7, #1
  uint32_t ya = ((uint32_t) Y << 16) | (Y + Height - 1);
 80031ec:	3d01      	subs	r5, #1
  ILI9341_WriteCommand(ILI9341_CASET); // Column addr set
 80031ee:	f7ff fe11 	bl	8002e14 <ILI9341_WriteCommand>
  uint32_t xa = ((uint32_t) X << 16) | (X + Width - 1);
 80031f2:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  uint32_t ya = ((uint32_t) Y << 16) | (Y + Height - 1);
 80031f6:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
  ILI9341_Write16(Value >> 16);
 80031fa:	0c30      	lsrs	r0, r6, #16
 80031fc:	f7ff fe00 	bl	8002e00 <ILI9341_Write16>
  ILI9341_Write16(Value);
 8003200:	b2b0      	uxth	r0, r6
 8003202:	f7ff fdfd 	bl	8002e00 <ILI9341_Write16>
  ILI9341_WriteCommand(ILI9341_PASET); // Row addr set
 8003206:	202b      	movs	r0, #43	; 0x2b
 8003208:	f7ff fe04 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write16(Value >> 16);
 800320c:	0c20      	lsrs	r0, r4, #16
 800320e:	f7ff fdf7 	bl	8002e00 <ILI9341_Write16>
  ILI9341_Write16(Value);
 8003212:	b2a0      	uxth	r0, r4
 8003214:	f7ff fdf4 	bl	8002e00 <ILI9341_Write16>
  ILI9341_WriteCommand(ILI9341_RAMWR); // Write to RAM
 8003218:	202c      	movs	r0, #44	; 0x2c
 800321a:	f7ff fdfb 	bl	8002e14 <ILI9341_WriteCommand>
  if (UseCS)
 800321e:	f1b8 0f00 	cmp.w	r8, #0
 8003222:	d006      	beq.n	8003232 <ILI9341_SetAddrWindow+0x6e>
    ILI9341_CSX_High();
 8003224:	2201      	movs	r2, #1
 8003226:	2102      	movs	r1, #2
 8003228:	4803      	ldr	r0, [pc, #12]	; (8003238 <ILI9341_SetAddrWindow+0x74>)
}
 800322a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    ILI9341_CSX_High();
 800322e:	f7fd bd31 	b.w	8000c94 <HAL_GPIO_WritePin>
}
 8003232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003236:	bf00      	nop
 8003238:	40020800 	.word	0x40020800

0800323c <ILI9341_DrawPixel>:
{
 800323c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800323e:	461d      	mov	r5, r3
  if (UseBackBuffer)
 8003240:	4b19      	ldr	r3, [pc, #100]	; (80032a8 <ILI9341_DrawPixel+0x6c>)
{
 8003242:	4616      	mov	r6, r2
 8003244:	460c      	mov	r4, r1
  if (UseBackBuffer)
 8003246:	781a      	ldrb	r2, [r3, #0]
  if ((X < 0) || (X >= ILI9341_Width) || (Y < 0) || (Y >= ILI9341_Height))
 8003248:	b287      	uxth	r7, r0
  if (UseBackBuffer)
 800324a:	b172      	cbz	r2, 800326a <ILI9341_DrawPixel+0x2e>
  if ((X < 0) || (X >= ILI9341_Width) || (Y < 0) || (Y >= ILI9341_Height))
 800324c:	2fef      	cmp	r7, #239	; 0xef
 800324e:	d80a      	bhi.n	8003266 <ILI9341_DrawPixel+0x2a>
 8003250:	b28b      	uxth	r3, r1
 8003252:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8003256:	d206      	bcs.n	8003266 <ILI9341_DrawPixel+0x2a>
  pBackBuffer[X + Y * ILI9341_Width] = Color;
 8003258:	21f0      	movs	r1, #240	; 0xf0
 800325a:	4b14      	ldr	r3, [pc, #80]	; (80032ac <ILI9341_DrawPixel+0x70>)
 800325c:	fb14 0001 	smlabb	r0, r4, r1, r0
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f823 6010 	strh.w	r6, [r3, r0, lsl #1]
}
 8003266:	b003      	add	sp, #12
 8003268:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (UseCS)
 800326a:	b11d      	cbz	r5, 8003274 <ILI9341_DrawPixel+0x38>
    ILI9341_CSX_Low();
 800326c:	2102      	movs	r1, #2
 800326e:	4810      	ldr	r0, [pc, #64]	; (80032b0 <ILI9341_DrawPixel+0x74>)
 8003270:	f7fd fd10 	bl	8000c94 <HAL_GPIO_WritePin>
  if ((X < 0) || (X >= ILI9341_Width) || (Y < 0) || (Y >= ILI9341_Height))
 8003274:	2fef      	cmp	r7, #239	; 0xef
 8003276:	d8f6      	bhi.n	8003266 <ILI9341_DrawPixel+0x2a>
 8003278:	b2a1      	uxth	r1, r4
 800327a:	f5b1 7fa0 	cmp.w	r1, #320	; 0x140
 800327e:	d2f2      	bcs.n	8003266 <ILI9341_DrawPixel+0x2a>
  ILI9341_SetAddrWindow(X, Y, 1, 1, 0);
 8003280:	2301      	movs	r3, #1
 8003282:	2400      	movs	r4, #0
 8003284:	4638      	mov	r0, r7
 8003286:	461a      	mov	r2, r3
 8003288:	9400      	str	r4, [sp, #0]
 800328a:	f7ff ff9b 	bl	80031c4 <ILI9341_SetAddrWindow>
  ILI9341_Write16(Color);
 800328e:	4630      	mov	r0, r6
 8003290:	f7ff fdb6 	bl	8002e00 <ILI9341_Write16>
  if (UseCS)
 8003294:	2d00      	cmp	r5, #0
 8003296:	d0e6      	beq.n	8003266 <ILI9341_DrawPixel+0x2a>
    ILI9341_CSX_Low();
 8003298:	4622      	mov	r2, r4
 800329a:	2102      	movs	r1, #2
 800329c:	4804      	ldr	r0, [pc, #16]	; (80032b0 <ILI9341_DrawPixel+0x74>)
}
 800329e:	b003      	add	sp, #12
 80032a0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    ILI9341_CSX_Low();
 80032a4:	f7fd bcf6 	b.w	8000c94 <HAL_GPIO_WritePin>
 80032a8:	20000482 	.word	0x20000482
 80032ac:	20000484 	.word	0x20000484
 80032b0:	40020800 	.word	0x40020800

080032b4 <ILI9341_DrawPixels_MSBFirst>:
  }
}

void ILI9341_DrawPixels_MSBFirst(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t *pPixels)
// Supplied pixel data must be byte swapped i.e. MSB first.
{
 80032b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (UseBackBuffer)
 80032b8:	4d26      	ldr	r5, [pc, #152]	; (8003354 <ILI9341_DrawPixels_MSBFirst+0xa0>)
{
 80032ba:	4680      	mov	r8, r0
 80032bc:	460e      	mov	r6, r1
 80032be:	4617      	mov	r7, r2
  if (UseBackBuffer)
 80032c0:	782d      	ldrb	r5, [r5, #0]
{
 80032c2:	461c      	mov	r4, r3
 80032c4:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
  if (UseBackBuffer)
 80032c8:	b3c5      	cbz	r5, 800333c <ILI9341_DrawPixels_MSBFirst+0x88>
  if ((i_Width == 0) || (i_Height == 0))
 80032ca:	b18a      	cbz	r2, 80032f0 <ILI9341_DrawPixels_MSBFirst+0x3c>
 80032cc:	b183      	cbz	r3, 80032f0 <ILI9341_DrawPixels_MSBFirst+0x3c>
  for (uint32_t Y = Clamp_uint16(i_Y, 0 , ILI9341_Height); Y < Clamp_uint16(i_Y + i_Height, 0 , ILI9341_Height); ++Y)
 80032ce:	4434      	add	r4, r6
 80032d0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80032d4:	2100      	movs	r1, #0
 80032d6:	4630      	mov	r0, r6
 80032d8:	f7ff fd75 	bl	8002dc6 <Clamp_uint16>
 80032dc:	4605      	mov	r5, r0
 80032de:	b2a4      	uxth	r4, r4
 80032e0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80032e4:	2100      	movs	r1, #0
 80032e6:	4620      	mov	r0, r4
 80032e8:	f7ff fd6d 	bl	8002dc6 <Clamp_uint16>
 80032ec:	4285      	cmp	r5, r0
 80032ee:	d302      	bcc.n	80032f6 <ILI9341_DrawPixels_MSBFirst+0x42>
    ILI9341_DrawPixels_MSBFirst_ToBackBuffer(X, Y, Width, Height, pPixels);
  else
    ILI9341_DrawPixels_MSBFirst_ToDisplay(X, Y, Width, Height, pPixels);
}
 80032f0:	b003      	add	sp, #12
 80032f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pLine = &pBackBuffer[Y * ILI9341_Width];
 80032f6:	4b18      	ldr	r3, [pc, #96]	; (8003358 <ILI9341_DrawPixels_MSBFirst+0xa4>)
    for (uint32_t X = Clamp_uint16(i_X, 0, ILI9341_Width); X < Clamp_uint16(i_X + i_Width, 0, ILI9341_Width); ++X)
 80032f8:	22f0      	movs	r2, #240	; 0xf0
 80032fa:	2100      	movs	r1, #0
 80032fc:	4640      	mov	r0, r8
    pLine = &pBackBuffer[Y * ILI9341_Width];
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f44f 7af0 	mov.w	sl, #480	; 0x1e0
 8003304:	9301      	str	r3, [sp, #4]
    for (uint32_t X = Clamp_uint16(i_X, 0, ILI9341_Width); X < Clamp_uint16(i_X + i_Width, 0, ILI9341_Width); ++X)
 8003306:	f7ff fd5e 	bl	8002dc6 <Clamp_uint16>
 800330a:	eb08 0307 	add.w	r3, r8, r7
 800330e:	fb0a fa05 	mul.w	sl, sl, r5
 8003312:	4606      	mov	r6, r0
 8003314:	fa1f fb83 	uxth.w	fp, r3
 8003318:	22f0      	movs	r2, #240	; 0xf0
 800331a:	2100      	movs	r1, #0
 800331c:	4658      	mov	r0, fp
 800331e:	f7ff fd52 	bl	8002dc6 <Clamp_uint16>
 8003322:	4286      	cmp	r6, r0
 8003324:	d301      	bcc.n	800332a <ILI9341_DrawPixels_MSBFirst+0x76>
  for (uint32_t Y = Clamp_uint16(i_Y, 0 , ILI9341_Height); Y < Clamp_uint16(i_Y + i_Height, 0 , ILI9341_Height); ++Y)
 8003326:	3501      	adds	r5, #1
 8003328:	e7da      	b.n	80032e0 <ILI9341_DrawPixels_MSBFirst+0x2c>
      pLine[X] = *pPixel++;
 800332a:	9b01      	ldr	r3, [sp, #4]
 800332c:	f839 1b02 	ldrh.w	r1, [r9], #2
 8003330:	eb03 020a 	add.w	r2, r3, sl
 8003334:	f822 1016 	strh.w	r1, [r2, r6, lsl #1]
    for (uint32_t X = Clamp_uint16(i_X, 0, ILI9341_Width); X < Clamp_uint16(i_X + i_Width, 0, ILI9341_Width); ++X)
 8003338:	3601      	adds	r6, #1
 800333a:	e7ed      	b.n	8003318 <ILI9341_DrawPixels_MSBFirst+0x64>
  if ((Width == 0) || (Height == 0))
 800333c:	2a00      	cmp	r2, #0
 800333e:	d0d7      	beq.n	80032f0 <ILI9341_DrawPixels_MSBFirst+0x3c>
 8003340:	2b00      	cmp	r3, #0
 8003342:	d0d5      	beq.n	80032f0 <ILI9341_DrawPixels_MSBFirst+0x3c>
 8003344:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
}
 8003348:	b003      	add	sp, #12
 800334a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800334e:	f7ff bd75 	b.w	8002e3c <ILI9341_DrawPixels_MSBFirst_ToDisplay.part.0>
 8003352:	bf00      	nop
 8003354:	20000482 	.word	0x20000482
 8003358:	20000484 	.word	0x20000484

0800335c <ILI9341_DrawBar_ToBackBuffer>:

  ILI9341_CSX_High();
}

void ILI9341_DrawBar_ToBackBuffer(uint16_t i_X, uint16_t i_Y, uint16_t i_Width, uint16_t i_Height, uint16_t i_Color)
{
 800335c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003360:	460e      	mov	r6, r1
 8003362:	461c      	mov	r4, r3
 8003364:	4607      	mov	r7, r0
  uint16_t *pLine;
  uint16_t Color_MSBFirst;

  Color_MSBFirst = SwapBytes(i_Color);
 8003366:	f8bd 0030 	ldrh.w	r0, [sp, #48]	; 0x30

  for (uint32_t Y = Clamp_uint16(i_Y, 0 , ILI9341_Height); Y < Clamp_uint16(i_Y + i_Height, 0 , ILI9341_Height); ++Y)
 800336a:	4434      	add	r4, r6
{
 800336c:	4690      	mov	r8, r2
  Color_MSBFirst = SwapBytes(i_Color);
 800336e:	f7ff fd27 	bl	8002dc0 <SwapBytes>
  for (uint32_t Y = Clamp_uint16(i_Y, 0 , ILI9341_Height); Y < Clamp_uint16(i_Y + i_Height, 0 , ILI9341_Height); ++Y)
 8003372:	f44f 72a0 	mov.w	r2, #320	; 0x140
  Color_MSBFirst = SwapBytes(i_Color);
 8003376:	4682      	mov	sl, r0
  for (uint32_t Y = Clamp_uint16(i_Y, 0 , ILI9341_Height); Y < Clamp_uint16(i_Y + i_Height, 0 , ILI9341_Height); ++Y)
 8003378:	2100      	movs	r1, #0
 800337a:	4630      	mov	r0, r6
 800337c:	b2a4      	uxth	r4, r4
 800337e:	f7ff fd22 	bl	8002dc6 <Clamp_uint16>
 8003382:	4605      	mov	r5, r0
 8003384:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003388:	2100      	movs	r1, #0
 800338a:	4620      	mov	r0, r4
 800338c:	f7ff fd1b 	bl	8002dc6 <Clamp_uint16>
 8003390:	42a8      	cmp	r0, r5
 8003392:	d802      	bhi.n	800339a <ILI9341_DrawBar_ToBackBuffer+0x3e>
    for (uint32_t X = Clamp_uint16(i_X, 0, ILI9341_Width); X < Clamp_uint16(i_X + i_Width, 0, ILI9341_Width); ++X)
    {
      pLine[X] = Color_MSBFirst;
    }
  }
}
 8003394:	b003      	add	sp, #12
 8003396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pLine = &pBackBuffer[Y * ILI9341_Width];
 800339a:	4b10      	ldr	r3, [pc, #64]	; (80033dc <ILI9341_DrawBar_ToBackBuffer+0x80>)
    for (uint32_t X = Clamp_uint16(i_X, 0, ILI9341_Width); X < Clamp_uint16(i_X + i_Width, 0, ILI9341_Width); ++X)
 800339c:	22f0      	movs	r2, #240	; 0xf0
 800339e:	2100      	movs	r1, #0
 80033a0:	4638      	mov	r0, r7
    pLine = &pBackBuffer[Y * ILI9341_Width];
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f44f 79f0 	mov.w	r9, #480	; 0x1e0
 80033a8:	9301      	str	r3, [sp, #4]
    for (uint32_t X = Clamp_uint16(i_X, 0, ILI9341_Width); X < Clamp_uint16(i_X + i_Width, 0, ILI9341_Width); ++X)
 80033aa:	f7ff fd0c 	bl	8002dc6 <Clamp_uint16>
 80033ae:	eb07 0308 	add.w	r3, r7, r8
 80033b2:	fb09 f905 	mul.w	r9, r9, r5
 80033b6:	4606      	mov	r6, r0
 80033b8:	fa1f fb83 	uxth.w	fp, r3
 80033bc:	22f0      	movs	r2, #240	; 0xf0
 80033be:	2100      	movs	r1, #0
 80033c0:	4658      	mov	r0, fp
 80033c2:	f7ff fd00 	bl	8002dc6 <Clamp_uint16>
 80033c6:	42b0      	cmp	r0, r6
 80033c8:	d801      	bhi.n	80033ce <ILI9341_DrawBar_ToBackBuffer+0x72>
  for (uint32_t Y = Clamp_uint16(i_Y, 0 , ILI9341_Height); Y < Clamp_uint16(i_Y + i_Height, 0 , ILI9341_Height); ++Y)
 80033ca:	3501      	adds	r5, #1
 80033cc:	e7da      	b.n	8003384 <ILI9341_DrawBar_ToBackBuffer+0x28>
      pLine[X] = Color_MSBFirst;
 80033ce:	9b01      	ldr	r3, [sp, #4]
 80033d0:	eb03 0209 	add.w	r2, r3, r9
 80033d4:	f822 a016 	strh.w	sl, [r2, r6, lsl #1]
    for (uint32_t X = Clamp_uint16(i_X, 0, ILI9341_Width); X < Clamp_uint16(i_X + i_Width, 0, ILI9341_Width); ++X)
 80033d8:	3601      	adds	r6, #1
 80033da:	e7ef      	b.n	80033bc <ILI9341_DrawBar_ToBackBuffer+0x60>
 80033dc:	20000484 	.word	0x20000484

080033e0 <ILI9341_DrawBar>:

void ILI9341_DrawBar(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Color)
{
 80033e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (UseBackBuffer)
 80033e4:	4d35      	ldr	r5, [pc, #212]	; (80034bc <ILI9341_DrawBar+0xdc>)
{
 80033e6:	4607      	mov	r7, r0
 80033e8:	460e      	mov	r6, r1
 80033ea:	4614      	mov	r4, r2
  if (UseBackBuffer)
 80033ec:	782d      	ldrb	r5, [r5, #0]
{
 80033ee:	4698      	mov	r8, r3
 80033f0:	f8bd 9020 	ldrh.w	r9, [sp, #32]
  if (UseBackBuffer)
 80033f4:	b12d      	cbz	r5, 8003402 <ILI9341_DrawBar+0x22>
    ILI9341_DrawBar_ToBackBuffer(X, Y, Width, Height, Color);
 80033f6:	f8cd 9020 	str.w	r9, [sp, #32]
  else
    ILI9341_DrawBar_ToDisplay(X, Y, Width, Height, Color);
}
 80033fa:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    ILI9341_DrawBar_ToBackBuffer(X, Y, Width, Height, Color);
 80033fe:	f7ff bfad 	b.w	800335c <ILI9341_DrawBar_ToBackBuffer>
  if ((Width == 0) || (Height == 0))
 8003402:	2a00      	cmp	r2, #0
 8003404:	d058      	beq.n	80034b8 <ILI9341_DrawBar+0xd8>
 8003406:	2b00      	cmp	r3, #0
 8003408:	d056      	beq.n	80034b8 <ILI9341_DrawBar+0xd8>
  ILI9341_CSX_Low();
 800340a:	462a      	mov	r2, r5
 800340c:	2102      	movs	r1, #2
 800340e:	482c      	ldr	r0, [pc, #176]	; (80034c0 <ILI9341_DrawBar+0xe0>)
 8003410:	f7fd fc40 	bl	8000c94 <HAL_GPIO_WritePin>
  ILI9341_WriteCommand(0x2A); // Set start and end columns.
 8003414:	202a      	movs	r0, #42	; 0x2a
 8003416:	f7ff fcfd 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write16(X);
 800341a:	4638      	mov	r0, r7
 800341c:	f7ff fcf0 	bl	8002e00 <ILI9341_Write16>
  ILI9341_Write16(X + Width - 1);
 8003420:	1e60      	subs	r0, r4, #1
 8003422:	4438      	add	r0, r7
 8003424:	b280      	uxth	r0, r0
 8003426:	f7ff fceb 	bl	8002e00 <ILI9341_Write16>
  ILI9341_WriteCommand(0x2B); // Set start and end pages.
 800342a:	202b      	movs	r0, #43	; 0x2b
 800342c:	f7ff fcf2 	bl	8002e14 <ILI9341_WriteCommand>
  ILI9341_Write16(Y);
 8003430:	4630      	mov	r0, r6
 8003432:	f7ff fce5 	bl	8002e00 <ILI9341_Write16>
  ILI9341_Write16(Y + Height - 1);
 8003436:	f108 30ff 	add.w	r0, r8, #4294967295
 800343a:	4430      	add	r0, r6
 800343c:	b280      	uxth	r0, r0
 800343e:	f7ff fcdf 	bl	8002e00 <ILI9341_Write16>
  uint16_t Color_MSBFirst = SwapBytes(Color);
 8003442:	4648      	mov	r0, r9
 8003444:	f7ff fcbc 	bl	8002dc0 <SwapBytes>
  for (int16_t ColumnIndex = 0; ColumnIndex < Width; ++ColumnIndex)
 8003448:	4a1e      	ldr	r2, [pc, #120]	; (80034c4 <ILI9341_DrawBar+0xe4>)
 800344a:	b22b      	sxth	r3, r5
 800344c:	3501      	adds	r5, #1
 800344e:	42a3      	cmp	r3, r4
 8003450:	db2f      	blt.n	80034b2 <ILI9341_DrawBar+0xd2>
    uint32_t NumBytes = Width * 2;
 8003452:	0064      	lsls	r4, r4, #1
  for (int16_t RowIndex = 0; RowIndex < Height; ++RowIndex)
 8003454:	2500      	movs	r5, #0
      SCB->DCCMVAC = op_addr;
 8003456:	4f1c      	ldr	r7, [pc, #112]	; (80034c8 <ILI9341_DrawBar+0xe8>)
  ILI9341_WriteCommand(0x2C); // Memory write.
 8003458:	202c      	movs	r0, #44	; 0x2c
    if (HAL_SPI_Transmit_DMA(phspi, (uint8_t*) ColumnColors, NumBytes) != HAL_OK)
 800345a:	fa1f f984 	uxth.w	r9, r4
 800345e:	4e1b      	ldr	r6, [pc, #108]	; (80034cc <ILI9341_DrawBar+0xec>)
  ILI9341_WriteCommand(0x2C); // Memory write.
 8003460:	f7ff fcd8 	bl	8002e14 <ILI9341_WriteCommand>
    uint32_t op_addr = (uint32_t) addr;
 8003464:	4917      	ldr	r1, [pc, #92]	; (80034c4 <ILI9341_DrawBar+0xe4>)
  __ASM volatile ("dsb 0xF":::"memory");
 8003466:	f3bf 8f4f 	dsb	sy
     int32_t op_size = dsize;
 800346a:	4623      	mov	r3, r4
      op_size -=           linesize;
 800346c:	3b20      	subs	r3, #32
      SCB->DCCMVAC = op_addr;
 800346e:	f8c7 1268 	str.w	r1, [r7, #616]	; 0x268
      op_addr += (uint32_t)linesize;
 8003472:	3120      	adds	r1, #32
    while (op_size > 0) {
 8003474:	2b00      	cmp	r3, #0
 8003476:	dcf9      	bgt.n	800346c <ILI9341_DrawBar+0x8c>
 8003478:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800347c:	f3bf 8f6f 	isb	sy
    if (HAL_SPI_Transmit_DMA(phspi, (uint8_t*) ColumnColors, NumBytes) != HAL_OK)
 8003480:	4910      	ldr	r1, [pc, #64]	; (80034c4 <ILI9341_DrawBar+0xe4>)
 8003482:	464a      	mov	r2, r9
 8003484:	6830      	ldr	r0, [r6, #0]
 8003486:	f7ff f93b 	bl	8002700 <HAL_SPI_Transmit_DMA>
 800348a:	b108      	cbz	r0, 8003490 <ILI9341_DrawBar+0xb0>
      Error_Handler();
 800348c:	f000 fcca 	bl	8003e24 <Error_Handler>
    do {} while (phspi->hdmatx->State == HAL_DMA_STATE_BUSY);
 8003490:	6833      	ldr	r3, [r6, #0]
 8003492:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003494:	f892 3035 	ldrb.w	r3, [r2, #53]	; 0x35
 8003498:	2b02      	cmp	r3, #2
 800349a:	d0fb      	beq.n	8003494 <ILI9341_DrawBar+0xb4>
  for (int16_t RowIndex = 0; RowIndex < Height; ++RowIndex)
 800349c:	3501      	adds	r5, #1
 800349e:	b22d      	sxth	r5, r5
 80034a0:	4545      	cmp	r5, r8
 80034a2:	dbdf      	blt.n	8003464 <ILI9341_DrawBar+0x84>
  ILI9341_CSX_High();
 80034a4:	2201      	movs	r2, #1
 80034a6:	2102      	movs	r1, #2
 80034a8:	4805      	ldr	r0, [pc, #20]	; (80034c0 <ILI9341_DrawBar+0xe0>)
}
 80034aa:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  ILI9341_CSX_High();
 80034ae:	f7fd bbf1 	b.w	8000c94 <HAL_GPIO_WritePin>
    ColumnColors[ColumnIndex] = Color_MSBFirst;
 80034b2:	f822 0013 	strh.w	r0, [r2, r3, lsl #1]
  for (int16_t ColumnIndex = 0; ColumnIndex < Width; ++ColumnIndex)
 80034b6:	e7c8      	b.n	800344a <ILI9341_DrawBar+0x6a>
}
 80034b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034bc:	20000482 	.word	0x20000482
 80034c0:	40020800 	.word	0x40020800
 80034c4:	20000200 	.word	0x20000200
 80034c8:	e000ed00 	.word	0xe000ed00
 80034cc:	2000048c 	.word	0x2000048c

080034d0 <ILI9341_Clear>:

void ILI9341_Clear(uint16_t Color)
{
 80034d0:	b507      	push	{r0, r1, r2, lr}
  ILI9341_DrawBar(0, 0, ILI9341_Width, ILI9341_Height, Color);
 80034d2:	2100      	movs	r1, #0
 80034d4:	9000      	str	r0, [sp, #0]
 80034d6:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80034da:	22f0      	movs	r2, #240	; 0xf0
 80034dc:	4608      	mov	r0, r1
 80034de:	f7ff ff7f 	bl	80033e0 <ILI9341_DrawBar>
}
 80034e2:	b003      	add	sp, #12
 80034e4:	f85d fb04 	ldr.w	pc, [sp], #4

080034e8 <ILI9341_SetFont>:

const GFXfont *ILI9341_SetFont(const GFXfont *i_pFont)
{
  const GFXfont *Result;

  Result = pFont;
 80034e8:	4b02      	ldr	r3, [pc, #8]	; (80034f4 <ILI9341_SetFont+0xc>)
 80034ea:	681a      	ldr	r2, [r3, #0]
  pFont = i_pFont;
 80034ec:	6018      	str	r0, [r3, #0]
  return Result;
}
 80034ee:	4610      	mov	r0, r2
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	20000488 	.word	0x20000488

080034f8 <ILI9341_GetFontYSpacing>:

uint8_t ILI9341_GetFontYSpacing()
{
  return pFont->yAdvance;
 80034f8:	4b01      	ldr	r3, [pc, #4]	; (8003500 <ILI9341_GetFontYSpacing+0x8>)
 80034fa:	681b      	ldr	r3, [r3, #0]
}
 80034fc:	7a98      	ldrb	r0, [r3, #10]
 80034fe:	4770      	bx	lr
 8003500:	20000488 	.word	0x20000488

08003504 <GetCharWidth>:

static uint8_t IsNonPrintingChar(uint8_t Ch)
{
  return ((Ch < pFont->first) || (Ch > pFont->last));
 8003504:	4b0b      	ldr	r3, [pc, #44]	; (8003534 <GetCharWidth+0x30>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	7a1a      	ldrb	r2, [r3, #8]
 800350a:	4290      	cmp	r0, r2
 800350c:	d310      	bcc.n	8003530 <GetCharWidth+0x2c>
}

uint16_t GetCharWidth(uint8_t Ch)
{
  if (IsNonPrintingChar(Ch))
 800350e:	7a59      	ldrb	r1, [r3, #9]
 8003510:	4281      	cmp	r1, r0
 8003512:	d30d      	bcc.n	8003530 <GetCharWidth+0x2c>
    return 0;

  Ch -= pFont->first;
 8003514:	1a80      	subs	r0, r0, r2
  GFXglyph *pGlyph = &pFont->pGlyph[Ch];
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	b2c0      	uxtb	r0, r0
 800351a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
  uint8_t w = pGlyph->width;
 800351e:	789a      	ldrb	r2, [r3, #2]
  int8_t xo = pGlyph->xOffset;
 8003520:	f993 0005 	ldrsb.w	r0, [r3, #5]

  if (w == 0)
 8003524:	b90a      	cbnz	r2, 800352a <GetCharWidth+0x26>
    return pGlyph->xAdvance;
 8003526:	7918      	ldrb	r0, [r3, #4]
 8003528:	4770      	bx	lr

  return xo + w;
 800352a:	4410      	add	r0, r2
 800352c:	b280      	uxth	r0, r0
 800352e:	4770      	bx	lr
    return 0;
 8003530:	2000      	movs	r0, #0
}
 8003532:	4770      	bx	lr
 8003534:	20000488 	.word	0x20000488

08003538 <ILI9341_GetTextWidth>:

uint16_t ILI9341_GetTextWidth(const char *Text)
{
 8003538:	b570      	push	{r4, r5, r6, lr}
 800353a:	4604      	mov	r4, r0

  NumChars = strlen(Text);

  pText = Text;

  TotalWidth=0;
 800353c:	2500      	movs	r5, #0
  NumChars = strlen(Text);
 800353e:	f7fc fe7f 	bl	8000240 <strlen>

  for (uint16_t CharIndex = 0; CharIndex < NumChars; ++CharIndex)
 8003542:	fa14 f680 	uxtah	r6, r4, r0
 8003546:	42b4      	cmp	r4, r6
 8003548:	d101      	bne.n	800354e <ILI9341_GetTextWidth+0x16>
    TotalWidth += GetCharWidth(*pText++);

  return TotalWidth;
}
 800354a:	4628      	mov	r0, r5
 800354c:	bd70      	pop	{r4, r5, r6, pc}
    TotalWidth += GetCharWidth(*pText++);
 800354e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003552:	f7ff ffd7 	bl	8003504 <GetCharWidth>
 8003556:	4405      	add	r5, r0
 8003558:	b2ad      	uxth	r5, r5
  for (uint16_t CharIndex = 0; CharIndex < NumChars; ++CharIndex)
 800355a:	e7f4      	b.n	8003546 <ILI9341_GetTextWidth+0xe>

0800355c <ILI9341_DrawCharAtXY>:
uint8_t ILI9341_DrawCharAtXY(uint8_t Ch, uint16_t X, uint16_t Y, uint16_t Color)
// X: X position of left edge of char.
// Y: Y position of line on which the char sits. The char may go below this line (e.g. g j p q y).
// Returns required X advance.
// Based on Adafruit_GFX.cpp.
{
 800355c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003560:	4699      	mov	r9, r3
  uint8_t *pBitmap;
  uint16_t Color_MSBFirst, TextBackgroundColor_MSBFirst;
  uint16_t *pMemChar, *pMemCharPixel;
  uint8_t CharWidth, CharHeight;

  if (!pFont)
 8003562:	4b9f      	ldr	r3, [pc, #636]	; (80037e0 <ILI9341_DrawCharAtXY+0x284>)
{
 8003564:	b08d      	sub	sp, #52	; 0x34
 8003566:	4693      	mov	fp, r2
  if (!pFont)
 8003568:	681b      	ldr	r3, [r3, #0]
{
 800356a:	9107      	str	r1, [sp, #28]
  if (!pFont)
 800356c:	2b00      	cmp	r3, #0
 800356e:	f000 8134 	beq.w	80037da <ILI9341_DrawCharAtXY+0x27e>
  return ((Ch < pFont->first) || (Ch > pFont->last));
 8003572:	7a1a      	ldrb	r2, [r3, #8]
 8003574:	4290      	cmp	r0, r2
 8003576:	f0c0 8130 	bcc.w	80037da <ILI9341_DrawCharAtXY+0x27e>
    return 0;
  if (IsNonPrintingChar(Ch))
 800357a:	7a59      	ldrb	r1, [r3, #9]
 800357c:	4281      	cmp	r1, r0
 800357e:	f0c0 812c 	bcc.w	80037da <ILI9341_DrawCharAtXY+0x27e>
    return 0;

  Ch -= pFont->first;
 8003582:	1a80      	subs	r0, r0, r2
  if (TextVerticalOrigin == tvoCentreBetweenBaseAndTop)
 8003584:	4a97      	ldr	r2, [pc, #604]	; (80037e4 <ILI9341_DrawCharAtXY+0x288>)
    Y -= (pFont->yOffsetMin / 2);
 8003586:	f993 700b 	ldrsb.w	r7, [r3, #11]
  if (TextVerticalOrigin == tvoCentreBetweenBaseAndTop)
 800358a:	7812      	ldrb	r2, [r2, #0]
  Ch -= pFont->first;
 800358c:	b2c0      	uxtb	r0, r0
  if (TextVerticalOrigin == tvoCentreBetweenBaseAndTop)
 800358e:	2a02      	cmp	r2, #2

  pGlyph = &pFont->pGlyph[Ch];
 8003590:	685a      	ldr	r2, [r3, #4]
    Y -= (pFont->yOffsetMin / 2);
 8003592:	bf08      	it	eq
 8003594:	eb07 71d7 	addeq.w	r1, r7, r7, lsr #31
  pBitmap = pFont->pBitmap;

  bo = pGlyph->bitmapOffset;
 8003598:	f832 5030 	ldrh.w	r5, [r2, r0, lsl #3]
    Y -= (pFont->yOffsetMin / 2);
 800359c:	bf08      	it	eq
 800359e:	ebab 0b61 	subeq.w	fp, fp, r1, asr #1
  pGlyph = &pFont->pGlyph[Ch];
 80035a2:	eb02 01c0 	add.w	r1, r2, r0, lsl #3
    Y -= (pFont->yOffsetMin / 2);
 80035a6:	bf08      	it	eq
 80035a8:	fa1f fb8b 	uxtheq.w	fp, fp
  pGlyph = &pFont->pGlyph[Ch];
 80035ac:	9103      	str	r1, [sp, #12]
  w = pGlyph->width;
 80035ae:	9a03      	ldr	r2, [sp, #12]
  pBitmap = pFont->pBitmap;
 80035b0:	6819      	ldr	r1, [r3, #0]
  w = pGlyph->width;
 80035b2:	7894      	ldrb	r4, [r2, #2]
  h = pGlyph->height;
 80035b4:	78d2      	ldrb	r2, [r2, #3]
  pBitmap = pFont->pBitmap;
 80035b6:	9106      	str	r1, [sp, #24]
  h = pGlyph->height;
 80035b8:	9204      	str	r2, [sp, #16]
  xo = pGlyph->xOffset;
 80035ba:	9a03      	ldr	r2, [sp, #12]
 80035bc:	f992 2005 	ldrsb.w	r2, [r2, #5]
 80035c0:	9205      	str	r2, [sp, #20]
  yo = pGlyph->yOffset;
 80035c2:	9a03      	ldr	r2, [sp, #12]
 80035c4:	f992 8006 	ldrsb.w	r8, [r2, #6]
  bits = 0;
  bit = 0;
  yo_min = pFont->yOffsetMin;
  yo_max = pFont->yOffsetMax;

  switch(TextDrawMode)
 80035c8:	4a87      	ldr	r2, [pc, #540]	; (80037e8 <ILI9341_DrawCharAtXY+0x28c>)
 80035ca:	7812      	ldrb	r2, [r2, #0]
 80035cc:	2a02      	cmp	r2, #2
 80035ce:	d058      	beq.n	8003682 <ILI9341_DrawCharAtXY+0x126>
 80035d0:	2a03      	cmp	r2, #3
 80035d2:	f000 80b9 	beq.w	8003748 <ILI9341_DrawCharAtXY+0x1ec>
 80035d6:	2a01      	cmp	r2, #1
 80035d8:	d128      	bne.n	800362c <ILI9341_DrawCharAtXY+0xd0>
  {
    case tdmNone:
      break;

    case tdmThisCharBar:
      Color_MSBFirst = SwapBytes(Color);
 80035da:	4648      	mov	r0, r9
 80035dc:	f7ff fbf0 	bl	8002dc0 <SwapBytes>
      TextBackgroundColor_MSBFirst = SwapBytes(TextBackgroundColor);
 80035e0:	4b82      	ldr	r3, [pc, #520]	; (80037ec <ILI9341_DrawCharAtXY+0x290>)
      Color_MSBFirst = SwapBytes(Color);
 80035e2:	4682      	mov	sl, r0
      TextBackgroundColor_MSBFirst = SwapBytes(TextBackgroundColor);
 80035e4:	8818      	ldrh	r0, [r3, #0]
 80035e6:	f7ff fbeb 	bl	8002dc0 <SwapBytes>
      pMemChar = (uint16_t *)malloc(w * h * 2);
 80035ea:	9b04      	ldr	r3, [sp, #16]
      TextBackgroundColor_MSBFirst = SwapBytes(TextBackgroundColor);
 80035ec:	4681      	mov	r9, r0
      pMemChar = (uint16_t *)malloc(w * h * 2);
 80035ee:	fb14 f003 	smulbb	r0, r4, r3
 80035f2:	0040      	lsls	r0, r0, #1
 80035f4:	f001 f882 	bl	80046fc <malloc>
      pMemCharPixel = pMemChar;

      for (yy = 0; yy < h; ++yy)
 80035f8:	2100      	movs	r1, #0
 80035fa:	0063      	lsls	r3, r4, #1
      pMemChar = (uint16_t *)malloc(w * h * 2);
 80035fc:	4606      	mov	r6, r0
      pMemCharPixel = pMemChar;
 80035fe:	4607      	mov	r7, r0
  bit = 0;
 8003600:	468c      	mov	ip, r1
  bits = 0;
 8003602:	460a      	mov	r2, r1
 8003604:	9308      	str	r3, [sp, #32]
      for (yy = 0; yy < h; ++yy)
 8003606:	b2c8      	uxtb	r0, r1
 8003608:	9b04      	ldr	r3, [sp, #16]
 800360a:	4283      	cmp	r3, r0
 800360c:	d834      	bhi.n	8003678 <ILI9341_DrawCharAtXY+0x11c>
          *pMemCharPixel = bits & 0x80 ? Color_MSBFirst : TextBackgroundColor_MSBFirst;
          ++pMemCharPixel;
          bits <<= 1;
        }
      }
      ILI9341_DrawPixels_MSBFirst(X + xo, Y + yo, w, h, pMemChar);
 800360e:	9b05      	ldr	r3, [sp, #20]
 8003610:	eb0b 0108 	add.w	r1, fp, r8
 8003614:	9807      	ldr	r0, [sp, #28]
 8003616:	4622      	mov	r2, r4
 8003618:	b289      	uxth	r1, r1
 800361a:	9600      	str	r6, [sp, #0]
 800361c:	4418      	add	r0, r3
 800361e:	9b04      	ldr	r3, [sp, #16]
 8003620:	b280      	uxth	r0, r0
 8003622:	f7ff fe47 	bl	80032b4 <ILI9341_DrawPixels_MSBFirst>
      free(pMemChar);
 8003626:	4630      	mov	r0, r6
          ++pMemCharPixel;
          bits <<= 1;
        }
      }
      ILI9341_DrawPixels_MSBFirst(X, Y + yo_min, CharWidth, CharHeight, pMemChar);
      free(pMemChar);
 8003628:	f001 f870 	bl	800470c <free>
      }
      ILI9341_CSX_High();
      break;
  }

  if (w == 0)
 800362c:	2c00      	cmp	r4, #0
 800362e:	f040 80d0 	bne.w	80037d2 <ILI9341_DrawCharAtXY+0x276>
    return pGlyph->xAdvance;
 8003632:	9b03      	ldr	r3, [sp, #12]
 8003634:	7918      	ldrb	r0, [r3, #4]
  return xo + w;
}
 8003636:	b00d      	add	sp, #52	; 0x34
 8003638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if (!(bit++ & 7))
 800363c:	f013 0f07 	tst.w	r3, #7
 8003640:	f103 0c01 	add.w	ip, r3, #1
            bits = pBitmap[bo++];
 8003644:	bf04      	itt	eq
 8003646:	9a06      	ldreq	r2, [sp, #24]
 8003648:	1c6b      	addeq	r3, r5, #1
          if (!(bit++ & 7))
 800364a:	fa5f fc8c 	uxtb.w	ip, ip
            bits = pBitmap[bo++];
 800364e:	bf04      	itt	eq
 8003650:	5d52      	ldrbeq	r2, [r2, r5]
 8003652:	b29d      	uxtheq	r5, r3
          *pMemCharPixel = bits & 0x80 ? Color_MSBFirst : TextBackgroundColor_MSBFirst;
 8003654:	f012 0f80 	tst.w	r2, #128	; 0x80
          bits <<= 1;
 8003658:	ea4f 0242 	mov.w	r2, r2, lsl #1
          *pMemCharPixel = bits & 0x80 ? Color_MSBFirst : TextBackgroundColor_MSBFirst;
 800365c:	bf14      	ite	ne
 800365e:	4653      	movne	r3, sl
 8003660:	464b      	moveq	r3, r9
          bits <<= 1;
 8003662:	b2d2      	uxtb	r2, r2
          *pMemCharPixel = bits & 0x80 ? Color_MSBFirst : TextBackgroundColor_MSBFirst;
 8003664:	f82e 3b02 	strh.w	r3, [lr], #2
          if (!(bit++ & 7))
 8003668:	4663      	mov	r3, ip
        for (xx = 0; xx < w; ++xx)
 800366a:	4298      	cmp	r0, r3
 800366c:	d1e6      	bne.n	800363c <ILI9341_DrawCharAtXY+0xe0>
 800366e:	9b08      	ldr	r3, [sp, #32]
 8003670:	3101      	adds	r1, #1
 8003672:	4684      	mov	ip, r0
 8003674:	441f      	add	r7, r3
      for (yy = 0; yy < h; ++yy)
 8003676:	e7c6      	b.n	8003606 <ILI9341_DrawCharAtXY+0xaa>
 8003678:	4663      	mov	r3, ip
 800367a:	46be      	mov	lr, r7
        for (xx = 0; xx < w; ++xx)
 800367c:	1918      	adds	r0, r3, r4
 800367e:	b2c0      	uxtb	r0, r0
 8003680:	e7f3      	b.n	800366a <ILI9341_DrawCharAtXY+0x10e>
  yo_max = pFont->yOffsetMax;
 8003682:	f993 600c 	ldrsb.w	r6, [r3, #12]
      Color_MSBFirst = SwapBytes(Color);
 8003686:	4648      	mov	r0, r9
 8003688:	f7ff fb9a 	bl	8002dc0 <SwapBytes>
      TextBackgroundColor_MSBFirst = SwapBytes(TextBackgroundColor);
 800368c:	4b57      	ldr	r3, [pc, #348]	; (80037ec <ILI9341_DrawCharAtXY+0x290>)
      CharHeight = yo_max - yo_min + 1;
 800368e:	3601      	adds	r6, #1
      Color_MSBFirst = SwapBytes(Color);
 8003690:	9009      	str	r0, [sp, #36]	; 0x24
      TextBackgroundColor_MSBFirst = SwapBytes(TextBackgroundColor);
 8003692:	8818      	ldrh	r0, [r3, #0]
 8003694:	f7ff fb94 	bl	8002dc0 <SwapBytes>
      CharHeight = yo_max - yo_min + 1;
 8003698:	1bf6      	subs	r6, r6, r7
      CharWidth = pGlyph->xAdvance;
 800369a:	9b03      	ldr	r3, [sp, #12]
      TextBackgroundColor_MSBFirst = SwapBytes(TextBackgroundColor);
 800369c:	900b      	str	r0, [sp, #44]	; 0x2c
      CharWidth = pGlyph->xAdvance;
 800369e:	f893 a004 	ldrb.w	sl, [r3, #4]
      CharHeight = yo_max - yo_min + 1;
 80036a2:	b2f3      	uxtb	r3, r6
      pMemChar = (uint16_t *)malloc(CharWidth * CharHeight * sizeof(uint16_t));
 80036a4:	fb1a f203 	smulbb	r2, sl, r3
      CharHeight = yo_max - yo_min + 1;
 80036a8:	9308      	str	r3, [sp, #32]
      pMemChar = (uint16_t *)malloc(CharWidth * CharHeight * sizeof(uint16_t));
 80036aa:	0050      	lsls	r0, r2, #1
 80036ac:	920a      	str	r2, [sp, #40]	; 0x28
 80036ae:	f001 f825 	bl	80046fc <malloc>
      for (uint16_t PixelIndex = 0; PixelIndex < CharWidth * CharHeight; ++PixelIndex)
 80036b2:	2100      	movs	r1, #0
      pMemChar = (uint16_t *)malloc(CharWidth * CharHeight * sizeof(uint16_t));
 80036b4:	4681      	mov	r9, r0
      for (uint16_t PixelIndex = 0; PixelIndex < CharWidth * CharHeight; ++PixelIndex)
 80036b6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80036ba:	b288      	uxth	r0, r1
 80036bc:	4282      	cmp	r2, r0
 80036be:	dc1c      	bgt.n	80036fa <ILI9341_DrawCharAtXY+0x19e>
 80036c0:	ea4f 034a 	mov.w	r3, sl, lsl #1
 80036c4:	eba8 0807 	sub.w	r8, r8, r7
 80036c8:	2200      	movs	r2, #0
 80036ca:	930a      	str	r3, [sp, #40]	; 0x28
 80036cc:	9b05      	ldr	r3, [sp, #20]
  bit = 0;
 80036ce:	4611      	mov	r1, r2
 80036d0:	fb0a 3808 	mla	r8, sl, r8, r3
  bits = 0;
 80036d4:	4613      	mov	r3, r2
 80036d6:	eb09 0848 	add.w	r8, r9, r8, lsl #1
      for (yy = 0; yy < h; ++yy)
 80036da:	b2d0      	uxtb	r0, r2
 80036dc:	9e04      	ldr	r6, [sp, #16]
 80036de:	4286      	cmp	r6, r0
 80036e0:	d80f      	bhi.n	8003702 <ILI9341_DrawCharAtXY+0x1a6>
      ILI9341_DrawPixels_MSBFirst(X, Y + yo_min, CharWidth, CharHeight, pMemChar);
 80036e2:	eb0b 0107 	add.w	r1, fp, r7
 80036e6:	9807      	ldr	r0, [sp, #28]
 80036e8:	9b08      	ldr	r3, [sp, #32]
 80036ea:	4652      	mov	r2, sl
 80036ec:	b289      	uxth	r1, r1
 80036ee:	f8cd 9000 	str.w	r9, [sp]
 80036f2:	f7ff fddf 	bl	80032b4 <ILI9341_DrawPixels_MSBFirst>
      free(pMemChar);
 80036f6:	4648      	mov	r0, r9
 80036f8:	e796      	b.n	8003628 <ILI9341_DrawCharAtXY+0xcc>
        *pMemCharPixel++ = TextBackgroundColor_MSBFirst;
 80036fa:	f829 3011 	strh.w	r3, [r9, r1, lsl #1]
      for (uint16_t PixelIndex = 0; PixelIndex < CharWidth * CharHeight; ++PixelIndex)
 80036fe:	3101      	adds	r1, #1
 8003700:	e7db      	b.n	80036ba <ILI9341_DrawCharAtXY+0x15e>
        for (xx = 0; xx < w; ++xx)
 8003702:	2000      	movs	r0, #0
 8003704:	fa5f fc80 	uxtb.w	ip, r0
 8003708:	fa51 fe80 	uxtab	lr, r1, r0
 800370c:	4564      	cmp	r4, ip
 800370e:	fa5f fe8e 	uxtb.w	lr, lr
 8003712:	d805      	bhi.n	8003720 <ILI9341_DrawCharAtXY+0x1c4>
 8003714:	4421      	add	r1, r4
 8003716:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003718:	3201      	adds	r2, #1
 800371a:	b2c9      	uxtb	r1, r1
      for (yy = 0; yy < h; ++yy)
 800371c:	4480      	add	r8, r0
 800371e:	e7dc      	b.n	80036da <ILI9341_DrawCharAtXY+0x17e>
          if (!(bit++ & 7))
 8003720:	f01e 0f07 	tst.w	lr, #7
            bits = pBitmap[bo++];
 8003724:	bf01      	itttt	eq
 8003726:	9b06      	ldreq	r3, [sp, #24]
 8003728:	f105 0c01 	addeq.w	ip, r5, #1
 800372c:	5d5b      	ldrbeq	r3, [r3, r5]
 800372e:	fa1f f58c 	uxtheq.w	r5, ip
          if (bits & 0x80)
 8003732:	061e      	lsls	r6, r3, #24
          bits <<= 1;
 8003734:	ea4f 0343 	mov.w	r3, r3, lsl #1
            *pMemCharPixel = Color_MSBFirst;
 8003738:	bf48      	it	mi
 800373a:	9e09      	ldrmi	r6, [sp, #36]	; 0x24
          bits <<= 1;
 800373c:	b2db      	uxtb	r3, r3
            *pMemCharPixel = Color_MSBFirst;
 800373e:	bf48      	it	mi
 8003740:	f828 6010 	strhmi.w	r6, [r8, r0, lsl #1]
        for (xx = 0; xx < w; ++xx)
 8003744:	3001      	adds	r0, #1
 8003746:	e7dd      	b.n	8003704 <ILI9341_DrawCharAtXY+0x1a8>
      ILI9341_CSX_Low();
 8003748:	2102      	movs	r1, #2
 800374a:	2200      	movs	r2, #0
 800374c:	4828      	ldr	r0, [pc, #160]	; (80037f0 <ILI9341_DrawCharAtXY+0x294>)
      for (yy = 0; yy < h; ++yy)
 800374e:	2600      	movs	r6, #0
      ILI9341_CSX_Low();
 8003750:	f7fd faa0 	bl	8000c94 <HAL_GPIO_WritePin>
      for (yy = 0; yy < h; ++yy)
 8003754:	9907      	ldr	r1, [sp, #28]
 8003756:	9b05      	ldr	r3, [sp, #20]
  bit = 0;
 8003758:	46b2      	mov	sl, r6
  bits = 0;
 800375a:	4637      	mov	r7, r6
 800375c:	4419      	add	r1, r3
 800375e:	b28b      	uxth	r3, r1
 8003760:	9307      	str	r3, [sp, #28]
            ILI9341_DrawPixel(X + xo + xx, Y + yo + yy, Color, 0);
 8003762:	eb0b 0308 	add.w	r3, fp, r8
 8003766:	9308      	str	r3, [sp, #32]
      for (yy = 0; yy < h; ++yy)
 8003768:	b2f3      	uxtb	r3, r6
 800376a:	9a04      	ldr	r2, [sp, #16]
 800376c:	429a      	cmp	r2, r3
 800376e:	d92a      	bls.n	80037c6 <ILI9341_DrawCharAtXY+0x26a>
            ILI9341_DrawPixel(X + xo + xx, Y + yo + yy, Color, 0);
 8003770:	9a08      	ldr	r2, [sp, #32]
      for (yy = 0; yy < h; ++yy)
 8003772:	4653      	mov	r3, sl
 8003774:	f8dd 801c 	ldr.w	r8, [sp, #28]
            ILI9341_DrawPixel(X + xo + xx, Y + yo + yy, Color, 0);
 8003778:	1991      	adds	r1, r2, r6
 800377a:	b209      	sxth	r1, r1
 800377c:	e01b      	b.n	80037b6 <ILI9341_DrawCharAtXY+0x25a>
          if (!(bit++ & 7))
 800377e:	075a      	lsls	r2, r3, #29
 8003780:	f103 0b01 	add.w	fp, r3, #1
            bits = pBitmap[bo++];
 8003784:	bf04      	itt	eq
 8003786:	9a06      	ldreq	r2, [sp, #24]
 8003788:	1c6b      	addeq	r3, r5, #1
          if (!(bit++ & 7))
 800378a:	fa5f fb8b 	uxtb.w	fp, fp
            bits = pBitmap[bo++];
 800378e:	bf04      	itt	eq
 8003790:	5d57      	ldrbeq	r7, [r2, r5]
 8003792:	b29d      	uxtheq	r5, r3
          if (bits & 0x80)
 8003794:	063b      	lsls	r3, r7, #24
 8003796:	d507      	bpl.n	80037a8 <ILI9341_DrawCharAtXY+0x24c>
            ILI9341_DrawPixel(X + xo + xx, Y + yo + yy, Color, 0);
 8003798:	2300      	movs	r3, #0
 800379a:	464a      	mov	r2, r9
 800379c:	fa0f f088 	sxth.w	r0, r8
 80037a0:	9109      	str	r1, [sp, #36]	; 0x24
 80037a2:	f7ff fd4b 	bl	800323c <ILI9341_DrawPixel>
 80037a6:	9909      	ldr	r1, [sp, #36]	; 0x24
          bits <<= 1;
 80037a8:	007f      	lsls	r7, r7, #1
 80037aa:	f108 0801 	add.w	r8, r8, #1
          if (!(bit++ & 7))
 80037ae:	465b      	mov	r3, fp
          bits <<= 1;
 80037b0:	b2ff      	uxtb	r7, r7
        for (xx = 0; xx < w; ++xx)
 80037b2:	fa1f f888 	uxth.w	r8, r8
 80037b6:	eb0a 0204 	add.w	r2, sl, r4
 80037ba:	b2d2      	uxtb	r2, r2
 80037bc:	4293      	cmp	r3, r2
 80037be:	d1de      	bne.n	800377e <ILI9341_DrawCharAtXY+0x222>
      for (yy = 0; yy < h; ++yy)
 80037c0:	3601      	adds	r6, #1
        for (xx = 0; xx < w; ++xx)
 80037c2:	469a      	mov	sl, r3
 80037c4:	e7d0      	b.n	8003768 <ILI9341_DrawCharAtXY+0x20c>
      ILI9341_CSX_High();
 80037c6:	2201      	movs	r2, #1
 80037c8:	2102      	movs	r1, #2
 80037ca:	4809      	ldr	r0, [pc, #36]	; (80037f0 <ILI9341_DrawCharAtXY+0x294>)
 80037cc:	f7fd fa62 	bl	8000c94 <HAL_GPIO_WritePin>
      break;
 80037d0:	e72c      	b.n	800362c <ILI9341_DrawCharAtXY+0xd0>
  return xo + w;
 80037d2:	9805      	ldr	r0, [sp, #20]
 80037d4:	4420      	add	r0, r4
 80037d6:	b2c0      	uxtb	r0, r0
 80037d8:	e72d      	b.n	8003636 <ILI9341_DrawCharAtXY+0xda>
    return 0;
 80037da:	2000      	movs	r0, #0
 80037dc:	e72b      	b.n	8003636 <ILI9341_DrawCharAtXY+0xda>
 80037de:	bf00      	nop
 80037e0:	20000488 	.word	0x20000488
 80037e4:	2000000b 	.word	0x2000000b
 80037e8:	2000000a 	.word	0x2000000a
 80037ec:	20000480 	.word	0x20000480
 80037f0:	40020800 	.word	0x40020800

080037f4 <ILI9341_SetTextColor>:

uint16_t ILI9341_SetTextColor(uint16_t Value)
{
  uint16_t Result;

  Result = TextColor;
 80037f4:	4b02      	ldr	r3, [pc, #8]	; (8003800 <ILI9341_SetTextColor+0xc>)
 80037f6:	881a      	ldrh	r2, [r3, #0]
  TextColor = Value;
 80037f8:	8018      	strh	r0, [r3, #0]
  return Result;
}
 80037fa:	4610      	mov	r0, r2
 80037fc:	4770      	bx	lr
 80037fe:	bf00      	nop
 8003800:	20000008 	.word	0x20000008

08003804 <ILI9341_SetTextBackgroundColor>:

uint16_t ILI9341_SetTextBackgroundColor(uint16_t Value)
{
  uint16_t Result;

  Result = TextBackgroundColor;
 8003804:	4b02      	ldr	r3, [pc, #8]	; (8003810 <ILI9341_SetTextBackgroundColor+0xc>)
 8003806:	881a      	ldrh	r2, [r3, #0]
  TextBackgroundColor = Value;
 8003808:	8018      	strh	r0, [r3, #0]
  return Result;
}
 800380a:	4610      	mov	r0, r2
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop
 8003810:	20000480 	.word	0x20000480

08003814 <ILI9341_SetTextDrawMode>:

TextDrawMode_t ILI9341_SetTextDrawMode(TextDrawMode_t Value)
{
 8003814:	4602      	mov	r2, r0
  TextDrawMode_t Result;

  Result = TextDrawMode;
 8003816:	4b02      	ldr	r3, [pc, #8]	; (8003820 <ILI9341_SetTextDrawMode+0xc>)
 8003818:	7818      	ldrb	r0, [r3, #0]
  TextDrawMode = Value;
 800381a:	701a      	strb	r2, [r3, #0]
  return Result;
}
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	2000000a 	.word	0x2000000a

08003824 <ILI9341_DrawTextAtXY>:
  TextVerticalOrigin = Value;
  return Result;
}

void ILI9341_DrawTextAtXY(const char *Text, uint16_t X, uint16_t Y, TextPosition_t TextPosition)
{
 8003824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003828:	460d      	mov	r5, r1
 800382a:	4690      	mov	r8, r2
 800382c:	461f      	mov	r7, r3
  uint16_t NumChars;
  uint8_t DX;
  
  pText = (uint8_t *) Text;

  if (!pText)
 800382e:	4604      	mov	r4, r0
 8003830:	b158      	cbz	r0, 800384a <ILI9341_DrawTextAtXY+0x26>
    return;

  NumChars = strlen(Text);
 8003832:	f7fc fd05 	bl	8000240 <strlen>

  switch (TextPosition)
 8003836:	2f02      	cmp	r7, #2
  NumChars = strlen(Text);
 8003838:	4606      	mov	r6, r0
  switch (TextPosition)
 800383a:	d008      	beq.n	800384e <ILI9341_DrawTextAtXY+0x2a>
 800383c:	2f03      	cmp	r7, #3
 800383e:	d00d      	beq.n	800385c <ILI9341_DrawTextAtXY+0x38>
 8003840:	fa14 f686 	uxtah	r6, r4, r6
  }

  for (uint16_t CharIndex = 0; CharIndex < NumChars; ++CharIndex)
  {
    Ch = *pText;
    DX = ILI9341_DrawCharAtXY(Ch, X, Y, TextColor);
 8003844:	4f0d      	ldr	r7, [pc, #52]	; (800387c <ILI9341_DrawTextAtXY+0x58>)
  for (uint16_t CharIndex = 0; CharIndex < NumChars; ++CharIndex)
 8003846:	42b4      	cmp	r4, r6
 8003848:	d10d      	bne.n	8003866 <ILI9341_DrawTextAtXY+0x42>
    ++pText;
    X += DX;
  }
}
 800384a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      X -= ILI9341_GetTextWidth(Text) / 2;
 800384e:	4620      	mov	r0, r4
 8003850:	f7ff fe72 	bl	8003538 <ILI9341_GetTextWidth>
 8003854:	eba5 0550 	sub.w	r5, r5, r0, lsr #1
      X -= ILI9341_GetTextWidth(Text);
 8003858:	b2ad      	uxth	r5, r5
      break;
 800385a:	e7f1      	b.n	8003840 <ILI9341_DrawTextAtXY+0x1c>
      X -= ILI9341_GetTextWidth(Text);
 800385c:	4620      	mov	r0, r4
 800385e:	f7ff fe6b 	bl	8003538 <ILI9341_GetTextWidth>
 8003862:	1a2d      	subs	r5, r5, r0
 8003864:	e7f8      	b.n	8003858 <ILI9341_DrawTextAtXY+0x34>
    DX = ILI9341_DrawCharAtXY(Ch, X, Y, TextColor);
 8003866:	4629      	mov	r1, r5
 8003868:	883b      	ldrh	r3, [r7, #0]
 800386a:	4642      	mov	r2, r8
 800386c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003870:	f7ff fe74 	bl	800355c <ILI9341_DrawCharAtXY>
    X += DX;
 8003874:	4405      	add	r5, r0
 8003876:	b2ad      	uxth	r5, r5
  for (uint16_t CharIndex = 0; CharIndex < NumChars; ++CharIndex)
 8003878:	e7e5      	b.n	8003846 <ILI9341_DrawTextAtXY+0x22>
 800387a:	bf00      	nop
 800387c:	20000008 	.word	0x20000008

08003880 <XPT2046_Initialize>:

///////////////////////////////////////////////////////////////////////////////

void XPT2046_Initialize(SPI_HandleTypeDef *i_phspi)
{
  phspi = i_phspi;
 8003880:	4b01      	ldr	r3, [pc, #4]	; (8003888 <XPT2046_Initialize+0x8>)
 8003882:	6018      	str	r0, [r3, #0]
}
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	20000490 	.word	0x20000490

0800388c <ToggleLED.part.0>:
void ToggleLED(LED_t LED)
{
  switch(LED)
  {
    case LED_Red:
      HAL_GPIO_TogglePin(LED_Red_GPIO_Port, LED_Red_Pin);
 800388c:	2102      	movs	r1, #2
 800388e:	4801      	ldr	r0, [pc, #4]	; (8003894 <ToggleLED.part.0+0x8>)
 8003890:	f7fd ba05 	b.w	8000c9e <HAL_GPIO_TogglePin>
 8003894:	40020000 	.word	0x40020000

08003898 <ToggleLED>:
  switch(LED)
 8003898:	2802      	cmp	r0, #2
 800389a:	d005      	beq.n	80038a8 <ToggleLED+0x10>
 800389c:	2803      	cmp	r0, #3
 800389e:	d007      	beq.n	80038b0 <ToggleLED+0x18>
 80038a0:	2801      	cmp	r0, #1
 80038a2:	d107      	bne.n	80038b4 <ToggleLED+0x1c>
 80038a4:	f7ff bff2 	b.w	800388c <ToggleLED.part.0>
      break;
    case LED_Green:
      HAL_GPIO_TogglePin(LED_Green_GPIO_Port, LED_Green_Pin);
 80038a8:	2104      	movs	r1, #4
      break;
    case LED_Blue:
      HAL_GPIO_TogglePin(LED_Blue_GPIO_Port, LED_Blue_Pin);
 80038aa:	4803      	ldr	r0, [pc, #12]	; (80038b8 <ToggleLED+0x20>)
 80038ac:	f7fd b9f7 	b.w	8000c9e <HAL_GPIO_TogglePin>
 80038b0:	2108      	movs	r1, #8
 80038b2:	e7fa      	b.n	80038aa <ToggleLED+0x12>
      break;
    default:
      Error_Handler();
 80038b4:	f000 bab6 	b.w	8003e24 <Error_Handler>
 80038b8:	40020000 	.word	0x40020000

080038bc <DAC_Mute>:
  DAC_Mute(1);
}

void DAC_Mute(uint8_t Value)
{
  HAL_GPIO_WritePin(DAC_XSMT_GPIO_Port, DAC_XSMT_Pin, Value ? 0 : 1);
 80038bc:	fab0 f280 	clz	r2, r0
 80038c0:	2140      	movs	r1, #64	; 0x40
 80038c2:	4802      	ldr	r0, [pc, #8]	; (80038cc <DAC_Mute+0x10>)
 80038c4:	0952      	lsrs	r2, r2, #5
 80038c6:	f7fd b9e5 	b.w	8000c94 <HAL_GPIO_WritePin>
 80038ca:	bf00      	nop
 80038cc:	40020c00 	.word	0x40020c00

080038d0 <DAC_Initialize>:
{
 80038d0:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(DAC_FLT_GPIO_Port, DAC_FLT_Pin, 0); // Latency.
 80038d2:	4807      	ldr	r0, [pc, #28]	; (80038f0 <DAC_Initialize+0x20>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	2110      	movs	r1, #16
 80038d8:	f7fd f9dc 	bl	8000c94 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DAC_DEMP_GPIO_Port, DAC_DEMP_Pin, 0); // De-emphasis for 44.1kHz.
 80038dc:	4804      	ldr	r0, [pc, #16]	; (80038f0 <DAC_Initialize+0x20>)
 80038de:	2200      	movs	r2, #0
 80038e0:	2120      	movs	r1, #32
 80038e2:	f7fd f9d7 	bl	8000c94 <HAL_GPIO_WritePin>
  DAC_Mute(1);
 80038e6:	2001      	movs	r0, #1
}
 80038e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  DAC_Mute(1);
 80038ec:	f7ff bfe6 	b.w	80038bc <DAC_Mute>
 80038f0:	40020c00 	.word	0x40020c00

080038f4 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80038f4:	4b23      	ldr	r3, [pc, #140]	; (8003984 <MX_DMA_Init+0x90>)
{
 80038f6:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 80038f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_DMA2_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80038fa:	2010      	movs	r0, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 80038fc:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003900:	631a      	str	r2, [r3, #48]	; 0x30
 8003902:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003904:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003908:	9200      	str	r2, [sp, #0]
 800390a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800390c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800390e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003912:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003914:	2200      	movs	r2, #0
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003918:	4611      	mov	r1, r2
  __HAL_RCC_DMA2_CLK_ENABLE();
 800391a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800391e:	9301      	str	r3, [sp, #4]
 8003920:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003922:	f7fc fecd 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003926:	2010      	movs	r0, #16
 8003928:	f7fc fefc 	bl	8000724 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800392c:	2200      	movs	r2, #0
 800392e:	2011      	movs	r0, #17
 8003930:	4611      	mov	r1, r2
 8003932:	f7fc fec5 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003936:	2011      	movs	r0, #17
 8003938:	f7fc fef4 	bl	8000724 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800393c:	2200      	movs	r2, #0
 800393e:	2039      	movs	r0, #57	; 0x39
 8003940:	4611      	mov	r1, r2
 8003942:	f7fc febd 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8003946:	2039      	movs	r0, #57	; 0x39
 8003948:	f7fc feec 	bl	8000724 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800394c:	2200      	movs	r2, #0
 800394e:	203a      	movs	r0, #58	; 0x3a
 8003950:	4611      	mov	r1, r2
 8003952:	f7fc feb5 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003956:	203a      	movs	r0, #58	; 0x3a
 8003958:	f7fc fee4 	bl	8000724 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800395c:	2200      	movs	r2, #0
 800395e:	203b      	movs	r0, #59	; 0x3b
 8003960:	4611      	mov	r1, r2
 8003962:	f7fc fead 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8003966:	203b      	movs	r0, #59	; 0x3b
 8003968:	f7fc fedc 	bl	8000724 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 800396c:	2200      	movs	r2, #0
 800396e:	2044      	movs	r0, #68	; 0x44
 8003970:	4611      	mov	r1, r2
 8003972:	f7fc fea5 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8003976:	2044      	movs	r0, #68	; 0x44

}
 8003978:	b003      	add	sp, #12
 800397a:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800397e:	f7fc bed1 	b.w	8000724 <HAL_NVIC_EnableIRQ>
 8003982:	bf00      	nop
 8003984:	40023800 	.word	0x40023800

08003988 <GenerateWaveform>:
} AudioData_Sample_t;

AudioData_Sample_t AudioData[AudioData_NumSamples];

void GenerateWaveform()
{
 8003988:	b570      	push	{r4, r5, r6, lr}
 800398a:	ed2d 8b0a 	vpush	{d8-d12}
  {
    FadeScaleFactor = 1.0;
    if (SampleIndex < AudioData_NumFadeSamples)
      FadeScaleFactor = (double)SampleIndex / (double)AudioData_NumFadeSamples;
    else if (SampleIndex > (AudioData_NumSamples - AudioData_NumFadeSamples))
        FadeScaleFactor = (double)(AudioData_NumSamples - SampleIndex) / (double)AudioData_NumFadeSamples;
 800398e:	ed9f cb1e 	vldr	d12, [pc, #120]	; 8003a08 <GenerateWaveform+0x80>

    SampleValue_float = FadeScaleFactor * sin((double)AudioData_GeneratedFrequency * 2.0 * M_PI * ((double)SampleIndex / (double)AudioData_SampleFrequency));
 8003992:	ed9f bb1f 	vldr	d11, [pc, #124]	; 8003a10 <GenerateWaveform+0x88>
 8003996:	ed9f ab20 	vldr	d10, [pc, #128]	; 8003a18 <GenerateWaveform+0x90>
    SampleValue_int = (int32_t)(65536 * 32767 * SampleValue_float);
 800399a:	ed9f 9b21 	vldr	d9, [pc, #132]	; 8003a20 <GenerateWaveform+0x98>
 800399e:	4d22      	ldr	r5, [pc, #136]	; (8003a28 <GenerateWaveform+0xa0>)
  for (int SampleIndex = 0; SampleIndex < AudioData_NumSamples; ++SampleIndex)
 80039a0:	2400      	movs	r4, #0
    else if (SampleIndex > (AudioData_NumSamples - AudioData_NumFadeSamples))
 80039a2:	f647 469c 	movw	r6, #31900	; 0x7c9c
      FadeScaleFactor = (double)SampleIndex / (double)AudioData_NumFadeSamples;
 80039a6:	ee07 4a90 	vmov	s15, r4
    if (SampleIndex < AudioData_NumFadeSamples)
 80039aa:	2c63      	cmp	r4, #99	; 0x63
      FadeScaleFactor = (double)SampleIndex / (double)AudioData_NumFadeSamples;
 80039ac:	eeb8 6be7 	vcvt.f64.s32	d6, s15
    if (SampleIndex < AudioData_NumFadeSamples)
 80039b0:	dc1a      	bgt.n	80039e8 <GenerateWaveform+0x60>
      FadeScaleFactor = (double)SampleIndex / (double)AudioData_NumFadeSamples;
 80039b2:	ee86 8b0c 	vdiv.f64	d8, d6, d12
  for (int SampleIndex = 0; SampleIndex < AudioData_NumSamples; ++SampleIndex)
 80039b6:	3401      	adds	r4, #1
    SampleValue_float = FadeScaleFactor * sin((double)AudioData_GeneratedFrequency * 2.0 * M_PI * ((double)SampleIndex / (double)AudioData_SampleFrequency));
 80039b8:	ee86 0b0b 	vdiv.f64	d0, d6, d11
 80039bc:	ee20 0b0a 	vmul.f64	d0, d0, d10
 80039c0:	f003 fb1a 	bl	8006ff8 <sin>
  for (int SampleIndex = 0; SampleIndex < AudioData_NumSamples; ++SampleIndex)
 80039c4:	f5b4 4ffa 	cmp.w	r4, #32000	; 0x7d00
    SampleValue_float = FadeScaleFactor * sin((double)AudioData_GeneratedFrequency * 2.0 * M_PI * ((double)SampleIndex / (double)AudioData_SampleFrequency));
 80039c8:	ee20 0b08 	vmul.f64	d0, d0, d8
    SampleValue_int = (int32_t)(65536 * 32767 * SampleValue_float);
 80039cc:	ee20 0b09 	vmul.f64	d0, d0, d9
 80039d0:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 80039d4:	ee17 3a90 	vmov	r3, s15

    pSample = &AudioData[SampleIndex];
    //
    pSample->Left = SampleValue_int;
    pSample->Right = SampleValue_int;
 80039d8:	e9c5 3300 	strd	r3, r3, [r5]
  for (int SampleIndex = 0; SampleIndex < AudioData_NumSamples; ++SampleIndex)
 80039dc:	f105 0508 	add.w	r5, r5, #8
 80039e0:	d1e1      	bne.n	80039a6 <GenerateWaveform+0x1e>
  }
}
 80039e2:	ecbd 8b0a 	vpop	{d8-d12}
 80039e6:	bd70      	pop	{r4, r5, r6, pc}
    else if (SampleIndex > (AudioData_NumSamples - AudioData_NumFadeSamples))
 80039e8:	42b4      	cmp	r4, r6
 80039ea:	dd08      	ble.n	80039fe <GenerateWaveform+0x76>
        FadeScaleFactor = (double)(AudioData_NumSamples - SampleIndex) / (double)AudioData_NumFadeSamples;
 80039ec:	f5c4 43fa 	rsb	r3, r4, #32000	; 0x7d00
 80039f0:	ee07 3a10 	vmov	s14, r3
 80039f4:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 80039f8:	ee87 8b0c 	vdiv.f64	d8, d7, d12
 80039fc:	e7db      	b.n	80039b6 <GenerateWaveform+0x2e>
    FadeScaleFactor = 1.0;
 80039fe:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 8003a02:	e7d8      	b.n	80039b6 <GenerateWaveform+0x2e>
 8003a04:	f3af 8000 	nop.w
 8003a08:	00000000 	.word	0x00000000
 8003a0c:	40590000 	.word	0x40590000
 8003a10:	00000000 	.word	0x00000000
 8003a14:	40e77000 	.word	0x40e77000
 8003a18:	704a9409 	.word	0x704a9409
 8003a1c:	40b88b2f 	.word	0x40b88b2f
 8003a20:	00000000 	.word	0x00000000
 8003a24:	41dfffc0 	.word	0x41dfffc0
 8003a28:	20000494 	.word	0x20000494

08003a2c <Go>:

void Go()
{
 8003a2c:	b570      	push	{r4, r5, r6, lr}
  uint16_t Y = 0;
  
  ILI9341_SetFont(&FreeSans12pt7b);
 8003a2e:	4821      	ldr	r0, [pc, #132]	; (8003ab4 <Go+0x88>)
 8003a30:	f7ff fd5a 	bl	80034e8 <ILI9341_SetFont>
  ILI9341_SetTextColor(ILI9341_COLOR_WHITE);
 8003a34:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003a38:	f7ff fedc 	bl	80037f4 <ILI9341_SetTextColor>
  ILI9341_SetTextBackgroundColor(ILI9341_COLOR_BLACK);
 8003a3c:	2000      	movs	r0, #0
 8003a3e:	f7ff fee1 	bl	8003804 <ILI9341_SetTextBackgroundColor>
  ILI9341_SetTextDrawMode(tdmAnyCharBar); // Slower but enables flicker free update.
 8003a42:	2002      	movs	r0, #2
 8003a44:	f7ff fee6 	bl	8003814 <ILI9341_SetTextDrawMode>

  ILI9341_Clear(0x0000);
 8003a48:	2000      	movs	r0, #0
 8003a4a:	f7ff fd41 	bl	80034d0 <ILI9341_Clear>
    uint32_t op_addr = (uint32_t) addr;
 8003a4e:	4c1a      	ldr	r4, [pc, #104]	; (8003ab8 <Go+0x8c>)

  Y = 0;

  Y += ILI9341_GetFontYSpacing();
 8003a50:	f7ff fd52 	bl	80034f8 <ILI9341_GetFontYSpacing>
      SCB->DCCMVAC = op_addr;
 8003a54:	4d19      	ldr	r5, [pc, #100]	; (8003abc <Go+0x90>)
  ILI9341_DrawTextAtXY("Tone=>DAC", 0, Y, tpLeft);
 8003a56:	b282      	uxth	r2, r0
 8003a58:	2301      	movs	r3, #1
 8003a5a:	2100      	movs	r1, #0
 8003a5c:	4818      	ldr	r0, [pc, #96]	; (8003ac0 <Go+0x94>)
	// Non-DMA version:
//    if (HAL_SAI_Transmit(&hsai_BlockA2, (uint8_t *)AudioData, 2 * AudioData_NumSamples, 5000) != HAL_OK)
//      HAL_GPIO_TogglePin(LED_Red_GPIO_Port, LED_Red_Pin);

    SCB_CleanDCache_by_Addr((uint32_t *)AudioData, AudioData_NumSamples * sizeof(AudioData_Sample_t));
    HAL_StatusTypeDef HAL_Result = HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t *)AudioData, (uint16_t)((sizeof(AudioData_Sample_t) / sizeof(int32_t)) * AudioData_NumSamples));
 8003a5e:	4e19      	ldr	r6, [pc, #100]	; (8003ac4 <Go+0x98>)
  ILI9341_DrawTextAtXY("Tone=>DAC", 0, Y, tpLeft);
 8003a60:	f7ff fee0 	bl	8003824 <ILI9341_DrawTextAtXY>
  DAC_Initialize();
 8003a64:	f7ff ff34 	bl	80038d0 <DAC_Initialize>
  GenerateWaveform();
 8003a68:	f7ff ff8e 	bl	8003988 <GenerateWaveform>
  DAC_Mute(0);
 8003a6c:	2000      	movs	r0, #0
 8003a6e:	f7ff ff25 	bl	80038bc <DAC_Mute>
    ToggleLED(LED_Green);
 8003a72:	2002      	movs	r0, #2
 8003a74:	f7ff ff10 	bl	8003898 <ToggleLED>
  __ASM volatile ("dsb 0xF":::"memory");
 8003a78:	f3bf 8f4f 	dsb	sy
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	18e2      	adds	r2, r4, r3
    while (op_size > 0) {
 8003a80:	3320      	adds	r3, #32
 8003a82:	f5b3 3f7a 	cmp.w	r3, #256000	; 0x3e800
      SCB->DCCMVAC = op_addr;
 8003a86:	f8c5 2268 	str.w	r2, [r5, #616]	; 0x268
    while (op_size > 0) {
 8003a8a:	d1f8      	bne.n	8003a7e <Go+0x52>
 8003a8c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003a90:	f3bf 8f6f 	isb	sy
    HAL_StatusTypeDef HAL_Result = HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t *)AudioData, (uint16_t)((sizeof(AudioData_Sample_t) / sizeof(int32_t)) * AudioData_NumSamples));
 8003a94:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8003a98:	4621      	mov	r1, r4
 8003a9a:	4630      	mov	r0, r6
 8003a9c:	f7fe fb9e 	bl	80021dc <HAL_SAI_Transmit_DMA>
    if (HAL_Result != HAL_OK)
 8003aa0:	b110      	cbz	r0, 8003aa8 <Go+0x7c>
      ToggleLED(LED_Red);
 8003aa2:	2001      	movs	r0, #1
 8003aa4:	f7ff fef8 	bl	8003898 <ToggleLED>

    HAL_Delay(1200);
 8003aa8:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8003aac:	f7fc fde4 	bl	8000678 <HAL_Delay>
  {
 8003ab0:	e7df      	b.n	8003a72 <Go+0x46>
 8003ab2:	bf00      	nop
 8003ab4:	08007cb4 	.word	0x08007cb4
 8003ab8:	20000494 	.word	0x20000494
 8003abc:	e000ed00 	.word	0xe000ed00
 8003ac0:	08007ca8 	.word	0x08007ca8
 8003ac4:	2003ee64 	.word	0x2003ee64

08003ac8 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PC9   ------> I2S_CKIN
*/
void MX_GPIO_Init(void)
{
 8003ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003acc:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ace:	2214      	movs	r2, #20
 8003ad0:	2100      	movs	r1, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ESP32_A_NSS_Pin|ESP32_B_NSS_Pin, GPIO_PIN_SET);
 8003ad2:	4f73      	ldr	r7, [pc, #460]	; (8003ca0 <MX_GPIO_Init+0x1d8>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ad4:	a807      	add	r0, sp, #28

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ESP32_B_EN_Pin|ESP32_A_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_NSS_GPIO_Port, FLASH_NSS_Pin, GPIO_PIN_SET);
 8003ad6:	4e73      	ldr	r6, [pc, #460]	; (8003ca4 <MX_GPIO_Init+0x1dc>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ad8:	f000 fe20 	bl	800471c <memset>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003adc:	4b72      	ldr	r3, [pc, #456]	; (8003ca8 <MX_GPIO_Init+0x1e0>)
  HAL_GPIO_WritePin(GPIOE, ESP32_A_NSS_Pin|ESP32_B_NSS_Pin, GPIO_PIN_SET);
 8003ade:	4638      	mov	r0, r7
 8003ae0:	2124      	movs	r1, #36	; 0x24
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ae2:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = ESP32_A_NSS_Pin|ESP32_B_NSS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ae4:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOA, LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin, GPIO_PIN_RESET);
 8003ae6:	f8df b1c8 	ldr.w	fp, [pc, #456]	; 8003cb0 <MX_GPIO_Init+0x1e8>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aea:	2501      	movs	r5, #1
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003aec:	f042 0210 	orr.w	r2, r2, #16
  HAL_GPIO_WritePin(GPIOB, TestPoint_Pin|TS_NSS_Pin|SI_NRST_Pin, GPIO_PIN_RESET);
 8003af0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003cb4 <MX_GPIO_Init+0x1ec>
  HAL_GPIO_WritePin(GPIOD, TAS_PDN_Pin|TAS_NRST_Pin|MUX_S0_Pin|MUX_S1_Pin 
 8003af4:	f8df a1c0 	ldr.w	sl, [pc, #448]	; 8003cb8 <MX_GPIO_Init+0x1f0>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003af8:	f04f 0902 	mov.w	r9, #2
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003afc:	631a      	str	r2, [r3, #48]	; 0x30
 8003afe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b00:	f002 0210 	and.w	r2, r2, #16
 8003b04:	9201      	str	r2, [sp, #4]
 8003b06:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b0a:	f042 0204 	orr.w	r2, r2, #4
 8003b0e:	631a      	str	r2, [r3, #48]	; 0x30
 8003b10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b12:	f002 0204 	and.w	r2, r2, #4
 8003b16:	9202      	str	r2, [sp, #8]
 8003b18:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b1c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b20:	631a      	str	r2, [r3, #48]	; 0x30
 8003b22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b24:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003b28:	9203      	str	r2, [sp, #12]
 8003b2a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b2e:	f042 0201 	orr.w	r2, r2, #1
 8003b32:	631a      	str	r2, [r3, #48]	; 0x30
 8003b34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b36:	f002 0201 	and.w	r2, r2, #1
 8003b3a:	9204      	str	r2, [sp, #16]
 8003b3c:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b40:	f042 0202 	orr.w	r2, r2, #2
 8003b44:	631a      	str	r2, [r3, #48]	; 0x30
 8003b46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b48:	f002 0202 	and.w	r2, r2, #2
 8003b4c:	9205      	str	r2, [sp, #20]
 8003b4e:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b52:	f042 0208 	orr.w	r2, r2, #8
 8003b56:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOE, ESP32_A_NSS_Pin|ESP32_B_NSS_Pin, GPIO_PIN_SET);
 8003b58:	2201      	movs	r2, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5c:	f003 0308 	and.w	r3, r3, #8
 8003b60:	9306      	str	r3, [sp, #24]
 8003b62:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, ESP32_A_NSS_Pin|ESP32_B_NSS_Pin, GPIO_PIN_SET);
 8003b64:	f7fd f896 	bl	8000c94 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, ESP32_B_EN_Pin|ESP32_A_EN_Pin, GPIO_PIN_RESET);
 8003b68:	4638      	mov	r0, r7
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	2112      	movs	r1, #18
 8003b6e:	f7fd f891 	bl	8000c94 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FLASH_NSS_GPIO_Port, FLASH_NSS_Pin, GPIO_PIN_SET);
 8003b72:	4630      	mov	r0, r6
 8003b74:	2201      	movs	r2, #1
 8003b76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b7a:	f7fd f88b 	bl	8000c94 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, LCD_NRST_Pin|LCD_NSS_Pin|LCD_NC_D_Pin|LCD_NBACKLIGHT_Pin, GPIO_PIN_RESET);
 8003b7e:	4630      	mov	r0, r6
 8003b80:	2200      	movs	r2, #0
 8003b82:	210f      	movs	r1, #15
 8003b84:	f7fd f886 	bl	8000c94 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin, GPIO_PIN_RESET);
 8003b88:	4658      	mov	r0, fp
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	210e      	movs	r1, #14
 8003b8e:	f7fd f881 	bl	8000c94 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, TestPoint_Pin|TS_NSS_Pin|SI_NRST_Pin, GPIO_PIN_RESET);
 8003b92:	4640      	mov	r0, r8
 8003b94:	2200      	movs	r2, #0
 8003b96:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
 8003b9a:	f7fd f87b 	bl	8000c94 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, TAS_PDN_Pin|TAS_NRST_Pin|MUX_S0_Pin|MUX_S1_Pin 
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	4650      	mov	r0, sl
 8003ba2:	217f      	movs	r1, #127	; 0x7f
 8003ba4:	f7fd f876 	bl	8000c94 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ba8:	2324      	movs	r3, #36	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003baa:	a907      	add	r1, sp, #28
 8003bac:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bae:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003bb2:	e9cd 4909 	strd	r4, r9, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bb6:	f7fc ff7b 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = ESP32_A_HSK_Pin|ESP32_B_HSK_Pin;
 8003bba:	2348      	movs	r3, #72	; 0x48
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bbc:	a907      	add	r1, sp, #28
 8003bbe:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003bc2:	e9cd 3407 	strd	r3, r4, [sp, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bc6:	f7fc ff73 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = ESP32_B_EN_Pin|ESP32_A_EN_Pin;
 8003bca:	2312      	movs	r3, #18
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bcc:	a907      	add	r1, sp, #28
 8003bce:	4638      	mov	r0, r7

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NUserButton_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003bd0:	4f36      	ldr	r7, [pc, #216]	; (8003cac <MX_GPIO_Init+0x1e4>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bd2:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bd6:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bda:	f7fc ff69 	bl	8000ab0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003bde:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(NUserButton_GPIO_Port, &GPIO_InitStruct);
 8003be2:	a907      	add	r1, sp, #28
 8003be4:	4630      	mov	r0, r6
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003be6:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003be8:	e9cd 3707 	strd	r3, r7, [sp, #28]
  HAL_GPIO_Init(NUserButton_GPIO_Port, &GPIO_InitStruct);
 8003bec:	f7fc ff60 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin */
  GPIO_InitStruct.Pin = FLASH_NSS_Pin|LCD_NRST_Pin|LCD_NSS_Pin|LCD_NC_D_Pin 
 8003bf0:	f248 030f 	movw	r3, #32783	; 0x800f
                          |LCD_NBACKLIGHT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bf4:	a907      	add	r1, sp, #28
 8003bf6:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bf8:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bfc:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c00:	f7fc ff56 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin;
 8003c04:	230e      	movs	r3, #14
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c06:	a907      	add	r1, sp, #28
 8003c08:	4658      	mov	r0, fp
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c0a:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c0e:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c12:	f7fc ff4d 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TestPoint_Pin;
 8003c16:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(TestPoint_GPIO_Port, &GPIO_InitStruct);
 8003c1a:	a907      	add	r1, sp, #28
 8003c1c:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c1e:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c22:	e9cd 4909 	strd	r4, r9, [sp, #36]	; 0x24
  HAL_GPIO_Init(TestPoint_GPIO_Port, &GPIO_InitStruct);
 8003c26:	f7fc ff43 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = TS_NSS_Pin|SI_NRST_Pin;
 8003c2a:	f44f 5382 	mov.w	r3, #4160	; 0x1040
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c2e:	a907      	add	r1, sp, #28
 8003c30:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c32:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c36:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c3a:	f7fc ff39 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003c3e:	f44f 7300 	mov.w	r3, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c42:	a907      	add	r1, sp, #28
 8003c44:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c46:	e9cd 3907 	strd	r3, r9, [sp, #28]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c4a:	2305      	movs	r3, #5
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c4c:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c50:	930b      	str	r3, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c52:	f7fc ff2d 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin 
                           PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = TAS_PDN_Pin|TAS_NRST_Pin|MUX_S0_Pin|MUX_S1_Pin 
 8003c56:	237f      	movs	r3, #127	; 0x7f
                          |DAC_FLT_Pin|DAC_DEMP_Pin|DAC_XSMT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c58:	a907      	add	r1, sp, #28
 8003c5a:	4650      	mov	r0, sl
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c5c:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c60:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c64:	f7fc ff24 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SI_INT_Pin;
 8003c68:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(SI_INT_GPIO_Port, &GPIO_InitStruct);
 8003c6a:	a907      	add	r1, sp, #28
 8003c6c:	4640      	mov	r0, r8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c6e:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003c70:	e9cd 3707 	strd	r3, r7, [sp, #28]
  HAL_GPIO_Init(SI_INT_GPIO_Port, &GPIO_InitStruct);
 8003c74:	f7fc ff1c 	bl	8000ab0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003c78:	4622      	mov	r2, r4
 8003c7a:	4621      	mov	r1, r4
 8003c7c:	2017      	movs	r0, #23
 8003c7e:	f7fc fd1f 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003c82:	2017      	movs	r0, #23
 8003c84:	f7fc fd4e 	bl	8000724 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003c88:	4622      	mov	r2, r4
 8003c8a:	4621      	mov	r1, r4
 8003c8c:	2028      	movs	r0, #40	; 0x28
 8003c8e:	f7fc fd17 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003c92:	2028      	movs	r0, #40	; 0x28
 8003c94:	f7fc fd46 	bl	8000724 <HAL_NVIC_EnableIRQ>

}
 8003c98:	b00d      	add	sp, #52	; 0x34
 8003c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c9e:	bf00      	nop
 8003ca0:	40021000 	.word	0x40021000
 8003ca4:	40020800 	.word	0x40020800
 8003ca8:	40023800 	.word	0x40023800
 8003cac:	10210000 	.word	0x10210000
 8003cb0:	40020000 	.word	0x40020000
 8003cb4:	40020400 	.word	0x40020400
 8003cb8:	40020c00 	.word	0x40020c00

08003cbc <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_tx;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003cbc:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8003cbe:	4812      	ldr	r0, [pc, #72]	; (8003d08 <MX_I2C1_Init+0x4c>)
  hi2c1.Init.Timing = 0x6000030D;
 8003cc0:	4a12      	ldr	r2, [pc, #72]	; (8003d0c <MX_I2C1_Init+0x50>)
 8003cc2:	4b13      	ldr	r3, [pc, #76]	; (8003d10 <MX_I2C1_Init+0x54>)
 8003cc4:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	2201      	movs	r2, #1
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
 8003ccc:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003cd0:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003cd4:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003cd8:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003cda:	f7fd f824 	bl	8000d26 <HAL_I2C_Init>
 8003cde:	b108      	cbz	r0, 8003ce4 <MX_I2C1_Init+0x28>
  {
    Error_Handler();
 8003ce0:	f000 f8a0 	bl	8003e24 <Error_Handler>
  }
  /**Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	4808      	ldr	r0, [pc, #32]	; (8003d08 <MX_I2C1_Init+0x4c>)
 8003ce8:	f7fd fac8 	bl	800127c <HAL_I2CEx_ConfigAnalogFilter>
 8003cec:	b108      	cbz	r0, 8003cf2 <MX_I2C1_Init+0x36>
  {
    Error_Handler();
 8003cee:	f000 f899 	bl	8003e24 <Error_Handler>
  }
  /**Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	4804      	ldr	r0, [pc, #16]	; (8003d08 <MX_I2C1_Init+0x4c>)
 8003cf6:	f7fd fae7 	bl	80012c8 <HAL_I2CEx_ConfigDigitalFilter>
 8003cfa:	b118      	cbz	r0, 8003d04 <MX_I2C1_Init+0x48>
  {
    Error_Handler();
  }

}
 8003cfc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003d00:	f000 b890 	b.w	8003e24 <Error_Handler>
}
 8003d04:	bd08      	pop	{r3, pc}
 8003d06:	bf00      	nop
 8003d08:	2003ed54 	.word	0x2003ed54
 8003d0c:	40005400 	.word	0x40005400
 8003d10:	6000030d 	.word	0x6000030d

08003d14 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003d14:	b530      	push	{r4, r5, lr}
 8003d16:	b089      	sub	sp, #36	; 0x24
 8003d18:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d1a:	2214      	movs	r2, #20
 8003d1c:	2100      	movs	r1, #0
 8003d1e:	a803      	add	r0, sp, #12
 8003d20:	f000 fcfc 	bl	800471c <memset>
  if(i2cHandle->Instance==I2C1)
 8003d24:	682a      	ldr	r2, [r5, #0]
 8003d26:	4b38      	ldr	r3, [pc, #224]	; (8003e08 <HAL_I2C_MspInit+0xf4>)
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d16a      	bne.n	8003e02 <HAL_I2C_MspInit+0xee>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d2c:	4c37      	ldr	r4, [pc, #220]	; (8003e0c <HAL_I2C_MspInit+0xf8>)
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d2e:	f44f 7140 	mov.w	r1, #768	; 0x300
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d32:	2001      	movs	r0, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d34:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003d36:	f043 0302 	orr.w	r3, r3, #2
 8003d3a:	6323      	str	r3, [r4, #48]	; 0x30
 8003d3c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	9301      	str	r3, [sp, #4]
 8003d44:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d46:	2312      	movs	r3, #18
 8003d48:	e9cd 1303 	strd	r1, r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d4c:	2303      	movs	r3, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d4e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d50:	e9cd 0305 	strd	r0, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003d54:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d56:	482e      	ldr	r0, [pc, #184]	; (8003e10 <HAL_I2C_MspInit+0xfc>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003d58:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d5a:	f7fc fea9 	bl	8000ab0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003d60:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8003d64:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 8003e20 <HAL_I2C_MspInit+0x10c>
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d68:	f04f 0e40 	mov.w	lr, #64	; 0x40
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d6c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003d70:	6423      	str	r3, [r4, #64]	; 0x40
 8003d72:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8003d74:	4c27      	ldr	r4, [pc, #156]	; (8003e14 <HAL_I2C_MspInit+0x100>)
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8003d7a:	4620      	mov	r0, r4
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d7c:	9302      	str	r3, [sp, #8]
 8003d7e:	9b02      	ldr	r3, [sp, #8]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8003d80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d84:	e9c4 c300 	strd	ip, r3, [r4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d88:	2300      	movs	r3, #0
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d8a:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003d8e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d92:	e9c4 e302 	strd	lr, r3, [r4, #8]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8003d96:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d9a:	e9c4 2308 	strd	r2, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8003d9e:	f7fc fcf9 	bl	8000794 <HAL_DMA_Init>
 8003da2:	b108      	cbz	r0, 8003da8 <HAL_I2C_MspInit+0x94>
    {
      Error_Handler();
 8003da4:	f000 f83e 	bl	8003e24 <Error_Handler>

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream5;
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8003da8:	4a1b      	ldr	r2, [pc, #108]	; (8003e18 <HAL_I2C_MspInit+0x104>)
 8003daa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8003dae:	63ac      	str	r4, [r5, #56]	; 0x38
 8003db0:	63a5      	str	r5, [r4, #56]	; 0x38
    hdma_i2c1_rx.Instance = DMA1_Stream5;
 8003db2:	4c1a      	ldr	r4, [pc, #104]	; (8003e1c <HAL_I2C_MspInit+0x108>)
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8003db4:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003db8:	2300      	movs	r3, #0
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003dba:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8003dbe:	4620      	mov	r0, r4
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003dc0:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003dc4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003dc8:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8003dcc:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003dd0:	e9c4 2308 	strd	r2, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8003dd4:	f7fc fcde 	bl	8000794 <HAL_DMA_Init>
 8003dd8:	b108      	cbz	r0, 8003dde <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 8003dda:	f000 f823 	bl	8003e24 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003dde:	2200      	movs	r2, #0
 8003de0:	201f      	movs	r0, #31
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8003de2:	63ec      	str	r4, [r5, #60]	; 0x3c
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003de4:	4611      	mov	r1, r2
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8003de6:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003de8:	f7fc fc6a 	bl	80006c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003dec:	201f      	movs	r0, #31
 8003dee:	f7fc fc99 	bl	8000724 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8003df2:	2200      	movs	r2, #0
 8003df4:	2020      	movs	r0, #32
 8003df6:	4611      	mov	r1, r2
 8003df8:	f7fc fc62 	bl	80006c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003dfc:	2020      	movs	r0, #32
 8003dfe:	f7fc fc91 	bl	8000724 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003e02:	b009      	add	sp, #36	; 0x24
 8003e04:	bd30      	pop	{r4, r5, pc}
 8003e06:	bf00      	nop
 8003e08:	40005400 	.word	0x40005400
 8003e0c:	40023800 	.word	0x40023800
 8003e10:	40020400 	.word	0x40020400
 8003e14:	2003ecf4 	.word	0x2003ecf4
 8003e18:	40026088 	.word	0x40026088
 8003e1c:	2003ec94 	.word	0x2003ec94
 8003e20:	400260a0 	.word	0x400260a0

08003e24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e24:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
    ToggleLED(LED_Red);
 8003e26:	2001      	movs	r0, #1
 8003e28:	f7ff fd36 	bl	8003898 <ToggleLED>
    HAL_Delay(50);
 8003e2c:	2032      	movs	r0, #50	; 0x32
 8003e2e:	f7fc fc23 	bl	8000678 <HAL_Delay>
    ToggleLED(LED_Red);
 8003e32:	2001      	movs	r0, #1
 8003e34:	f7ff fd30 	bl	8003898 <ToggleLED>
    HAL_Delay(50);
 8003e38:	2032      	movs	r0, #50	; 0x32
 8003e3a:	f7fc fc1d 	bl	8000678 <HAL_Delay>
  while(1) 
 8003e3e:	e7f2      	b.n	8003e26 <Error_Handler+0x2>

08003e40 <SystemClock_Config>:
{
 8003e40:	b510      	push	{r4, lr}
 8003e42:	b0b8      	sub	sp, #224	; 0xe0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003e44:	222c      	movs	r2, #44	; 0x2c
 8003e46:	2100      	movs	r1, #0
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003e48:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003e4a:	a809      	add	r0, sp, #36	; 0x24
 8003e4c:	f000 fc66 	bl	800471c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003e50:	2214      	movs	r2, #20
 8003e52:	2100      	movs	r1, #0
 8003e54:	a802      	add	r0, sp, #8
 8003e56:	f000 fc61 	bl	800471c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003e5a:	2290      	movs	r2, #144	; 0x90
 8003e5c:	2100      	movs	r1, #0
 8003e5e:	a814      	add	r0, sp, #80	; 0x50
 8003e60:	f000 fc5c 	bl	800471c <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e64:	4b26      	ldr	r3, [pc, #152]	; (8003f00 <SystemClock_Config+0xc0>)
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003e66:	2001      	movs	r0, #1
  RCC_OscInitStruct.PLL.PLLN = 432;
 8003e68:	f04f 0c19 	mov.w	ip, #25
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e6e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003e72:	641a      	str	r2, [r3, #64]	; 0x40
 8003e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e7e:	4b21      	ldr	r3, [pc, #132]	; (8003f04 <SystemClock_Config+0xc4>)
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003e8e:	9301      	str	r3, [sp, #4]
 8003e90:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003e92:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003e96:	e9cd 0307 	strd	r0, r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003e9a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e9e:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003ea0:	e9cd 430d 	strd	r4, r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN = 432;
 8003ea4:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003ea8:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 432;
 8003eac:	e9cd c30f 	strd	ip, r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003eb0:	f7fd fa68 	bl	8001384 <HAL_RCC_OscConfig>
 8003eb4:	b108      	cbz	r0, 8003eba <SystemClock_Config+0x7a>
    Error_Handler();
 8003eb6:	f7ff ffb5 	bl	8003e24 <Error_Handler>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003eba:	f7fd fa2b 	bl	8001314 <HAL_PWREx_EnableOverDrive>
 8003ebe:	2800      	cmp	r0, #0
 8003ec0:	d1f9      	bne.n	8003eb6 <SystemClock_Config+0x76>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ec2:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003ec4:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003ec8:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8003eca:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003ecc:	e9cd 3402 	strd	r3, r4, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003ed0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ed4:	e9cd 1305 	strd	r1, r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8003ed8:	2107      	movs	r1, #7
 8003eda:	f7fd fc19 	bl	8001710 <HAL_RCC_ClockConfig>
 8003ede:	2800      	cmp	r0, #0
 8003ee0:	d1e9      	bne.n	8003eb6 <SystemClock_Config+0x76>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2|RCC_PERIPHCLK_I2C1;
 8003ee2:	f44f 1382 	mov.w	r3, #1064960	; 0x104000
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003ee6:	902d      	str	r0, [sp, #180]	; 0xb4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ee8:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2|RCC_PERIPHCLK_I2C1;
 8003eea:	9314      	str	r3, [sp, #80]	; 0x50
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PIN;
 8003eec:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8003ef0:	9324      	str	r3, [sp, #144]	; 0x90
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ef2:	f7fd fca9 	bl	8001848 <HAL_RCCEx_PeriphCLKConfig>
 8003ef6:	2800      	cmp	r0, #0
 8003ef8:	d1dd      	bne.n	8003eb6 <SystemClock_Config+0x76>
}
 8003efa:	b038      	add	sp, #224	; 0xe0
 8003efc:	bd10      	pop	{r4, pc}
 8003efe:	bf00      	nop
 8003f00:	40023800 	.word	0x40023800
 8003f04:	40007000 	.word	0x40007000

08003f08 <main>:
{
 8003f08:	b508      	push	{r3, lr}
  __ASM volatile ("dsb 0xF":::"memory");
 8003f0a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003f0e:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8003f12:	4a2b      	ldr	r2, [pc, #172]	; (8003fc0 <main+0xb8>)
 8003f14:	2100      	movs	r1, #0
 8003f16:	f8c2 1250 	str.w	r1, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8003f1a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003f1e:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8003f22:	6953      	ldr	r3, [r2, #20]
 8003f24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f28:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8003f2a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003f2e:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8003f32:	f8c2 1084 	str.w	r1, [r2, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8003f36:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8003f3a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003f3e:	f643 74e0 	movw	r4, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003f42:	f3c3 00c9 	ubfx	r0, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8003f46:	f3c3 334e 	ubfx	r3, r3, #13, #15
 8003f4a:	015b      	lsls	r3, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003f4c:	ea03 0604 	and.w	r6, r3, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003f50:	4601      	mov	r1, r0
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003f52:	ea46 7581 	orr.w	r5, r6, r1, lsl #30
      } while (ways-- != 0U);
 8003f56:	3901      	subs	r1, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003f58:	f8c2 5260 	str.w	r5, [r2, #608]	; 0x260
      } while (ways-- != 0U);
 8003f5c:	d2f9      	bcs.n	8003f52 <main+0x4a>
    } while(sets-- != 0U);
 8003f5e:	3b20      	subs	r3, #32
 8003f60:	f113 0f20 	cmn.w	r3, #32
 8003f64:	d1f2      	bne.n	8003f4c <main+0x44>
 8003f66:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8003f6a:	6953      	ldr	r3, [r2, #20]
 8003f6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f70:	6153      	str	r3, [r2, #20]
 8003f72:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003f76:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8003f7a:	f7fc fb5f 	bl	800063c <HAL_Init>
  SystemClock_Config();
 8003f7e:	f7ff ff5f 	bl	8003e40 <SystemClock_Config>
  MX_GPIO_Init();
 8003f82:	f7ff fda1 	bl	8003ac8 <MX_GPIO_Init>
  MX_DMA_Init();
 8003f86:	f7ff fcb5 	bl	80038f4 <MX_DMA_Init>
  MX_I2C1_Init();
 8003f8a:	f7ff fe97 	bl	8003cbc <MX_I2C1_Init>
  MX_SAI2_Init();
 8003f8e:	f000 f81f 	bl	8003fd0 <MX_SAI2_Init>
  MX_SPI1_Init();
 8003f92:	f000 f8fd 	bl	8004190 <MX_SPI1_Init>
  MX_SPI2_Init();
 8003f96:	f000 f921 	bl	80041dc <MX_SPI2_Init>
  MX_SPI3_Init();
 8003f9a:	f000 f947 	bl	800422c <MX_SPI3_Init>
  MX_TIM1_Init();
 8003f9e:	f000 fafb 	bl	8004598 <MX_TIM1_Init>
  ILI9341_Initialize(&hspi1, 0);
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	4807      	ldr	r0, [pc, #28]	; (8003fc4 <main+0xbc>)
 8003fa6:	f7fe ffbb 	bl	8002f20 <ILI9341_Initialize>
  HAL_GPIO_WritePin(LCD_NBACKLIGHT_GPIO_Port, LCD_NBACKLIGHT_Pin, GPIO_PIN_RESET); // Backlight on.
 8003faa:	2200      	movs	r2, #0
 8003fac:	2108      	movs	r1, #8
 8003fae:	4806      	ldr	r0, [pc, #24]	; (8003fc8 <main+0xc0>)
 8003fb0:	f7fc fe70 	bl	8000c94 <HAL_GPIO_WritePin>
  XPT2046_Initialize(&hspi2);
 8003fb4:	4805      	ldr	r0, [pc, #20]	; (8003fcc <main+0xc4>)
 8003fb6:	f7ff fc63 	bl	8003880 <XPT2046_Initialize>
  Go();
 8003fba:	f7ff fd37 	bl	8003a2c <Go>
  while (1)
 8003fbe:	e7fe      	b.n	8003fbe <main+0xb6>
 8003fc0:	e000ed00 	.word	0xe000ed00
 8003fc4:	2003efcc 	.word	0x2003efcc
 8003fc8:	40020800 	.word	0x40020800
 8003fcc:	2003f030 	.word	0x2003f030

08003fd0 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8003fd0:	b508      	push	{r3, lr}

  hsai_BlockA2.Instance = SAI2_Block_A;
 8003fd2:	4817      	ldr	r0, [pc, #92]	; (8004030 <MX_SAI2_Init+0x60>)
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8003fd4:	2100      	movs	r1, #0
 8003fd6:	4b17      	ldr	r3, [pc, #92]	; (8004034 <MX_SAI2_Init+0x64>)
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 8003fd8:	2203      	movs	r2, #3
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8003fda:	6081      	str	r1, [r0, #8]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8003fdc:	6181      	str	r1, [r0, #24]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8003fde:	60c1      	str	r1, [r0, #12]
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8003fe0:	62c1      	str	r1, [r0, #44]	; 0x2c
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8003fe2:	e9c0 3100 	strd	r3, r1, [r0]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8003fe6:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8003fea:	61c3      	str	r3, [r0, #28]
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 8003fec:	2302      	movs	r3, #2
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8003fee:	e9c0 1104 	strd	r1, r1, [r0, #16]
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8003ff2:	e9c0 1109 	strd	r1, r1, [r0, #36]	; 0x24
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 8003ff6:	f7fe f85b 	bl	80020b0 <HAL_SAI_InitProtocol>
 8003ffa:	b108      	cbz	r0, 8004000 <MX_SAI2_Init+0x30>
  {
    Error_Handler();
 8003ffc:	f7ff ff12 	bl	8003e24 <Error_Handler>
  }

  hsai_BlockB2.Instance = SAI2_Block_B;
 8004000:	480d      	ldr	r0, [pc, #52]	; (8004038 <MX_SAI2_Init+0x68>)
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8004002:	2203      	movs	r2, #3
 8004004:	4b0d      	ldr	r3, [pc, #52]	; (800403c <MX_SAI2_Init+0x6c>)
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8004006:	2100      	movs	r1, #0
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8004008:	e9c0 3200 	strd	r3, r2, [r0]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 800400c:	2301      	movs	r3, #1
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800400e:	6101      	str	r1, [r0, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8004010:	6181      	str	r1, [r0, #24]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8004012:	6083      	str	r3, [r0, #8]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 8004014:	2302      	movs	r3, #2
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8004016:	60c1      	str	r1, [r0, #12]
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8004018:	62c1      	str	r1, [r0, #44]	; 0x2c
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 800401a:	e9c0 1109 	strd	r1, r1, [r0, #36]	; 0x24
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 800401e:	f7fe f847 	bl	80020b0 <HAL_SAI_InitProtocol>
 8004022:	b118      	cbz	r0, 800402c <MX_SAI2_Init+0x5c>
  {
    Error_Handler();
  }

}
 8004024:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004028:	f7ff befc 	b.w	8003e24 <Error_Handler>
}
 800402c:	bd08      	pop	{r3, pc}
 800402e:	bf00      	nop
 8004030:	2003ee64 	.word	0x2003ee64
 8004034:	40015c04 	.word	0x40015c04
 8004038:	2003eee8 	.word	0x2003eee8
 800403c:	40015c24 	.word	0x40015c24

08004040 <HAL_SAI_MspInit>:
void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8004040:	6802      	ldr	r2, [r0, #0]
 8004042:	4b48      	ldr	r3, [pc, #288]	; (8004164 <HAL_SAI_MspInit+0x124>)
 8004044:	429a      	cmp	r2, r3
{
 8004046:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004048:	4605      	mov	r5, r0
 800404a:	b089      	sub	sp, #36	; 0x24
    if(hsai->Instance==SAI2_Block_A)
 800404c:	d147      	bne.n	80040de <HAL_SAI_MspInit+0x9e>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 800404e:	4846      	ldr	r0, [pc, #280]	; (8004168 <HAL_SAI_MspInit+0x128>)
 8004050:	6803      	ldr	r3, [r0, #0]
 8004052:	b94b      	cbnz	r3, 8004068 <HAL_SAI_MspInit+0x28>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8004054:	4a45      	ldr	r2, [pc, #276]	; (800416c <HAL_SAI_MspInit+0x12c>)
 8004056:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8004058:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800405c:	6451      	str	r1, [r2, #68]	; 0x44
 800405e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004060:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
 8004064:	9201      	str	r2, [sp, #4]
 8004066:	9a01      	ldr	r2, [sp, #4]
    }
    SAI2_client ++;
 8004068:	3301      	adds	r3, #1
    PD13     ------> SAI2_SCK_A
    PE0     ------> SAI2_MCLK_A 
    */
    GPIO_InitStruct.Pin = SAI_A_DATAFROMSTM_Pin|SAI_A_FS_Pin|SAI_A_BCK_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800406a:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800406c:	240a      	movs	r4, #10
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800406e:	2702      	movs	r7, #2
    SAI2_client ++;
 8004070:	6003      	str	r3, [r0, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004072:	f44f 5360 	mov.w	r3, #14336	; 0x3800
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004076:	a903      	add	r1, sp, #12
 8004078:	483d      	ldr	r0, [pc, #244]	; (8004170 <HAL_SAI_MspInit+0x130>)
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800407a:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800407c:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004080:	e9cd 6605 	strd	r6, r6, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004084:	f7fc fd14 	bl	8000ab0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI_A_MCLK_Pin;
 8004088:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
    HAL_GPIO_Init(SAI_A_MCLK_GPIO_Port, &GPIO_InitStruct);
 800408a:	483a      	ldr	r0, [pc, #232]	; (8004174 <HAL_SAI_MspInit+0x134>)
 800408c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800408e:	9407      	str	r4, [sp, #28]

    /* Peripheral DMA init*/
    
    hdma_sai2_a.Instance = DMA2_Stream2;
 8004090:	4c39      	ldr	r4, [pc, #228]	; (8004178 <HAL_SAI_MspInit+0x138>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004092:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004096:	e9cd 6605 	strd	r6, r6, [sp, #20]
    HAL_GPIO_Init(SAI_A_MCLK_GPIO_Port, &GPIO_InitStruct);
 800409a:	f7fc fd09 	bl	8000ab0 <HAL_GPIO_Init>
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_10;
 800409e:	f04f 53a0 	mov.w	r3, #335544320	; 0x14000000
 80040a2:	f8df c0e8 	ldr.w	ip, [pc, #232]	; 800418c <HAL_SAI_MspInit+0x14c>
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80040a6:	f44f 6e80 	mov.w	lr, #1024	; 0x400
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sai2_a.Init.Mode = DMA_NORMAL;
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 80040aa:	4620      	mov	r0, r4
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_10;
 80040ac:	e9c4 c300 	strd	ip, r3, [r4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80040b0:	2340      	movs	r3, #64	; 0x40
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 80040b2:	e9c4 3602 	strd	r3, r6, [r4, #8]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80040b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040ba:	e9c4 e304 	strd	lr, r3, [r4, #16]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80040be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    hdma_sai2_a.Init.Mode = DMA_NORMAL;
 80040c2:	e9c4 3606 	strd	r3, r6, [r4, #24]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 80040c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80040ca:	e9c4 3608 	strd	r3, r6, [r4, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 80040ce:	f7fc fb61 	bl	8000794 <HAL_DMA_Init>
 80040d2:	b108      	cbz	r0, 80040d8 <HAL_SAI_MspInit+0x98>
    {
      Error_Handler();
 80040d4:	f7ff fea6 	bl	8003e24 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 80040d8:	672c      	str	r4, [r5, #112]	; 0x70
 80040da:	63a5      	str	r5, [r4, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 80040dc:	66ec      	str	r4, [r5, #108]	; 0x6c
    }
    if(hsai->Instance==SAI2_Block_B)
 80040de:	682a      	ldr	r2, [r5, #0]
 80040e0:	4b26      	ldr	r3, [pc, #152]	; (800417c <HAL_SAI_MspInit+0x13c>)
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d13c      	bne.n	8004160 <HAL_SAI_MspInit+0x120>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 80040e6:	4820      	ldr	r0, [pc, #128]	; (8004168 <HAL_SAI_MspInit+0x128>)
 80040e8:	6803      	ldr	r3, [r0, #0]
 80040ea:	b94b      	cbnz	r3, 8004100 <HAL_SAI_MspInit+0xc0>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80040ec:	4a1f      	ldr	r2, [pc, #124]	; (800416c <HAL_SAI_MspInit+0x12c>)
 80040ee:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80040f0:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80040f4:	6451      	str	r1, [r2, #68]	; 0x44
 80040f6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80040f8:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
 80040fc:	9202      	str	r2, [sp, #8]
 80040fe:	9a02      	ldr	r2, [sp, #8]
      }
    SAI2_client ++;
 8004100:	3301      	adds	r3, #1
    
    /**SAI2_B_Block_B GPIO Configuration    
    PA0/WKUP     ------> SAI2_SD_B 
    */
    GPIO_InitStruct.Pin = SAI_B_DATATOSTM_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004102:	2201      	movs	r2, #1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004104:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
    HAL_GPIO_Init(SAI_B_DATATOSTM_GPIO_Port, &GPIO_InitStruct);
 8004106:	a903      	add	r1, sp, #12
    SAI2_client ++;
 8004108:	6003      	str	r3, [r0, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800410a:	2302      	movs	r3, #2
    HAL_GPIO_Init(SAI_B_DATATOSTM_GPIO_Port, &GPIO_InitStruct);
 800410c:	481c      	ldr	r0, [pc, #112]	; (8004180 <HAL_SAI_MspInit+0x140>)
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 800410e:	f44f 4780 	mov.w	r7, #16384	; 0x4000
    hdma_sai2_b.Instance = DMA2_Stream1;
 8004112:	4c1c      	ldr	r4, [pc, #112]	; (8004184 <HAL_SAI_MspInit+0x144>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004114:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8004118:	230a      	movs	r3, #10
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800411a:	e9cd 6605 	strd	r6, r6, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800411e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(SAI_B_DATATOSTM_GPIO_Port, &GPIO_InitStruct);
 8004120:	f7fc fcc6 	bl	8000ab0 <HAL_GPIO_Init>
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_10;
 8004124:	f04f 53a0 	mov.w	r3, #335544320	; 0x14000000
 8004128:	4917      	ldr	r1, [pc, #92]	; (8004188 <HAL_SAI_MspInit+0x148>)
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800412a:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_10;
 800412e:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004132:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004136:	e9c4 0304 	strd	r0, r3, [r4, #16]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 800413a:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 800413e:	4620      	mov	r0, r4
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8004140:	e9c4 7306 	strd	r7, r3, [r4, #24]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_HIGH;
 8004144:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8004148:	e9c4 6602 	strd	r6, r6, [r4, #8]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800414c:	e9c4 3608 	strd	r3, r6, [r4, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8004150:	f7fc fb20 	bl	8000794 <HAL_DMA_Init>
 8004154:	b108      	cbz	r0, 800415a <HAL_SAI_MspInit+0x11a>
    {
      Error_Handler();
 8004156:	f7ff fe65 	bl	8003e24 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 800415a:	672c      	str	r4, [r5, #112]	; 0x70
 800415c:	63a5      	str	r5, [r4, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 800415e:	66ec      	str	r4, [r5, #108]	; 0x6c
    }
}
 8004160:	b009      	add	sp, #36	; 0x24
 8004162:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004164:	40015c04 	.word	0x40015c04
 8004168:	2003eda0 	.word	0x2003eda0
 800416c:	40023800 	.word	0x40023800
 8004170:	40020c00 	.word	0x40020c00
 8004174:	40021000 	.word	0x40021000
 8004178:	2003eda4 	.word	0x2003eda4
 800417c:	40015c24 	.word	0x40015c24
 8004180:	40020000 	.word	0x40020000
 8004184:	2003ee04 	.word	0x2003ee04
 8004188:	40026428 	.word	0x40026428
 800418c:	40026440 	.word	0x40026440

08004190 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi3;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004190:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
 8004192:	4810      	ldr	r0, [pc, #64]	; (80041d4 <MX_SPI1_Init+0x44>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004194:	f44f 7382 	mov.w	r3, #260	; 0x104
 8004198:	4a0f      	ldr	r2, [pc, #60]	; (80041d8 <MX_SPI1_Init+0x48>)
 800419a:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800419e:	2300      	movs	r3, #0
 80041a0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80041a4:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80041a8:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041ac:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041ae:	e9c0 2306 	strd	r2, r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 80041b2:	2207      	movs	r2, #7
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80041b4:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80041b8:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80041bc:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80041c0:	2308      	movs	r3, #8
 80041c2:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80041c4:	f7fe f91b 	bl	80023fe <HAL_SPI_Init>
 80041c8:	b118      	cbz	r0, 80041d2 <MX_SPI1_Init+0x42>
  {
    Error_Handler();
  }

}
 80041ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80041ce:	f7ff be29 	b.w	8003e24 <Error_Handler>
}
 80041d2:	bd08      	pop	{r3, pc}
 80041d4:	2003efcc 	.word	0x2003efcc
 80041d8:	40013000 	.word	0x40013000

080041dc <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80041dc:	b508      	push	{r3, lr}

  hspi2.Instance = SPI2;
 80041de:	4811      	ldr	r0, [pc, #68]	; (8004224 <MX_SPI2_Init+0x48>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80041e0:	f44f 7382 	mov.w	r3, #260	; 0x104
 80041e4:	4a10      	ldr	r2, [pc, #64]	; (8004228 <MX_SPI2_Init+0x4c>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_SOFT;
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80041e6:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80041ea:	e9c0 2300 	strd	r2, r3, [r0]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80041ee:	2300      	movs	r3, #0
 80041f0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80041f4:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80041f8:	2220      	movs	r2, #32
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041fa:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80041fc:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi2.Init.CRCPolynomial = 7;
 8004200:	2207      	movs	r2, #7
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004202:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004206:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800420a:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800420e:	2308      	movs	r3, #8
 8004210:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004212:	f7fe f8f4 	bl	80023fe <HAL_SPI_Init>
 8004216:	b118      	cbz	r0, 8004220 <MX_SPI2_Init+0x44>
  {
    Error_Handler();
  }

}
 8004218:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800421c:	f7ff be02 	b.w	8003e24 <Error_Handler>
}
 8004220:	bd08      	pop	{r3, pc}
 8004222:	bf00      	nop
 8004224:	2003f030 	.word	0x2003f030
 8004228:	40003800 	.word	0x40003800

0800422c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800422c:	b508      	push	{r3, lr}

  hspi3.Instance = SPI3;
 800422e:	4810      	ldr	r0, [pc, #64]	; (8004270 <MX_SPI3_Init+0x44>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004230:	f44f 7382 	mov.w	r3, #260	; 0x104
 8004234:	4a0f      	ldr	r2, [pc, #60]	; (8004274 <MX_SPI3_Init+0x48>)
 8004236:	e9c0 2300 	strd	r2, r3, [r0]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800423a:	2300      	movs	r3, #0
 800423c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004240:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004244:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004248:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800424a:	e9c0 2306 	strd	r2, r3, [r0, #24]
  hspi3.Init.CRCPolynomial = 7;
 800424e:	2207      	movs	r2, #7
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004250:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004254:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004258:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800425c:	2308      	movs	r3, #8
 800425e:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004260:	f7fe f8cd 	bl	80023fe <HAL_SPI_Init>
 8004264:	b118      	cbz	r0, 800426e <MX_SPI3_Init+0x42>
  {
    Error_Handler();
  }

}
 8004266:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800426a:	f7ff bddb 	b.w	8003e24 <Error_Handler>
}
 800426e:	bd08      	pop	{r3, pc}
 8004270:	2003f094 	.word	0x2003f094
 8004274:	40003c00 	.word	0x40003c00

08004278 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004278:	b570      	push	{r4, r5, r6, lr}
 800427a:	b08c      	sub	sp, #48	; 0x30
 800427c:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800427e:	2214      	movs	r2, #20
 8004280:	2100      	movs	r1, #0
 8004282:	a807      	add	r0, sp, #28
 8004284:	f000 fa4a 	bl	800471c <memset>
  if(spiHandle->Instance==SPI1)
 8004288:	682b      	ldr	r3, [r5, #0]
 800428a:	4a46      	ldr	r2, [pc, #280]	; (80043a4 <HAL_SPI_MspInit+0x12c>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d142      	bne.n	8004316 <HAL_SPI_MspInit+0x9e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004290:	4b45      	ldr	r3, [pc, #276]	; (80043a8 <HAL_SPI_MspInit+0x130>)
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004292:	26e0      	movs	r6, #224	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004294:	a907      	add	r1, sp, #28
 8004296:	4845      	ldr	r0, [pc, #276]	; (80043ac <HAL_SPI_MspInit+0x134>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004298:	6c5a      	ldr	r2, [r3, #68]	; 0x44

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream5;
 800429a:	4c45      	ldr	r4, [pc, #276]	; (80043b0 <HAL_SPI_MspInit+0x138>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 800429c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80042a0:	645a      	str	r2, [r3, #68]	; 0x44
 80042a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042a4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80042a8:	9201      	str	r2, [sp, #4]
 80042aa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042ae:	f042 0201 	orr.w	r2, r2, #1
 80042b2:	631a      	str	r2, [r3, #48]	; 0x30
 80042b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	9302      	str	r3, [sp, #8]
 80042bc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042be:	2302      	movs	r3, #2
 80042c0:	e9cd 6307 	strd	r6, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80042c4:	2305      	movs	r3, #5
 80042c6:	2603      	movs	r6, #3
 80042c8:	e9cd 630a 	strd	r6, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042cc:	f7fc fbf0 	bl	8000ab0 <HAL_GPIO_Init>
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80042d0:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 80042d4:	f8df c0ec 	ldr.w	ip, [pc, #236]	; 80043c4 <HAL_SPI_MspInit+0x14c>
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80042d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80042dc:	f04f 0e40 	mov.w	lr, #64	; 0x40
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80042e0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80042e4:	4620      	mov	r0, r4
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80042e6:	e9c4 c300 	strd	ip, r3, [r4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80042ea:	2300      	movs	r3, #0
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80042ec:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80042f0:	2204      	movs	r2, #4
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80042f2:	6323      	str	r3, [r4, #48]	; 0x30
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80042f4:	e9c4 e302 	strd	lr, r3, [r4, #8]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80042f8:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80042fc:	e9c4 1208 	strd	r1, r2, [r4, #32]
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8004300:	e9c4 630a 	strd	r6, r3, [r4, #40]	; 0x28
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004304:	f7fc fa46 	bl	8000794 <HAL_DMA_Init>
 8004308:	b108      	cbz	r0, 800430e <HAL_SPI_MspInit+0x96>
    {
      Error_Handler();
 800430a:	f7ff fd8b 	bl	8003e24 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800430e:	656c      	str	r4, [r5, #84]	; 0x54
 8004310:	63a5      	str	r5, [r4, #56]	; 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8004312:	b00c      	add	sp, #48	; 0x30
 8004314:	bd70      	pop	{r4, r5, r6, pc}
  else if(spiHandle->Instance==SPI2)
 8004316:	4a27      	ldr	r2, [pc, #156]	; (80043b4 <HAL_SPI_MspInit+0x13c>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d120      	bne.n	800435e <HAL_SPI_MspInit+0xe6>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800431c:	4b22      	ldr	r3, [pc, #136]	; (80043a8 <HAL_SPI_MspInit+0x130>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800431e:	f44f 4060 	mov.w	r0, #57344	; 0xe000
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004322:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004324:	a907      	add	r1, sp, #28
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004326:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004328:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800432c:	641a      	str	r2, [r3, #64]	; 0x40
 800432e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004330:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004334:	9203      	str	r2, [sp, #12]
 8004336:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004338:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800433a:	f042 0202 	orr.w	r2, r2, #2
 800433e:	631a      	str	r2, [r3, #48]	; 0x30
 8004340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	9304      	str	r3, [sp, #16]
 8004348:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800434a:	2302      	movs	r3, #2
 800434c:	e9cd 0307 	strd	r0, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004350:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004352:	4819      	ldr	r0, [pc, #100]	; (80043b8 <HAL_SPI_MspInit+0x140>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004354:	e9cd 430a 	strd	r4, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004358:	f7fc fbaa 	bl	8000ab0 <HAL_GPIO_Init>
}
 800435c:	e7d9      	b.n	8004312 <HAL_SPI_MspInit+0x9a>
  else if(spiHandle->Instance==SPI3)
 800435e:	4a17      	ldr	r2, [pc, #92]	; (80043bc <HAL_SPI_MspInit+0x144>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d1d6      	bne.n	8004312 <HAL_SPI_MspInit+0x9a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004364:	4b10      	ldr	r3, [pc, #64]	; (80043a8 <HAL_SPI_MspInit+0x130>)
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004366:	2103      	movs	r1, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004368:	4815      	ldr	r0, [pc, #84]	; (80043c0 <HAL_SPI_MspInit+0x148>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 800436a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800436c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004370:	641a      	str	r2, [r3, #64]	; 0x40
 8004372:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004374:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8004378:	9205      	str	r2, [sp, #20]
 800437a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800437c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800437e:	f042 0204 	orr.w	r2, r2, #4
 8004382:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004384:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800438a:	f003 0304 	and.w	r3, r3, #4
 800438e:	9306      	str	r3, [sp, #24]
 8004390:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004392:	2302      	movs	r3, #2
 8004394:	e9cd 2307 	strd	r2, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004398:	2306      	movs	r3, #6
 800439a:	e9cd 130a 	strd	r1, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800439e:	a907      	add	r1, sp, #28
 80043a0:	e7da      	b.n	8004358 <HAL_SPI_MspInit+0xe0>
 80043a2:	bf00      	nop
 80043a4:	40013000 	.word	0x40013000
 80043a8:	40023800 	.word	0x40023800
 80043ac:	40020000 	.word	0x40020000
 80043b0:	2003ef6c 	.word	0x2003ef6c
 80043b4:	40003800 	.word	0x40003800
 80043b8:	40020400 	.word	0x40020400
 80043bc:	40003c00 	.word	0x40003c00
 80043c0:	40020800 	.word	0x40020800
 80043c4:	40026488 	.word	0x40026488

080043c8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80043c8:	4b0a      	ldr	r3, [pc, #40]	; (80043f4 <HAL_MspInit+0x2c>)
{
 80043ca:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 80043cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043ce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80043d2:	641a      	str	r2, [r3, #64]	; 0x40
 80043d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043d6:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80043da:	9200      	str	r2, [sp, #0]
 80043dc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043e4:	645a      	str	r2, [r3, #68]	; 0x44
 80043e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043ec:	9301      	str	r3, [sp, #4]
 80043ee:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043f0:	b002      	add	sp, #8
 80043f2:	4770      	bx	lr
 80043f4:	40023800 	.word	0x40023800

080043f8 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80043f8:	4770      	bx	lr

080043fa <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80043fa:	e7fe      	b.n	80043fa <HardFault_Handler>

080043fc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043fc:	e7fe      	b.n	80043fc <MemManage_Handler>

080043fe <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80043fe:	e7fe      	b.n	80043fe <BusFault_Handler>

08004400 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004400:	e7fe      	b.n	8004400 <UsageFault_Handler>

08004402 <SVC_Handler>:
 8004402:	4770      	bx	lr

08004404 <DebugMon_Handler>:
 8004404:	4770      	bx	lr

08004406 <PendSV_Handler>:
 8004406:	4770      	bx	lr

08004408 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004408:	f7fc b924 	b.w	8000654 <HAL_IncTick>

0800440c <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800440c:	4801      	ldr	r0, [pc, #4]	; (8004414 <DMA1_Stream5_IRQHandler+0x8>)
 800440e:	f7fc ba91 	b.w	8000934 <HAL_DMA_IRQHandler>
 8004412:	bf00      	nop
 8004414:	2003ec94 	.word	0x2003ec94

08004418 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8004418:	4801      	ldr	r0, [pc, #4]	; (8004420 <DMA1_Stream6_IRQHandler+0x8>)
 800441a:	f7fc ba8b 	b.w	8000934 <HAL_DMA_IRQHandler>
 800441e:	bf00      	nop
 8004420:	2003ecf4 	.word	0x2003ecf4

08004424 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8004424:	2020      	movs	r0, #32
 8004426:	f7fc bc43 	b.w	8000cb0 <HAL_GPIO_EXTI_IRQHandler>
	...

0800442c <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800442c:	4801      	ldr	r0, [pc, #4]	; (8004434 <I2C1_EV_IRQHandler+0x8>)
 800442e:	f7fc bccb 	b.w	8000dc8 <HAL_I2C_EV_IRQHandler>
 8004432:	bf00      	nop
 8004434:	2003ed54 	.word	0x2003ed54

08004438 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004438:	4801      	ldr	r0, [pc, #4]	; (8004440 <I2C1_ER_IRQHandler+0x8>)
 800443a:	f7fc bedb 	b.w	80011f4 <HAL_I2C_ER_IRQHandler>
 800443e:	bf00      	nop
 8004440:	2003ed54 	.word	0x2003ed54

08004444 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004444:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004448:	f7fc bc32 	b.w	8000cb0 <HAL_GPIO_EXTI_IRQHandler>

0800444c <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 800444c:	4801      	ldr	r0, [pc, #4]	; (8004454 <DMA2_Stream1_IRQHandler+0x8>)
 800444e:	f7fc ba71 	b.w	8000934 <HAL_DMA_IRQHandler>
 8004452:	bf00      	nop
 8004454:	2003ee04 	.word	0x2003ee04

08004458 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8004458:	4801      	ldr	r0, [pc, #4]	; (8004460 <DMA2_Stream2_IRQHandler+0x8>)
 800445a:	f7fc ba6b 	b.w	8000934 <HAL_DMA_IRQHandler>
 800445e:	bf00      	nop
 8004460:	2003eda4 	.word	0x2003eda4

08004464 <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8004464:	4801      	ldr	r0, [pc, #4]	; (800446c <DMA2_Stream3_IRQHandler+0x8>)
 8004466:	f7fc ba65 	b.w	8000934 <HAL_DMA_IRQHandler>
 800446a:	bf00      	nop
 800446c:	2003f0f8 	.word	0x2003f0f8

08004470 <DMA2_Stream5_IRQHandler>:
void DMA2_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004470:	4801      	ldr	r0, [pc, #4]	; (8004478 <DMA2_Stream5_IRQHandler+0x8>)
 8004472:	f7fc ba5f 	b.w	8000934 <HAL_DMA_IRQHandler>
 8004476:	bf00      	nop
 8004478:	2003ef6c 	.word	0x2003ef6c

0800447c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800447c:	490f      	ldr	r1, [pc, #60]	; (80044bc <SystemInit+0x40>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800447e:	2000      	movs	r0, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004480:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8004484:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004488:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 800448c:	4b0c      	ldr	r3, [pc, #48]	; (80044c0 <SystemInit+0x44>)
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	f042 0201 	orr.w	r2, r2, #1
 8004494:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8004496:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800449e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80044a2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80044a4:	4a07      	ldr	r2, [pc, #28]	; (80044c4 <SystemInit+0x48>)
 80044a6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80044ae:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80044b0:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80044b2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80044b6:	608b      	str	r3, [r1, #8]
#endif
}
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	e000ed00 	.word	0xe000ed00
 80044c0:	40023800 	.word	0x40023800
 80044c4:	24003010 	.word	0x24003010

080044c8 <HAL_TIM_PWM_MspInit>:
  HAL_TIM_MspPostInit(&htim1);

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80044c8:	b537      	push	{r0, r1, r2, r4, r5, lr}

  if(tim_pwmHandle->Instance==TIM1)
 80044ca:	4b1b      	ldr	r3, [pc, #108]	; (8004538 <HAL_TIM_PWM_MspInit+0x70>)
{
 80044cc:	4605      	mov	r5, r0
  if(tim_pwmHandle->Instance==TIM1)
 80044ce:	6802      	ldr	r2, [r0, #0]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d12f      	bne.n	8004534 <HAL_TIM_PWM_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80044d4:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
  
    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream3;
 80044d8:	4c18      	ldr	r4, [pc, #96]	; (800453c <HAL_TIM_PWM_MspInit+0x74>)
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80044da:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80044de:	f44f 3c80 	mov.w	ip, #65536	; 0x10000
    __HAL_RCC_TIM1_CLK_ENABLE();
 80044e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80044e4:	2140      	movs	r1, #64	; 0x40
    __HAL_RCC_TIM1_CLK_ENABLE();
 80044e6:	f042 0201 	orr.w	r2, r2, #1
 80044ea:	645a      	str	r2, [r3, #68]	; 0x44
 80044ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 80044ee:	4a14      	ldr	r2, [pc, #80]	; (8004540 <HAL_TIM_PWM_MspInit+0x78>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 80044f0:	f003 0301 	and.w	r3, r3, #1
 80044f4:	9301      	str	r3, [sp, #4]
 80044f6:	9b01      	ldr	r3, [sp, #4]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 80044f8:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 80044fc:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004500:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004504:	2300      	movs	r3, #0
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004506:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800450a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_tim1_ch1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
    hdma_tim1_ch1.Init.MemBurst = DMA_MBURST_SINGLE;
    hdma_tim1_ch1.Init.PeriphBurst = DMA_PBURST_SINGLE;
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800450e:	4620      	mov	r0, r4
    hdma_tim1_ch1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8004510:	6323      	str	r3, [r4, #48]	; 0x30
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8004512:	e9c4 2306 	strd	r2, r3, [r4, #24]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004516:	2204      	movs	r2, #4
 8004518:	e9c4 c208 	strd	ip, r2, [r4, #32]
    hdma_tim1_ch1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800451c:	2203      	movs	r2, #3
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800451e:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_tim1_ch1.Init.MemBurst = DMA_MBURST_SINGLE;
 8004522:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8004526:	f7fc f935 	bl	8000794 <HAL_DMA_Init>
 800452a:	b108      	cbz	r0, 8004530 <HAL_TIM_PWM_MspInit+0x68>
    {
      Error_Handler();
 800452c:	f7ff fc7a 	bl	8003e24 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8004530:	626c      	str	r4, [r5, #36]	; 0x24
 8004532:	63a5      	str	r5, [r4, #56]	; 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8004534:	b003      	add	sp, #12
 8004536:	bd30      	pop	{r4, r5, pc}
 8004538:	40010000 	.word	0x40010000
 800453c:	2003f0f8 	.word	0x2003f0f8
 8004540:	40026458 	.word	0x40026458

08004544 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004544:	b510      	push	{r4, lr}
 8004546:	b086      	sub	sp, #24
 8004548:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800454a:	2214      	movs	r2, #20
 800454c:	2100      	movs	r1, #0
 800454e:	a801      	add	r0, sp, #4
 8004550:	f000 f8e4 	bl	800471c <memset>
  if(timHandle->Instance==TIM1)
 8004554:	6822      	ldr	r2, [r4, #0]
 8004556:	4b0e      	ldr	r3, [pc, #56]	; (8004590 <HAL_TIM_MspPostInit+0x4c>)
 8004558:	429a      	cmp	r2, r3
 800455a:	d116      	bne.n	800458a <HAL_TIM_MspPostInit+0x46>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800455c:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
    GPIO_InitStruct.Pin = LEDCHAIN_DATA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(LEDCHAIN_DATA_GPIO_Port, &GPIO_InitStruct);
 8004560:	a901      	add	r1, sp, #4
 8004562:	480c      	ldr	r0, [pc, #48]	; (8004594 <HAL_TIM_MspPostInit+0x50>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004564:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004566:	f042 0210 	orr.w	r2, r2, #16
 800456a:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800456c:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004572:	f003 0310 	and.w	r3, r3, #16
 8004576:	9300      	str	r3, [sp, #0]
 8004578:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800457a:	2302      	movs	r3, #2
 800457c:	e9cd 2301 	strd	r2, r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004580:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004582:	2301      	movs	r3, #1
 8004584:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(LEDCHAIN_DATA_GPIO_Port, &GPIO_InitStruct);
 8004586:	f7fc fa93 	bl	8000ab0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800458a:	b006      	add	sp, #24
 800458c:	bd10      	pop	{r4, pc}
 800458e:	bf00      	nop
 8004590:	40010000 	.word	0x40010000
 8004594:	40021000 	.word	0x40021000

08004598 <MX_TIM1_Init>:
{
 8004598:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800459a:	2400      	movs	r4, #0
{
 800459c:	b096      	sub	sp, #88	; 0x58
  TIM_OC_InitTypeDef sConfigOC = {0};
 800459e:	221c      	movs	r2, #28
 80045a0:	4621      	mov	r1, r4
 80045a2:	a804      	add	r0, sp, #16
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045a4:	9403      	str	r4, [sp, #12]
 80045a6:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80045aa:	f000 f8b7 	bl	800471c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80045ae:	222c      	movs	r2, #44	; 0x2c
 80045b0:	4621      	mov	r1, r4
 80045b2:	eb0d 0002 	add.w	r0, sp, r2
 80045b6:	f000 f8b1 	bl	800471c <memset>
  htim1.Instance = TIM1;
 80045ba:	4823      	ldr	r0, [pc, #140]	; (8004648 <MX_TIM1_Init+0xb0>)
 80045bc:	4b23      	ldr	r3, [pc, #140]	; (800464c <MX_TIM1_Init+0xb4>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045be:	6084      	str	r4, [r0, #8]
  htim1.Init.RepetitionCounter = 0;
 80045c0:	6144      	str	r4, [r0, #20]
  htim1.Init.Prescaler = 0;
 80045c2:	e9c0 3400 	strd	r3, r4, [r0]
  htim1.Init.Period = 269;
 80045c6:	f240 130d 	movw	r3, #269	; 0x10d
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045ca:	e9c0 3403 	strd	r3, r4, [r0, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80045ce:	2380      	movs	r3, #128	; 0x80
 80045d0:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80045d2:	f7fe faaf 	bl	8002b34 <HAL_TIM_PWM_Init>
 80045d6:	b108      	cbz	r0, 80045dc <MX_TIM1_Init+0x44>
    Error_Handler();
 80045d8:	f7ff fc24 	bl	8003e24 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80045dc:	a901      	add	r1, sp, #4
 80045de:	481a      	ldr	r0, [pc, #104]	; (8004648 <MX_TIM1_Init+0xb0>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045e0:	9403      	str	r4, [sp, #12]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80045e2:	e9cd 4401 	strd	r4, r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80045e6:	f7fe fb7d 	bl	8002ce4 <HAL_TIMEx_MasterConfigSynchronization>
 80045ea:	b108      	cbz	r0, 80045f0 <MX_TIM1_Init+0x58>
    Error_Handler();
 80045ec:	f7ff fc1a 	bl	8003e24 <Error_Handler>
  sConfigOC.Pulse = 0;
 80045f0:	2400      	movs	r4, #0
 80045f2:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80045f4:	a904      	add	r1, sp, #16
 80045f6:	4814      	ldr	r0, [pc, #80]	; (8004648 <MX_TIM1_Init+0xb0>)
 80045f8:	4622      	mov	r2, r4
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80045fa:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.Pulse = 0;
 80045fc:	e9cd 3404 	strd	r3, r4, [sp, #16]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004600:	e9cd 4406 	strd	r4, r4, [sp, #24]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004604:	e9cd 4408 	strd	r4, r4, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004608:	f7fe fae6 	bl	8002bd8 <HAL_TIM_PWM_ConfigChannel>
 800460c:	b108      	cbz	r0, 8004612 <MX_TIM1_Init+0x7a>
    Error_Handler();
 800460e:	f7ff fc09 	bl	8003e24 <Error_Handler>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004612:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004616:	a90b      	add	r1, sp, #44	; 0x2c
 8004618:	480b      	ldr	r0, [pc, #44]	; (8004648 <MX_TIM1_Init+0xb0>)
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800461a:	940f      	str	r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800461c:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800461e:	9415      	str	r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004620:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004624:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004628:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.DeadTime = 0;
 800462c:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004630:	e9cd 3413 	strd	r3, r4, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004634:	f7fe fb82 	bl	8002d3c <HAL_TIMEx_ConfigBreakDeadTime>
 8004638:	b108      	cbz	r0, 800463e <MX_TIM1_Init+0xa6>
    Error_Handler();
 800463a:	f7ff fbf3 	bl	8003e24 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 800463e:	4802      	ldr	r0, [pc, #8]	; (8004648 <MX_TIM1_Init+0xb0>)
 8004640:	f7ff ff80 	bl	8004544 <HAL_TIM_MspPostInit>
}
 8004644:	b016      	add	sp, #88	; 0x58
 8004646:	bd10      	pop	{r4, pc}
 8004648:	2003f158 	.word	0x2003f158
 800464c:	40010000 	.word	0x40010000

08004650 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004650:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004688 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004654:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004656:	e003      	b.n	8004660 <LoopCopyDataInit>

08004658 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004658:	4b0c      	ldr	r3, [pc, #48]	; (800468c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800465a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800465c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800465e:	3104      	adds	r1, #4

08004660 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004660:	480b      	ldr	r0, [pc, #44]	; (8004690 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004662:	4b0c      	ldr	r3, [pc, #48]	; (8004694 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004664:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004666:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004668:	d3f6      	bcc.n	8004658 <CopyDataInit>
  ldr  r2, =_sbss
 800466a:	4a0b      	ldr	r2, [pc, #44]	; (8004698 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800466c:	e002      	b.n	8004674 <LoopFillZerobss>

0800466e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800466e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004670:	f842 3b04 	str.w	r3, [r2], #4

08004674 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004674:	4b09      	ldr	r3, [pc, #36]	; (800469c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004676:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004678:	d3f9      	bcc.n	800466e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800467a:	f7ff feff 	bl	800447c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800467e:	f000 f819 	bl	80046b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004682:	f7ff fc41 	bl	8003f08 <main>
  bx  lr    
 8004686:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004688:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 800468c:	08008d48 	.word	0x08008d48
  ldr  r0, =_sdata
 8004690:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004694:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8004698:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 800469c:	2003f1ac 	.word	0x2003f1ac

080046a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80046a0:	e7fe      	b.n	80046a0 <ADC_IRQHandler>
	...

080046a4 <calloc>:
 80046a4:	4b02      	ldr	r3, [pc, #8]	; (80046b0 <calloc+0xc>)
 80046a6:	460a      	mov	r2, r1
 80046a8:	4601      	mov	r1, r0
 80046aa:	6818      	ldr	r0, [r3, #0]
 80046ac:	f000 b83e 	b.w	800472c <_calloc_r>
 80046b0:	20000010 	.word	0x20000010

080046b4 <__libc_init_array>:
 80046b4:	b570      	push	{r4, r5, r6, lr}
 80046b6:	4d0d      	ldr	r5, [pc, #52]	; (80046ec <__libc_init_array+0x38>)
 80046b8:	4c0d      	ldr	r4, [pc, #52]	; (80046f0 <__libc_init_array+0x3c>)
 80046ba:	1b64      	subs	r4, r4, r5
 80046bc:	10a4      	asrs	r4, r4, #2
 80046be:	2600      	movs	r6, #0
 80046c0:	42a6      	cmp	r6, r4
 80046c2:	d109      	bne.n	80046d8 <__libc_init_array+0x24>
 80046c4:	4d0b      	ldr	r5, [pc, #44]	; (80046f4 <__libc_init_array+0x40>)
 80046c6:	4c0c      	ldr	r4, [pc, #48]	; (80046f8 <__libc_init_array+0x44>)
 80046c8:	f003 fadc 	bl	8007c84 <_init>
 80046cc:	1b64      	subs	r4, r4, r5
 80046ce:	10a4      	asrs	r4, r4, #2
 80046d0:	2600      	movs	r6, #0
 80046d2:	42a6      	cmp	r6, r4
 80046d4:	d105      	bne.n	80046e2 <__libc_init_array+0x2e>
 80046d6:	bd70      	pop	{r4, r5, r6, pc}
 80046d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80046dc:	4798      	blx	r3
 80046de:	3601      	adds	r6, #1
 80046e0:	e7ee      	b.n	80046c0 <__libc_init_array+0xc>
 80046e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80046e6:	4798      	blx	r3
 80046e8:	3601      	adds	r6, #1
 80046ea:	e7f2      	b.n	80046d2 <__libc_init_array+0x1e>
 80046ec:	08008d40 	.word	0x08008d40
 80046f0:	08008d40 	.word	0x08008d40
 80046f4:	08008d40 	.word	0x08008d40
 80046f8:	08008d44 	.word	0x08008d44

080046fc <malloc>:
 80046fc:	4b02      	ldr	r3, [pc, #8]	; (8004708 <malloc+0xc>)
 80046fe:	4601      	mov	r1, r0
 8004700:	6818      	ldr	r0, [r3, #0]
 8004702:	f000 b895 	b.w	8004830 <_malloc_r>
 8004706:	bf00      	nop
 8004708:	20000010 	.word	0x20000010

0800470c <free>:
 800470c:	4b02      	ldr	r3, [pc, #8]	; (8004718 <free+0xc>)
 800470e:	4601      	mov	r1, r0
 8004710:	6818      	ldr	r0, [r3, #0]
 8004712:	f000 b821 	b.w	8004758 <_free_r>
 8004716:	bf00      	nop
 8004718:	20000010 	.word	0x20000010

0800471c <memset>:
 800471c:	4402      	add	r2, r0
 800471e:	4603      	mov	r3, r0
 8004720:	4293      	cmp	r3, r2
 8004722:	d100      	bne.n	8004726 <memset+0xa>
 8004724:	4770      	bx	lr
 8004726:	f803 1b01 	strb.w	r1, [r3], #1
 800472a:	e7f9      	b.n	8004720 <memset+0x4>

0800472c <_calloc_r>:
 800472c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800472e:	fba1 2402 	umull	r2, r4, r1, r2
 8004732:	b94c      	cbnz	r4, 8004748 <_calloc_r+0x1c>
 8004734:	4611      	mov	r1, r2
 8004736:	9201      	str	r2, [sp, #4]
 8004738:	f000 f87a 	bl	8004830 <_malloc_r>
 800473c:	9a01      	ldr	r2, [sp, #4]
 800473e:	4605      	mov	r5, r0
 8004740:	b930      	cbnz	r0, 8004750 <_calloc_r+0x24>
 8004742:	4628      	mov	r0, r5
 8004744:	b003      	add	sp, #12
 8004746:	bd30      	pop	{r4, r5, pc}
 8004748:	220c      	movs	r2, #12
 800474a:	6002      	str	r2, [r0, #0]
 800474c:	2500      	movs	r5, #0
 800474e:	e7f8      	b.n	8004742 <_calloc_r+0x16>
 8004750:	4621      	mov	r1, r4
 8004752:	f7ff ffe3 	bl	800471c <memset>
 8004756:	e7f4      	b.n	8004742 <_calloc_r+0x16>

08004758 <_free_r>:
 8004758:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800475a:	2900      	cmp	r1, #0
 800475c:	d044      	beq.n	80047e8 <_free_r+0x90>
 800475e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004762:	9001      	str	r0, [sp, #4]
 8004764:	2b00      	cmp	r3, #0
 8004766:	f1a1 0404 	sub.w	r4, r1, #4
 800476a:	bfb8      	it	lt
 800476c:	18e4      	addlt	r4, r4, r3
 800476e:	f001 fba9 	bl	8005ec4 <__malloc_lock>
 8004772:	4a1e      	ldr	r2, [pc, #120]	; (80047ec <_free_r+0x94>)
 8004774:	9801      	ldr	r0, [sp, #4]
 8004776:	6813      	ldr	r3, [r2, #0]
 8004778:	b933      	cbnz	r3, 8004788 <_free_r+0x30>
 800477a:	6063      	str	r3, [r4, #4]
 800477c:	6014      	str	r4, [r2, #0]
 800477e:	b003      	add	sp, #12
 8004780:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004784:	f001 bba4 	b.w	8005ed0 <__malloc_unlock>
 8004788:	42a3      	cmp	r3, r4
 800478a:	d908      	bls.n	800479e <_free_r+0x46>
 800478c:	6825      	ldr	r5, [r4, #0]
 800478e:	1961      	adds	r1, r4, r5
 8004790:	428b      	cmp	r3, r1
 8004792:	bf01      	itttt	eq
 8004794:	6819      	ldreq	r1, [r3, #0]
 8004796:	685b      	ldreq	r3, [r3, #4]
 8004798:	1949      	addeq	r1, r1, r5
 800479a:	6021      	streq	r1, [r4, #0]
 800479c:	e7ed      	b.n	800477a <_free_r+0x22>
 800479e:	461a      	mov	r2, r3
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	b10b      	cbz	r3, 80047a8 <_free_r+0x50>
 80047a4:	42a3      	cmp	r3, r4
 80047a6:	d9fa      	bls.n	800479e <_free_r+0x46>
 80047a8:	6811      	ldr	r1, [r2, #0]
 80047aa:	1855      	adds	r5, r2, r1
 80047ac:	42a5      	cmp	r5, r4
 80047ae:	d10b      	bne.n	80047c8 <_free_r+0x70>
 80047b0:	6824      	ldr	r4, [r4, #0]
 80047b2:	4421      	add	r1, r4
 80047b4:	1854      	adds	r4, r2, r1
 80047b6:	42a3      	cmp	r3, r4
 80047b8:	6011      	str	r1, [r2, #0]
 80047ba:	d1e0      	bne.n	800477e <_free_r+0x26>
 80047bc:	681c      	ldr	r4, [r3, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	6053      	str	r3, [r2, #4]
 80047c2:	4421      	add	r1, r4
 80047c4:	6011      	str	r1, [r2, #0]
 80047c6:	e7da      	b.n	800477e <_free_r+0x26>
 80047c8:	d902      	bls.n	80047d0 <_free_r+0x78>
 80047ca:	230c      	movs	r3, #12
 80047cc:	6003      	str	r3, [r0, #0]
 80047ce:	e7d6      	b.n	800477e <_free_r+0x26>
 80047d0:	6825      	ldr	r5, [r4, #0]
 80047d2:	1961      	adds	r1, r4, r5
 80047d4:	428b      	cmp	r3, r1
 80047d6:	bf04      	itt	eq
 80047d8:	6819      	ldreq	r1, [r3, #0]
 80047da:	685b      	ldreq	r3, [r3, #4]
 80047dc:	6063      	str	r3, [r4, #4]
 80047de:	bf04      	itt	eq
 80047e0:	1949      	addeq	r1, r1, r5
 80047e2:	6021      	streq	r1, [r4, #0]
 80047e4:	6054      	str	r4, [r2, #4]
 80047e6:	e7ca      	b.n	800477e <_free_r+0x26>
 80047e8:	b003      	add	sp, #12
 80047ea:	bd30      	pop	{r4, r5, pc}
 80047ec:	2003f198 	.word	0x2003f198

080047f0 <sbrk_aligned>:
 80047f0:	b570      	push	{r4, r5, r6, lr}
 80047f2:	4e0e      	ldr	r6, [pc, #56]	; (800482c <sbrk_aligned+0x3c>)
 80047f4:	460c      	mov	r4, r1
 80047f6:	6831      	ldr	r1, [r6, #0]
 80047f8:	4605      	mov	r5, r0
 80047fa:	b911      	cbnz	r1, 8004802 <sbrk_aligned+0x12>
 80047fc:	f000 fcce 	bl	800519c <_sbrk_r>
 8004800:	6030      	str	r0, [r6, #0]
 8004802:	4621      	mov	r1, r4
 8004804:	4628      	mov	r0, r5
 8004806:	f000 fcc9 	bl	800519c <_sbrk_r>
 800480a:	1c43      	adds	r3, r0, #1
 800480c:	d00a      	beq.n	8004824 <sbrk_aligned+0x34>
 800480e:	1cc4      	adds	r4, r0, #3
 8004810:	f024 0403 	bic.w	r4, r4, #3
 8004814:	42a0      	cmp	r0, r4
 8004816:	d007      	beq.n	8004828 <sbrk_aligned+0x38>
 8004818:	1a21      	subs	r1, r4, r0
 800481a:	4628      	mov	r0, r5
 800481c:	f000 fcbe 	bl	800519c <_sbrk_r>
 8004820:	3001      	adds	r0, #1
 8004822:	d101      	bne.n	8004828 <sbrk_aligned+0x38>
 8004824:	f04f 34ff 	mov.w	r4, #4294967295
 8004828:	4620      	mov	r0, r4
 800482a:	bd70      	pop	{r4, r5, r6, pc}
 800482c:	2003f19c 	.word	0x2003f19c

08004830 <_malloc_r>:
 8004830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004834:	1ccd      	adds	r5, r1, #3
 8004836:	f025 0503 	bic.w	r5, r5, #3
 800483a:	3508      	adds	r5, #8
 800483c:	2d0c      	cmp	r5, #12
 800483e:	bf38      	it	cc
 8004840:	250c      	movcc	r5, #12
 8004842:	2d00      	cmp	r5, #0
 8004844:	4607      	mov	r7, r0
 8004846:	db01      	blt.n	800484c <_malloc_r+0x1c>
 8004848:	42a9      	cmp	r1, r5
 800484a:	d905      	bls.n	8004858 <_malloc_r+0x28>
 800484c:	230c      	movs	r3, #12
 800484e:	603b      	str	r3, [r7, #0]
 8004850:	2600      	movs	r6, #0
 8004852:	4630      	mov	r0, r6
 8004854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004858:	4e2e      	ldr	r6, [pc, #184]	; (8004914 <_malloc_r+0xe4>)
 800485a:	f001 fb33 	bl	8005ec4 <__malloc_lock>
 800485e:	6833      	ldr	r3, [r6, #0]
 8004860:	461c      	mov	r4, r3
 8004862:	bb34      	cbnz	r4, 80048b2 <_malloc_r+0x82>
 8004864:	4629      	mov	r1, r5
 8004866:	4638      	mov	r0, r7
 8004868:	f7ff ffc2 	bl	80047f0 <sbrk_aligned>
 800486c:	1c43      	adds	r3, r0, #1
 800486e:	4604      	mov	r4, r0
 8004870:	d14d      	bne.n	800490e <_malloc_r+0xde>
 8004872:	6834      	ldr	r4, [r6, #0]
 8004874:	4626      	mov	r6, r4
 8004876:	2e00      	cmp	r6, #0
 8004878:	d140      	bne.n	80048fc <_malloc_r+0xcc>
 800487a:	6823      	ldr	r3, [r4, #0]
 800487c:	4631      	mov	r1, r6
 800487e:	4638      	mov	r0, r7
 8004880:	eb04 0803 	add.w	r8, r4, r3
 8004884:	f000 fc8a 	bl	800519c <_sbrk_r>
 8004888:	4580      	cmp	r8, r0
 800488a:	d13a      	bne.n	8004902 <_malloc_r+0xd2>
 800488c:	6821      	ldr	r1, [r4, #0]
 800488e:	3503      	adds	r5, #3
 8004890:	1a6d      	subs	r5, r5, r1
 8004892:	f025 0503 	bic.w	r5, r5, #3
 8004896:	3508      	adds	r5, #8
 8004898:	2d0c      	cmp	r5, #12
 800489a:	bf38      	it	cc
 800489c:	250c      	movcc	r5, #12
 800489e:	4629      	mov	r1, r5
 80048a0:	4638      	mov	r0, r7
 80048a2:	f7ff ffa5 	bl	80047f0 <sbrk_aligned>
 80048a6:	3001      	adds	r0, #1
 80048a8:	d02b      	beq.n	8004902 <_malloc_r+0xd2>
 80048aa:	6823      	ldr	r3, [r4, #0]
 80048ac:	442b      	add	r3, r5
 80048ae:	6023      	str	r3, [r4, #0]
 80048b0:	e00e      	b.n	80048d0 <_malloc_r+0xa0>
 80048b2:	6822      	ldr	r2, [r4, #0]
 80048b4:	1b52      	subs	r2, r2, r5
 80048b6:	d41e      	bmi.n	80048f6 <_malloc_r+0xc6>
 80048b8:	2a0b      	cmp	r2, #11
 80048ba:	d916      	bls.n	80048ea <_malloc_r+0xba>
 80048bc:	1961      	adds	r1, r4, r5
 80048be:	42a3      	cmp	r3, r4
 80048c0:	6025      	str	r5, [r4, #0]
 80048c2:	bf18      	it	ne
 80048c4:	6059      	strne	r1, [r3, #4]
 80048c6:	6863      	ldr	r3, [r4, #4]
 80048c8:	bf08      	it	eq
 80048ca:	6031      	streq	r1, [r6, #0]
 80048cc:	5162      	str	r2, [r4, r5]
 80048ce:	604b      	str	r3, [r1, #4]
 80048d0:	4638      	mov	r0, r7
 80048d2:	f104 060b 	add.w	r6, r4, #11
 80048d6:	f001 fafb 	bl	8005ed0 <__malloc_unlock>
 80048da:	f026 0607 	bic.w	r6, r6, #7
 80048de:	1d23      	adds	r3, r4, #4
 80048e0:	1af2      	subs	r2, r6, r3
 80048e2:	d0b6      	beq.n	8004852 <_malloc_r+0x22>
 80048e4:	1b9b      	subs	r3, r3, r6
 80048e6:	50a3      	str	r3, [r4, r2]
 80048e8:	e7b3      	b.n	8004852 <_malloc_r+0x22>
 80048ea:	6862      	ldr	r2, [r4, #4]
 80048ec:	42a3      	cmp	r3, r4
 80048ee:	bf0c      	ite	eq
 80048f0:	6032      	streq	r2, [r6, #0]
 80048f2:	605a      	strne	r2, [r3, #4]
 80048f4:	e7ec      	b.n	80048d0 <_malloc_r+0xa0>
 80048f6:	4623      	mov	r3, r4
 80048f8:	6864      	ldr	r4, [r4, #4]
 80048fa:	e7b2      	b.n	8004862 <_malloc_r+0x32>
 80048fc:	4634      	mov	r4, r6
 80048fe:	6876      	ldr	r6, [r6, #4]
 8004900:	e7b9      	b.n	8004876 <_malloc_r+0x46>
 8004902:	230c      	movs	r3, #12
 8004904:	603b      	str	r3, [r7, #0]
 8004906:	4638      	mov	r0, r7
 8004908:	f001 fae2 	bl	8005ed0 <__malloc_unlock>
 800490c:	e7a1      	b.n	8004852 <_malloc_r+0x22>
 800490e:	6025      	str	r5, [r4, #0]
 8004910:	e7de      	b.n	80048d0 <_malloc_r+0xa0>
 8004912:	bf00      	nop
 8004914:	2003f198 	.word	0x2003f198

08004918 <__cvt>:
 8004918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800491a:	ed2d 8b02 	vpush	{d8}
 800491e:	eeb0 8b40 	vmov.f64	d8, d0
 8004922:	b085      	sub	sp, #20
 8004924:	4617      	mov	r7, r2
 8004926:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004928:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800492a:	ee18 2a90 	vmov	r2, s17
 800492e:	f025 0520 	bic.w	r5, r5, #32
 8004932:	2a00      	cmp	r2, #0
 8004934:	bfb6      	itet	lt
 8004936:	222d      	movlt	r2, #45	; 0x2d
 8004938:	2200      	movge	r2, #0
 800493a:	eeb1 8b40 	vneglt.f64	d8, d0
 800493e:	2d46      	cmp	r5, #70	; 0x46
 8004940:	460c      	mov	r4, r1
 8004942:	701a      	strb	r2, [r3, #0]
 8004944:	d004      	beq.n	8004950 <__cvt+0x38>
 8004946:	2d45      	cmp	r5, #69	; 0x45
 8004948:	d100      	bne.n	800494c <__cvt+0x34>
 800494a:	3401      	adds	r4, #1
 800494c:	2102      	movs	r1, #2
 800494e:	e000      	b.n	8004952 <__cvt+0x3a>
 8004950:	2103      	movs	r1, #3
 8004952:	ab03      	add	r3, sp, #12
 8004954:	9301      	str	r3, [sp, #4]
 8004956:	ab02      	add	r3, sp, #8
 8004958:	9300      	str	r3, [sp, #0]
 800495a:	4622      	mov	r2, r4
 800495c:	4633      	mov	r3, r6
 800495e:	eeb0 0b48 	vmov.f64	d0, d8
 8004962:	f000 fd1d 	bl	80053a0 <_dtoa_r>
 8004966:	2d47      	cmp	r5, #71	; 0x47
 8004968:	d101      	bne.n	800496e <__cvt+0x56>
 800496a:	07fb      	lsls	r3, r7, #31
 800496c:	d51a      	bpl.n	80049a4 <__cvt+0x8c>
 800496e:	2d46      	cmp	r5, #70	; 0x46
 8004970:	eb00 0204 	add.w	r2, r0, r4
 8004974:	d10c      	bne.n	8004990 <__cvt+0x78>
 8004976:	7803      	ldrb	r3, [r0, #0]
 8004978:	2b30      	cmp	r3, #48	; 0x30
 800497a:	d107      	bne.n	800498c <__cvt+0x74>
 800497c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004984:	bf1c      	itt	ne
 8004986:	f1c4 0401 	rsbne	r4, r4, #1
 800498a:	6034      	strne	r4, [r6, #0]
 800498c:	6833      	ldr	r3, [r6, #0]
 800498e:	441a      	add	r2, r3
 8004990:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004998:	bf08      	it	eq
 800499a:	9203      	streq	r2, [sp, #12]
 800499c:	2130      	movs	r1, #48	; 0x30
 800499e:	9b03      	ldr	r3, [sp, #12]
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d307      	bcc.n	80049b4 <__cvt+0x9c>
 80049a4:	9b03      	ldr	r3, [sp, #12]
 80049a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80049a8:	1a1b      	subs	r3, r3, r0
 80049aa:	6013      	str	r3, [r2, #0]
 80049ac:	b005      	add	sp, #20
 80049ae:	ecbd 8b02 	vpop	{d8}
 80049b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049b4:	1c5c      	adds	r4, r3, #1
 80049b6:	9403      	str	r4, [sp, #12]
 80049b8:	7019      	strb	r1, [r3, #0]
 80049ba:	e7f0      	b.n	800499e <__cvt+0x86>

080049bc <__exponent>:
 80049bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049be:	4603      	mov	r3, r0
 80049c0:	2900      	cmp	r1, #0
 80049c2:	bfb8      	it	lt
 80049c4:	4249      	neglt	r1, r1
 80049c6:	f803 2b02 	strb.w	r2, [r3], #2
 80049ca:	bfb4      	ite	lt
 80049cc:	222d      	movlt	r2, #45	; 0x2d
 80049ce:	222b      	movge	r2, #43	; 0x2b
 80049d0:	2909      	cmp	r1, #9
 80049d2:	7042      	strb	r2, [r0, #1]
 80049d4:	dd2a      	ble.n	8004a2c <__exponent+0x70>
 80049d6:	f10d 0407 	add.w	r4, sp, #7
 80049da:	46a4      	mov	ip, r4
 80049dc:	270a      	movs	r7, #10
 80049de:	46a6      	mov	lr, r4
 80049e0:	460a      	mov	r2, r1
 80049e2:	fb91 f6f7 	sdiv	r6, r1, r7
 80049e6:	fb07 1516 	mls	r5, r7, r6, r1
 80049ea:	3530      	adds	r5, #48	; 0x30
 80049ec:	2a63      	cmp	r2, #99	; 0x63
 80049ee:	f104 34ff 	add.w	r4, r4, #4294967295
 80049f2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80049f6:	4631      	mov	r1, r6
 80049f8:	dcf1      	bgt.n	80049de <__exponent+0x22>
 80049fa:	3130      	adds	r1, #48	; 0x30
 80049fc:	f1ae 0502 	sub.w	r5, lr, #2
 8004a00:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004a04:	1c44      	adds	r4, r0, #1
 8004a06:	4629      	mov	r1, r5
 8004a08:	4561      	cmp	r1, ip
 8004a0a:	d30a      	bcc.n	8004a22 <__exponent+0x66>
 8004a0c:	f10d 0209 	add.w	r2, sp, #9
 8004a10:	eba2 020e 	sub.w	r2, r2, lr
 8004a14:	4565      	cmp	r5, ip
 8004a16:	bf88      	it	hi
 8004a18:	2200      	movhi	r2, #0
 8004a1a:	4413      	add	r3, r2
 8004a1c:	1a18      	subs	r0, r3, r0
 8004a1e:	b003      	add	sp, #12
 8004a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a26:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004a2a:	e7ed      	b.n	8004a08 <__exponent+0x4c>
 8004a2c:	2330      	movs	r3, #48	; 0x30
 8004a2e:	3130      	adds	r1, #48	; 0x30
 8004a30:	7083      	strb	r3, [r0, #2]
 8004a32:	70c1      	strb	r1, [r0, #3]
 8004a34:	1d03      	adds	r3, r0, #4
 8004a36:	e7f1      	b.n	8004a1c <__exponent+0x60>

08004a38 <_printf_float>:
 8004a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a3c:	b08b      	sub	sp, #44	; 0x2c
 8004a3e:	460c      	mov	r4, r1
 8004a40:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8004a44:	4616      	mov	r6, r2
 8004a46:	461f      	mov	r7, r3
 8004a48:	4605      	mov	r5, r0
 8004a4a:	f001 fa17 	bl	8005e7c <_localeconv_r>
 8004a4e:	f8d0 b000 	ldr.w	fp, [r0]
 8004a52:	4658      	mov	r0, fp
 8004a54:	f7fb fbf4 	bl	8000240 <strlen>
 8004a58:	2300      	movs	r3, #0
 8004a5a:	9308      	str	r3, [sp, #32]
 8004a5c:	f8d8 3000 	ldr.w	r3, [r8]
 8004a60:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004a64:	6822      	ldr	r2, [r4, #0]
 8004a66:	3307      	adds	r3, #7
 8004a68:	f023 0307 	bic.w	r3, r3, #7
 8004a6c:	f103 0108 	add.w	r1, r3, #8
 8004a70:	f8c8 1000 	str.w	r1, [r8]
 8004a74:	4682      	mov	sl, r0
 8004a76:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004a7a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8004a7e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8004ce0 <_printf_float+0x2a8>
 8004a82:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8004a86:	eeb0 6bc0 	vabs.f64	d6, d0
 8004a8a:	eeb4 6b47 	vcmp.f64	d6, d7
 8004a8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a92:	dd24      	ble.n	8004ade <_printf_float+0xa6>
 8004a94:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a9c:	d502      	bpl.n	8004aa4 <_printf_float+0x6c>
 8004a9e:	232d      	movs	r3, #45	; 0x2d
 8004aa0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004aa4:	4b90      	ldr	r3, [pc, #576]	; (8004ce8 <_printf_float+0x2b0>)
 8004aa6:	4891      	ldr	r0, [pc, #580]	; (8004cec <_printf_float+0x2b4>)
 8004aa8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004aac:	bf94      	ite	ls
 8004aae:	4698      	movls	r8, r3
 8004ab0:	4680      	movhi	r8, r0
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	6123      	str	r3, [r4, #16]
 8004ab6:	f022 0204 	bic.w	r2, r2, #4
 8004aba:	2300      	movs	r3, #0
 8004abc:	6022      	str	r2, [r4, #0]
 8004abe:	9304      	str	r3, [sp, #16]
 8004ac0:	9700      	str	r7, [sp, #0]
 8004ac2:	4633      	mov	r3, r6
 8004ac4:	aa09      	add	r2, sp, #36	; 0x24
 8004ac6:	4621      	mov	r1, r4
 8004ac8:	4628      	mov	r0, r5
 8004aca:	f000 f9d3 	bl	8004e74 <_printf_common>
 8004ace:	3001      	adds	r0, #1
 8004ad0:	f040 808a 	bne.w	8004be8 <_printf_float+0x1b0>
 8004ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ad8:	b00b      	add	sp, #44	; 0x2c
 8004ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ade:	eeb4 0b40 	vcmp.f64	d0, d0
 8004ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ae6:	d709      	bvc.n	8004afc <_printf_float+0xc4>
 8004ae8:	ee10 3a90 	vmov	r3, s1
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	bfbc      	itt	lt
 8004af0:	232d      	movlt	r3, #45	; 0x2d
 8004af2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004af6:	487e      	ldr	r0, [pc, #504]	; (8004cf0 <_printf_float+0x2b8>)
 8004af8:	4b7e      	ldr	r3, [pc, #504]	; (8004cf4 <_printf_float+0x2bc>)
 8004afa:	e7d5      	b.n	8004aa8 <_printf_float+0x70>
 8004afc:	6863      	ldr	r3, [r4, #4]
 8004afe:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004b02:	9104      	str	r1, [sp, #16]
 8004b04:	1c59      	adds	r1, r3, #1
 8004b06:	d13c      	bne.n	8004b82 <_printf_float+0x14a>
 8004b08:	2306      	movs	r3, #6
 8004b0a:	6063      	str	r3, [r4, #4]
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	9303      	str	r3, [sp, #12]
 8004b10:	ab08      	add	r3, sp, #32
 8004b12:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004b16:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004b1a:	ab07      	add	r3, sp, #28
 8004b1c:	6861      	ldr	r1, [r4, #4]
 8004b1e:	9300      	str	r3, [sp, #0]
 8004b20:	6022      	str	r2, [r4, #0]
 8004b22:	f10d 031b 	add.w	r3, sp, #27
 8004b26:	4628      	mov	r0, r5
 8004b28:	f7ff fef6 	bl	8004918 <__cvt>
 8004b2c:	9b04      	ldr	r3, [sp, #16]
 8004b2e:	9907      	ldr	r1, [sp, #28]
 8004b30:	2b47      	cmp	r3, #71	; 0x47
 8004b32:	4680      	mov	r8, r0
 8004b34:	d108      	bne.n	8004b48 <_printf_float+0x110>
 8004b36:	1cc8      	adds	r0, r1, #3
 8004b38:	db02      	blt.n	8004b40 <_printf_float+0x108>
 8004b3a:	6863      	ldr	r3, [r4, #4]
 8004b3c:	4299      	cmp	r1, r3
 8004b3e:	dd41      	ble.n	8004bc4 <_printf_float+0x18c>
 8004b40:	f1a9 0902 	sub.w	r9, r9, #2
 8004b44:	fa5f f989 	uxtb.w	r9, r9
 8004b48:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004b4c:	d820      	bhi.n	8004b90 <_printf_float+0x158>
 8004b4e:	3901      	subs	r1, #1
 8004b50:	464a      	mov	r2, r9
 8004b52:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004b56:	9107      	str	r1, [sp, #28]
 8004b58:	f7ff ff30 	bl	80049bc <__exponent>
 8004b5c:	9a08      	ldr	r2, [sp, #32]
 8004b5e:	9004      	str	r0, [sp, #16]
 8004b60:	1813      	adds	r3, r2, r0
 8004b62:	2a01      	cmp	r2, #1
 8004b64:	6123      	str	r3, [r4, #16]
 8004b66:	dc02      	bgt.n	8004b6e <_printf_float+0x136>
 8004b68:	6822      	ldr	r2, [r4, #0]
 8004b6a:	07d2      	lsls	r2, r2, #31
 8004b6c:	d501      	bpl.n	8004b72 <_printf_float+0x13a>
 8004b6e:	3301      	adds	r3, #1
 8004b70:	6123      	str	r3, [r4, #16]
 8004b72:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d0a2      	beq.n	8004ac0 <_printf_float+0x88>
 8004b7a:	232d      	movs	r3, #45	; 0x2d
 8004b7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b80:	e79e      	b.n	8004ac0 <_printf_float+0x88>
 8004b82:	9904      	ldr	r1, [sp, #16]
 8004b84:	2947      	cmp	r1, #71	; 0x47
 8004b86:	d1c1      	bne.n	8004b0c <_printf_float+0xd4>
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d1bf      	bne.n	8004b0c <_printf_float+0xd4>
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e7bc      	b.n	8004b0a <_printf_float+0xd2>
 8004b90:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004b94:	d118      	bne.n	8004bc8 <_printf_float+0x190>
 8004b96:	2900      	cmp	r1, #0
 8004b98:	6863      	ldr	r3, [r4, #4]
 8004b9a:	dd0b      	ble.n	8004bb4 <_printf_float+0x17c>
 8004b9c:	6121      	str	r1, [r4, #16]
 8004b9e:	b913      	cbnz	r3, 8004ba6 <_printf_float+0x16e>
 8004ba0:	6822      	ldr	r2, [r4, #0]
 8004ba2:	07d0      	lsls	r0, r2, #31
 8004ba4:	d502      	bpl.n	8004bac <_printf_float+0x174>
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	440b      	add	r3, r1
 8004baa:	6123      	str	r3, [r4, #16]
 8004bac:	2300      	movs	r3, #0
 8004bae:	65a1      	str	r1, [r4, #88]	; 0x58
 8004bb0:	9304      	str	r3, [sp, #16]
 8004bb2:	e7de      	b.n	8004b72 <_printf_float+0x13a>
 8004bb4:	b913      	cbnz	r3, 8004bbc <_printf_float+0x184>
 8004bb6:	6822      	ldr	r2, [r4, #0]
 8004bb8:	07d2      	lsls	r2, r2, #31
 8004bba:	d501      	bpl.n	8004bc0 <_printf_float+0x188>
 8004bbc:	3302      	adds	r3, #2
 8004bbe:	e7f4      	b.n	8004baa <_printf_float+0x172>
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e7f2      	b.n	8004baa <_printf_float+0x172>
 8004bc4:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004bc8:	9b08      	ldr	r3, [sp, #32]
 8004bca:	4299      	cmp	r1, r3
 8004bcc:	db05      	blt.n	8004bda <_printf_float+0x1a2>
 8004bce:	6823      	ldr	r3, [r4, #0]
 8004bd0:	6121      	str	r1, [r4, #16]
 8004bd2:	07d8      	lsls	r0, r3, #31
 8004bd4:	d5ea      	bpl.n	8004bac <_printf_float+0x174>
 8004bd6:	1c4b      	adds	r3, r1, #1
 8004bd8:	e7e7      	b.n	8004baa <_printf_float+0x172>
 8004bda:	2900      	cmp	r1, #0
 8004bdc:	bfd4      	ite	le
 8004bde:	f1c1 0202 	rsble	r2, r1, #2
 8004be2:	2201      	movgt	r2, #1
 8004be4:	4413      	add	r3, r2
 8004be6:	e7e0      	b.n	8004baa <_printf_float+0x172>
 8004be8:	6823      	ldr	r3, [r4, #0]
 8004bea:	055a      	lsls	r2, r3, #21
 8004bec:	d407      	bmi.n	8004bfe <_printf_float+0x1c6>
 8004bee:	6923      	ldr	r3, [r4, #16]
 8004bf0:	4642      	mov	r2, r8
 8004bf2:	4631      	mov	r1, r6
 8004bf4:	4628      	mov	r0, r5
 8004bf6:	47b8      	blx	r7
 8004bf8:	3001      	adds	r0, #1
 8004bfa:	d12a      	bne.n	8004c52 <_printf_float+0x21a>
 8004bfc:	e76a      	b.n	8004ad4 <_printf_float+0x9c>
 8004bfe:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004c02:	f240 80e2 	bls.w	8004dca <_printf_float+0x392>
 8004c06:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004c0a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c12:	d133      	bne.n	8004c7c <_printf_float+0x244>
 8004c14:	4a38      	ldr	r2, [pc, #224]	; (8004cf8 <_printf_float+0x2c0>)
 8004c16:	2301      	movs	r3, #1
 8004c18:	4631      	mov	r1, r6
 8004c1a:	4628      	mov	r0, r5
 8004c1c:	47b8      	blx	r7
 8004c1e:	3001      	adds	r0, #1
 8004c20:	f43f af58 	beq.w	8004ad4 <_printf_float+0x9c>
 8004c24:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	db02      	blt.n	8004c32 <_printf_float+0x1fa>
 8004c2c:	6823      	ldr	r3, [r4, #0]
 8004c2e:	07d8      	lsls	r0, r3, #31
 8004c30:	d50f      	bpl.n	8004c52 <_printf_float+0x21a>
 8004c32:	4653      	mov	r3, sl
 8004c34:	465a      	mov	r2, fp
 8004c36:	4631      	mov	r1, r6
 8004c38:	4628      	mov	r0, r5
 8004c3a:	47b8      	blx	r7
 8004c3c:	3001      	adds	r0, #1
 8004c3e:	f43f af49 	beq.w	8004ad4 <_printf_float+0x9c>
 8004c42:	f04f 0800 	mov.w	r8, #0
 8004c46:	f104 091a 	add.w	r9, r4, #26
 8004c4a:	9b08      	ldr	r3, [sp, #32]
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	4543      	cmp	r3, r8
 8004c50:	dc09      	bgt.n	8004c66 <_printf_float+0x22e>
 8004c52:	6823      	ldr	r3, [r4, #0]
 8004c54:	079b      	lsls	r3, r3, #30
 8004c56:	f100 8108 	bmi.w	8004e6a <_printf_float+0x432>
 8004c5a:	68e0      	ldr	r0, [r4, #12]
 8004c5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c5e:	4298      	cmp	r0, r3
 8004c60:	bfb8      	it	lt
 8004c62:	4618      	movlt	r0, r3
 8004c64:	e738      	b.n	8004ad8 <_printf_float+0xa0>
 8004c66:	2301      	movs	r3, #1
 8004c68:	464a      	mov	r2, r9
 8004c6a:	4631      	mov	r1, r6
 8004c6c:	4628      	mov	r0, r5
 8004c6e:	47b8      	blx	r7
 8004c70:	3001      	adds	r0, #1
 8004c72:	f43f af2f 	beq.w	8004ad4 <_printf_float+0x9c>
 8004c76:	f108 0801 	add.w	r8, r8, #1
 8004c7a:	e7e6      	b.n	8004c4a <_printf_float+0x212>
 8004c7c:	9b07      	ldr	r3, [sp, #28]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	dc3c      	bgt.n	8004cfc <_printf_float+0x2c4>
 8004c82:	4a1d      	ldr	r2, [pc, #116]	; (8004cf8 <_printf_float+0x2c0>)
 8004c84:	2301      	movs	r3, #1
 8004c86:	4631      	mov	r1, r6
 8004c88:	4628      	mov	r0, r5
 8004c8a:	47b8      	blx	r7
 8004c8c:	3001      	adds	r0, #1
 8004c8e:	f43f af21 	beq.w	8004ad4 <_printf_float+0x9c>
 8004c92:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	d102      	bne.n	8004ca0 <_printf_float+0x268>
 8004c9a:	6823      	ldr	r3, [r4, #0]
 8004c9c:	07d9      	lsls	r1, r3, #31
 8004c9e:	d5d8      	bpl.n	8004c52 <_printf_float+0x21a>
 8004ca0:	4653      	mov	r3, sl
 8004ca2:	465a      	mov	r2, fp
 8004ca4:	4631      	mov	r1, r6
 8004ca6:	4628      	mov	r0, r5
 8004ca8:	47b8      	blx	r7
 8004caa:	3001      	adds	r0, #1
 8004cac:	f43f af12 	beq.w	8004ad4 <_printf_float+0x9c>
 8004cb0:	f04f 0900 	mov.w	r9, #0
 8004cb4:	f104 0a1a 	add.w	sl, r4, #26
 8004cb8:	9b07      	ldr	r3, [sp, #28]
 8004cba:	425b      	negs	r3, r3
 8004cbc:	454b      	cmp	r3, r9
 8004cbe:	dc01      	bgt.n	8004cc4 <_printf_float+0x28c>
 8004cc0:	9b08      	ldr	r3, [sp, #32]
 8004cc2:	e795      	b.n	8004bf0 <_printf_float+0x1b8>
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	4652      	mov	r2, sl
 8004cc8:	4631      	mov	r1, r6
 8004cca:	4628      	mov	r0, r5
 8004ccc:	47b8      	blx	r7
 8004cce:	3001      	adds	r0, #1
 8004cd0:	f43f af00 	beq.w	8004ad4 <_printf_float+0x9c>
 8004cd4:	f109 0901 	add.w	r9, r9, #1
 8004cd8:	e7ee      	b.n	8004cb8 <_printf_float+0x280>
 8004cda:	bf00      	nop
 8004cdc:	f3af 8000 	nop.w
 8004ce0:	ffffffff 	.word	0xffffffff
 8004ce4:	7fefffff 	.word	0x7fefffff
 8004ce8:	08008784 	.word	0x08008784
 8004cec:	08008788 	.word	0x08008788
 8004cf0:	08008790 	.word	0x08008790
 8004cf4:	0800878c 	.word	0x0800878c
 8004cf8:	08008794 	.word	0x08008794
 8004cfc:	9a08      	ldr	r2, [sp, #32]
 8004cfe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d00:	429a      	cmp	r2, r3
 8004d02:	bfa8      	it	ge
 8004d04:	461a      	movge	r2, r3
 8004d06:	2a00      	cmp	r2, #0
 8004d08:	4691      	mov	r9, r2
 8004d0a:	dc38      	bgt.n	8004d7e <_printf_float+0x346>
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	9305      	str	r3, [sp, #20]
 8004d10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d14:	f104 021a 	add.w	r2, r4, #26
 8004d18:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d1a:	9905      	ldr	r1, [sp, #20]
 8004d1c:	9304      	str	r3, [sp, #16]
 8004d1e:	eba3 0309 	sub.w	r3, r3, r9
 8004d22:	428b      	cmp	r3, r1
 8004d24:	dc33      	bgt.n	8004d8e <_printf_float+0x356>
 8004d26:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	db3c      	blt.n	8004da8 <_printf_float+0x370>
 8004d2e:	6823      	ldr	r3, [r4, #0]
 8004d30:	07da      	lsls	r2, r3, #31
 8004d32:	d439      	bmi.n	8004da8 <_printf_float+0x370>
 8004d34:	9b08      	ldr	r3, [sp, #32]
 8004d36:	9a04      	ldr	r2, [sp, #16]
 8004d38:	9907      	ldr	r1, [sp, #28]
 8004d3a:	1a9a      	subs	r2, r3, r2
 8004d3c:	eba3 0901 	sub.w	r9, r3, r1
 8004d40:	4591      	cmp	r9, r2
 8004d42:	bfa8      	it	ge
 8004d44:	4691      	movge	r9, r2
 8004d46:	f1b9 0f00 	cmp.w	r9, #0
 8004d4a:	dc35      	bgt.n	8004db8 <_printf_float+0x380>
 8004d4c:	f04f 0800 	mov.w	r8, #0
 8004d50:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d54:	f104 0a1a 	add.w	sl, r4, #26
 8004d58:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004d5c:	1a9b      	subs	r3, r3, r2
 8004d5e:	eba3 0309 	sub.w	r3, r3, r9
 8004d62:	4543      	cmp	r3, r8
 8004d64:	f77f af75 	ble.w	8004c52 <_printf_float+0x21a>
 8004d68:	2301      	movs	r3, #1
 8004d6a:	4652      	mov	r2, sl
 8004d6c:	4631      	mov	r1, r6
 8004d6e:	4628      	mov	r0, r5
 8004d70:	47b8      	blx	r7
 8004d72:	3001      	adds	r0, #1
 8004d74:	f43f aeae 	beq.w	8004ad4 <_printf_float+0x9c>
 8004d78:	f108 0801 	add.w	r8, r8, #1
 8004d7c:	e7ec      	b.n	8004d58 <_printf_float+0x320>
 8004d7e:	4613      	mov	r3, r2
 8004d80:	4631      	mov	r1, r6
 8004d82:	4642      	mov	r2, r8
 8004d84:	4628      	mov	r0, r5
 8004d86:	47b8      	blx	r7
 8004d88:	3001      	adds	r0, #1
 8004d8a:	d1bf      	bne.n	8004d0c <_printf_float+0x2d4>
 8004d8c:	e6a2      	b.n	8004ad4 <_printf_float+0x9c>
 8004d8e:	2301      	movs	r3, #1
 8004d90:	4631      	mov	r1, r6
 8004d92:	4628      	mov	r0, r5
 8004d94:	9204      	str	r2, [sp, #16]
 8004d96:	47b8      	blx	r7
 8004d98:	3001      	adds	r0, #1
 8004d9a:	f43f ae9b 	beq.w	8004ad4 <_printf_float+0x9c>
 8004d9e:	9b05      	ldr	r3, [sp, #20]
 8004da0:	9a04      	ldr	r2, [sp, #16]
 8004da2:	3301      	adds	r3, #1
 8004da4:	9305      	str	r3, [sp, #20]
 8004da6:	e7b7      	b.n	8004d18 <_printf_float+0x2e0>
 8004da8:	4653      	mov	r3, sl
 8004daa:	465a      	mov	r2, fp
 8004dac:	4631      	mov	r1, r6
 8004dae:	4628      	mov	r0, r5
 8004db0:	47b8      	blx	r7
 8004db2:	3001      	adds	r0, #1
 8004db4:	d1be      	bne.n	8004d34 <_printf_float+0x2fc>
 8004db6:	e68d      	b.n	8004ad4 <_printf_float+0x9c>
 8004db8:	9a04      	ldr	r2, [sp, #16]
 8004dba:	464b      	mov	r3, r9
 8004dbc:	4442      	add	r2, r8
 8004dbe:	4631      	mov	r1, r6
 8004dc0:	4628      	mov	r0, r5
 8004dc2:	47b8      	blx	r7
 8004dc4:	3001      	adds	r0, #1
 8004dc6:	d1c1      	bne.n	8004d4c <_printf_float+0x314>
 8004dc8:	e684      	b.n	8004ad4 <_printf_float+0x9c>
 8004dca:	9a08      	ldr	r2, [sp, #32]
 8004dcc:	2a01      	cmp	r2, #1
 8004dce:	dc01      	bgt.n	8004dd4 <_printf_float+0x39c>
 8004dd0:	07db      	lsls	r3, r3, #31
 8004dd2:	d537      	bpl.n	8004e44 <_printf_float+0x40c>
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	4642      	mov	r2, r8
 8004dd8:	4631      	mov	r1, r6
 8004dda:	4628      	mov	r0, r5
 8004ddc:	47b8      	blx	r7
 8004dde:	3001      	adds	r0, #1
 8004de0:	f43f ae78 	beq.w	8004ad4 <_printf_float+0x9c>
 8004de4:	4653      	mov	r3, sl
 8004de6:	465a      	mov	r2, fp
 8004de8:	4631      	mov	r1, r6
 8004dea:	4628      	mov	r0, r5
 8004dec:	47b8      	blx	r7
 8004dee:	3001      	adds	r0, #1
 8004df0:	f43f ae70 	beq.w	8004ad4 <_printf_float+0x9c>
 8004df4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004df8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e00:	d01b      	beq.n	8004e3a <_printf_float+0x402>
 8004e02:	9b08      	ldr	r3, [sp, #32]
 8004e04:	f108 0201 	add.w	r2, r8, #1
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	4631      	mov	r1, r6
 8004e0c:	4628      	mov	r0, r5
 8004e0e:	47b8      	blx	r7
 8004e10:	3001      	adds	r0, #1
 8004e12:	d10e      	bne.n	8004e32 <_printf_float+0x3fa>
 8004e14:	e65e      	b.n	8004ad4 <_printf_float+0x9c>
 8004e16:	2301      	movs	r3, #1
 8004e18:	464a      	mov	r2, r9
 8004e1a:	4631      	mov	r1, r6
 8004e1c:	4628      	mov	r0, r5
 8004e1e:	47b8      	blx	r7
 8004e20:	3001      	adds	r0, #1
 8004e22:	f43f ae57 	beq.w	8004ad4 <_printf_float+0x9c>
 8004e26:	f108 0801 	add.w	r8, r8, #1
 8004e2a:	9b08      	ldr	r3, [sp, #32]
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	4543      	cmp	r3, r8
 8004e30:	dcf1      	bgt.n	8004e16 <_printf_float+0x3de>
 8004e32:	9b04      	ldr	r3, [sp, #16]
 8004e34:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004e38:	e6db      	b.n	8004bf2 <_printf_float+0x1ba>
 8004e3a:	f04f 0800 	mov.w	r8, #0
 8004e3e:	f104 091a 	add.w	r9, r4, #26
 8004e42:	e7f2      	b.n	8004e2a <_printf_float+0x3f2>
 8004e44:	2301      	movs	r3, #1
 8004e46:	4642      	mov	r2, r8
 8004e48:	e7df      	b.n	8004e0a <_printf_float+0x3d2>
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	464a      	mov	r2, r9
 8004e4e:	4631      	mov	r1, r6
 8004e50:	4628      	mov	r0, r5
 8004e52:	47b8      	blx	r7
 8004e54:	3001      	adds	r0, #1
 8004e56:	f43f ae3d 	beq.w	8004ad4 <_printf_float+0x9c>
 8004e5a:	f108 0801 	add.w	r8, r8, #1
 8004e5e:	68e3      	ldr	r3, [r4, #12]
 8004e60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004e62:	1a5b      	subs	r3, r3, r1
 8004e64:	4543      	cmp	r3, r8
 8004e66:	dcf0      	bgt.n	8004e4a <_printf_float+0x412>
 8004e68:	e6f7      	b.n	8004c5a <_printf_float+0x222>
 8004e6a:	f04f 0800 	mov.w	r8, #0
 8004e6e:	f104 0919 	add.w	r9, r4, #25
 8004e72:	e7f4      	b.n	8004e5e <_printf_float+0x426>

08004e74 <_printf_common>:
 8004e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e78:	4616      	mov	r6, r2
 8004e7a:	4699      	mov	r9, r3
 8004e7c:	688a      	ldr	r2, [r1, #8]
 8004e7e:	690b      	ldr	r3, [r1, #16]
 8004e80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e84:	4293      	cmp	r3, r2
 8004e86:	bfb8      	it	lt
 8004e88:	4613      	movlt	r3, r2
 8004e8a:	6033      	str	r3, [r6, #0]
 8004e8c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004e90:	4607      	mov	r7, r0
 8004e92:	460c      	mov	r4, r1
 8004e94:	b10a      	cbz	r2, 8004e9a <_printf_common+0x26>
 8004e96:	3301      	adds	r3, #1
 8004e98:	6033      	str	r3, [r6, #0]
 8004e9a:	6823      	ldr	r3, [r4, #0]
 8004e9c:	0699      	lsls	r1, r3, #26
 8004e9e:	bf42      	ittt	mi
 8004ea0:	6833      	ldrmi	r3, [r6, #0]
 8004ea2:	3302      	addmi	r3, #2
 8004ea4:	6033      	strmi	r3, [r6, #0]
 8004ea6:	6825      	ldr	r5, [r4, #0]
 8004ea8:	f015 0506 	ands.w	r5, r5, #6
 8004eac:	d106      	bne.n	8004ebc <_printf_common+0x48>
 8004eae:	f104 0a19 	add.w	sl, r4, #25
 8004eb2:	68e3      	ldr	r3, [r4, #12]
 8004eb4:	6832      	ldr	r2, [r6, #0]
 8004eb6:	1a9b      	subs	r3, r3, r2
 8004eb8:	42ab      	cmp	r3, r5
 8004eba:	dc26      	bgt.n	8004f0a <_printf_common+0x96>
 8004ebc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004ec0:	1e13      	subs	r3, r2, #0
 8004ec2:	6822      	ldr	r2, [r4, #0]
 8004ec4:	bf18      	it	ne
 8004ec6:	2301      	movne	r3, #1
 8004ec8:	0692      	lsls	r2, r2, #26
 8004eca:	d42b      	bmi.n	8004f24 <_printf_common+0xb0>
 8004ecc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ed0:	4649      	mov	r1, r9
 8004ed2:	4638      	mov	r0, r7
 8004ed4:	47c0      	blx	r8
 8004ed6:	3001      	adds	r0, #1
 8004ed8:	d01e      	beq.n	8004f18 <_printf_common+0xa4>
 8004eda:	6823      	ldr	r3, [r4, #0]
 8004edc:	68e5      	ldr	r5, [r4, #12]
 8004ede:	6832      	ldr	r2, [r6, #0]
 8004ee0:	f003 0306 	and.w	r3, r3, #6
 8004ee4:	2b04      	cmp	r3, #4
 8004ee6:	bf08      	it	eq
 8004ee8:	1aad      	subeq	r5, r5, r2
 8004eea:	68a3      	ldr	r3, [r4, #8]
 8004eec:	6922      	ldr	r2, [r4, #16]
 8004eee:	bf0c      	ite	eq
 8004ef0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ef4:	2500      	movne	r5, #0
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	bfc4      	itt	gt
 8004efa:	1a9b      	subgt	r3, r3, r2
 8004efc:	18ed      	addgt	r5, r5, r3
 8004efe:	2600      	movs	r6, #0
 8004f00:	341a      	adds	r4, #26
 8004f02:	42b5      	cmp	r5, r6
 8004f04:	d11a      	bne.n	8004f3c <_printf_common+0xc8>
 8004f06:	2000      	movs	r0, #0
 8004f08:	e008      	b.n	8004f1c <_printf_common+0xa8>
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	4652      	mov	r2, sl
 8004f0e:	4649      	mov	r1, r9
 8004f10:	4638      	mov	r0, r7
 8004f12:	47c0      	blx	r8
 8004f14:	3001      	adds	r0, #1
 8004f16:	d103      	bne.n	8004f20 <_printf_common+0xac>
 8004f18:	f04f 30ff 	mov.w	r0, #4294967295
 8004f1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f20:	3501      	adds	r5, #1
 8004f22:	e7c6      	b.n	8004eb2 <_printf_common+0x3e>
 8004f24:	18e1      	adds	r1, r4, r3
 8004f26:	1c5a      	adds	r2, r3, #1
 8004f28:	2030      	movs	r0, #48	; 0x30
 8004f2a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f2e:	4422      	add	r2, r4
 8004f30:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f34:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f38:	3302      	adds	r3, #2
 8004f3a:	e7c7      	b.n	8004ecc <_printf_common+0x58>
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	4622      	mov	r2, r4
 8004f40:	4649      	mov	r1, r9
 8004f42:	4638      	mov	r0, r7
 8004f44:	47c0      	blx	r8
 8004f46:	3001      	adds	r0, #1
 8004f48:	d0e6      	beq.n	8004f18 <_printf_common+0xa4>
 8004f4a:	3601      	adds	r6, #1
 8004f4c:	e7d9      	b.n	8004f02 <_printf_common+0x8e>
	...

08004f50 <_printf_i>:
 8004f50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f54:	7e0f      	ldrb	r7, [r1, #24]
 8004f56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004f58:	2f78      	cmp	r7, #120	; 0x78
 8004f5a:	4691      	mov	r9, r2
 8004f5c:	4680      	mov	r8, r0
 8004f5e:	460c      	mov	r4, r1
 8004f60:	469a      	mov	sl, r3
 8004f62:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004f66:	d807      	bhi.n	8004f78 <_printf_i+0x28>
 8004f68:	2f62      	cmp	r7, #98	; 0x62
 8004f6a:	d80a      	bhi.n	8004f82 <_printf_i+0x32>
 8004f6c:	2f00      	cmp	r7, #0
 8004f6e:	f000 80d8 	beq.w	8005122 <_printf_i+0x1d2>
 8004f72:	2f58      	cmp	r7, #88	; 0x58
 8004f74:	f000 80a3 	beq.w	80050be <_printf_i+0x16e>
 8004f78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004f80:	e03a      	b.n	8004ff8 <_printf_i+0xa8>
 8004f82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004f86:	2b15      	cmp	r3, #21
 8004f88:	d8f6      	bhi.n	8004f78 <_printf_i+0x28>
 8004f8a:	a101      	add	r1, pc, #4	; (adr r1, 8004f90 <_printf_i+0x40>)
 8004f8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f90:	08004fe9 	.word	0x08004fe9
 8004f94:	08004ffd 	.word	0x08004ffd
 8004f98:	08004f79 	.word	0x08004f79
 8004f9c:	08004f79 	.word	0x08004f79
 8004fa0:	08004f79 	.word	0x08004f79
 8004fa4:	08004f79 	.word	0x08004f79
 8004fa8:	08004ffd 	.word	0x08004ffd
 8004fac:	08004f79 	.word	0x08004f79
 8004fb0:	08004f79 	.word	0x08004f79
 8004fb4:	08004f79 	.word	0x08004f79
 8004fb8:	08004f79 	.word	0x08004f79
 8004fbc:	08005109 	.word	0x08005109
 8004fc0:	0800502d 	.word	0x0800502d
 8004fc4:	080050eb 	.word	0x080050eb
 8004fc8:	08004f79 	.word	0x08004f79
 8004fcc:	08004f79 	.word	0x08004f79
 8004fd0:	0800512b 	.word	0x0800512b
 8004fd4:	08004f79 	.word	0x08004f79
 8004fd8:	0800502d 	.word	0x0800502d
 8004fdc:	08004f79 	.word	0x08004f79
 8004fe0:	08004f79 	.word	0x08004f79
 8004fe4:	080050f3 	.word	0x080050f3
 8004fe8:	682b      	ldr	r3, [r5, #0]
 8004fea:	1d1a      	adds	r2, r3, #4
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	602a      	str	r2, [r5, #0]
 8004ff0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ff4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e0a3      	b.n	8005144 <_printf_i+0x1f4>
 8004ffc:	6820      	ldr	r0, [r4, #0]
 8004ffe:	6829      	ldr	r1, [r5, #0]
 8005000:	0606      	lsls	r6, r0, #24
 8005002:	f101 0304 	add.w	r3, r1, #4
 8005006:	d50a      	bpl.n	800501e <_printf_i+0xce>
 8005008:	680e      	ldr	r6, [r1, #0]
 800500a:	602b      	str	r3, [r5, #0]
 800500c:	2e00      	cmp	r6, #0
 800500e:	da03      	bge.n	8005018 <_printf_i+0xc8>
 8005010:	232d      	movs	r3, #45	; 0x2d
 8005012:	4276      	negs	r6, r6
 8005014:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005018:	485e      	ldr	r0, [pc, #376]	; (8005194 <_printf_i+0x244>)
 800501a:	230a      	movs	r3, #10
 800501c:	e019      	b.n	8005052 <_printf_i+0x102>
 800501e:	680e      	ldr	r6, [r1, #0]
 8005020:	602b      	str	r3, [r5, #0]
 8005022:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005026:	bf18      	it	ne
 8005028:	b236      	sxthne	r6, r6
 800502a:	e7ef      	b.n	800500c <_printf_i+0xbc>
 800502c:	682b      	ldr	r3, [r5, #0]
 800502e:	6820      	ldr	r0, [r4, #0]
 8005030:	1d19      	adds	r1, r3, #4
 8005032:	6029      	str	r1, [r5, #0]
 8005034:	0601      	lsls	r1, r0, #24
 8005036:	d501      	bpl.n	800503c <_printf_i+0xec>
 8005038:	681e      	ldr	r6, [r3, #0]
 800503a:	e002      	b.n	8005042 <_printf_i+0xf2>
 800503c:	0646      	lsls	r6, r0, #25
 800503e:	d5fb      	bpl.n	8005038 <_printf_i+0xe8>
 8005040:	881e      	ldrh	r6, [r3, #0]
 8005042:	4854      	ldr	r0, [pc, #336]	; (8005194 <_printf_i+0x244>)
 8005044:	2f6f      	cmp	r7, #111	; 0x6f
 8005046:	bf0c      	ite	eq
 8005048:	2308      	moveq	r3, #8
 800504a:	230a      	movne	r3, #10
 800504c:	2100      	movs	r1, #0
 800504e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005052:	6865      	ldr	r5, [r4, #4]
 8005054:	60a5      	str	r5, [r4, #8]
 8005056:	2d00      	cmp	r5, #0
 8005058:	bfa2      	ittt	ge
 800505a:	6821      	ldrge	r1, [r4, #0]
 800505c:	f021 0104 	bicge.w	r1, r1, #4
 8005060:	6021      	strge	r1, [r4, #0]
 8005062:	b90e      	cbnz	r6, 8005068 <_printf_i+0x118>
 8005064:	2d00      	cmp	r5, #0
 8005066:	d04d      	beq.n	8005104 <_printf_i+0x1b4>
 8005068:	4615      	mov	r5, r2
 800506a:	fbb6 f1f3 	udiv	r1, r6, r3
 800506e:	fb03 6711 	mls	r7, r3, r1, r6
 8005072:	5dc7      	ldrb	r7, [r0, r7]
 8005074:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005078:	4637      	mov	r7, r6
 800507a:	42bb      	cmp	r3, r7
 800507c:	460e      	mov	r6, r1
 800507e:	d9f4      	bls.n	800506a <_printf_i+0x11a>
 8005080:	2b08      	cmp	r3, #8
 8005082:	d10b      	bne.n	800509c <_printf_i+0x14c>
 8005084:	6823      	ldr	r3, [r4, #0]
 8005086:	07de      	lsls	r6, r3, #31
 8005088:	d508      	bpl.n	800509c <_printf_i+0x14c>
 800508a:	6923      	ldr	r3, [r4, #16]
 800508c:	6861      	ldr	r1, [r4, #4]
 800508e:	4299      	cmp	r1, r3
 8005090:	bfde      	ittt	le
 8005092:	2330      	movle	r3, #48	; 0x30
 8005094:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005098:	f105 35ff 	addle.w	r5, r5, #4294967295
 800509c:	1b52      	subs	r2, r2, r5
 800509e:	6122      	str	r2, [r4, #16]
 80050a0:	f8cd a000 	str.w	sl, [sp]
 80050a4:	464b      	mov	r3, r9
 80050a6:	aa03      	add	r2, sp, #12
 80050a8:	4621      	mov	r1, r4
 80050aa:	4640      	mov	r0, r8
 80050ac:	f7ff fee2 	bl	8004e74 <_printf_common>
 80050b0:	3001      	adds	r0, #1
 80050b2:	d14c      	bne.n	800514e <_printf_i+0x1fe>
 80050b4:	f04f 30ff 	mov.w	r0, #4294967295
 80050b8:	b004      	add	sp, #16
 80050ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050be:	4835      	ldr	r0, [pc, #212]	; (8005194 <_printf_i+0x244>)
 80050c0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80050c4:	6829      	ldr	r1, [r5, #0]
 80050c6:	6823      	ldr	r3, [r4, #0]
 80050c8:	f851 6b04 	ldr.w	r6, [r1], #4
 80050cc:	6029      	str	r1, [r5, #0]
 80050ce:	061d      	lsls	r5, r3, #24
 80050d0:	d514      	bpl.n	80050fc <_printf_i+0x1ac>
 80050d2:	07df      	lsls	r7, r3, #31
 80050d4:	bf44      	itt	mi
 80050d6:	f043 0320 	orrmi.w	r3, r3, #32
 80050da:	6023      	strmi	r3, [r4, #0]
 80050dc:	b91e      	cbnz	r6, 80050e6 <_printf_i+0x196>
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	f023 0320 	bic.w	r3, r3, #32
 80050e4:	6023      	str	r3, [r4, #0]
 80050e6:	2310      	movs	r3, #16
 80050e8:	e7b0      	b.n	800504c <_printf_i+0xfc>
 80050ea:	6823      	ldr	r3, [r4, #0]
 80050ec:	f043 0320 	orr.w	r3, r3, #32
 80050f0:	6023      	str	r3, [r4, #0]
 80050f2:	2378      	movs	r3, #120	; 0x78
 80050f4:	4828      	ldr	r0, [pc, #160]	; (8005198 <_printf_i+0x248>)
 80050f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80050fa:	e7e3      	b.n	80050c4 <_printf_i+0x174>
 80050fc:	0659      	lsls	r1, r3, #25
 80050fe:	bf48      	it	mi
 8005100:	b2b6      	uxthmi	r6, r6
 8005102:	e7e6      	b.n	80050d2 <_printf_i+0x182>
 8005104:	4615      	mov	r5, r2
 8005106:	e7bb      	b.n	8005080 <_printf_i+0x130>
 8005108:	682b      	ldr	r3, [r5, #0]
 800510a:	6826      	ldr	r6, [r4, #0]
 800510c:	6961      	ldr	r1, [r4, #20]
 800510e:	1d18      	adds	r0, r3, #4
 8005110:	6028      	str	r0, [r5, #0]
 8005112:	0635      	lsls	r5, r6, #24
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	d501      	bpl.n	800511c <_printf_i+0x1cc>
 8005118:	6019      	str	r1, [r3, #0]
 800511a:	e002      	b.n	8005122 <_printf_i+0x1d2>
 800511c:	0670      	lsls	r0, r6, #25
 800511e:	d5fb      	bpl.n	8005118 <_printf_i+0x1c8>
 8005120:	8019      	strh	r1, [r3, #0]
 8005122:	2300      	movs	r3, #0
 8005124:	6123      	str	r3, [r4, #16]
 8005126:	4615      	mov	r5, r2
 8005128:	e7ba      	b.n	80050a0 <_printf_i+0x150>
 800512a:	682b      	ldr	r3, [r5, #0]
 800512c:	1d1a      	adds	r2, r3, #4
 800512e:	602a      	str	r2, [r5, #0]
 8005130:	681d      	ldr	r5, [r3, #0]
 8005132:	6862      	ldr	r2, [r4, #4]
 8005134:	2100      	movs	r1, #0
 8005136:	4628      	mov	r0, r5
 8005138:	f7fb f88a 	bl	8000250 <memchr>
 800513c:	b108      	cbz	r0, 8005142 <_printf_i+0x1f2>
 800513e:	1b40      	subs	r0, r0, r5
 8005140:	6060      	str	r0, [r4, #4]
 8005142:	6863      	ldr	r3, [r4, #4]
 8005144:	6123      	str	r3, [r4, #16]
 8005146:	2300      	movs	r3, #0
 8005148:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800514c:	e7a8      	b.n	80050a0 <_printf_i+0x150>
 800514e:	6923      	ldr	r3, [r4, #16]
 8005150:	462a      	mov	r2, r5
 8005152:	4649      	mov	r1, r9
 8005154:	4640      	mov	r0, r8
 8005156:	47d0      	blx	sl
 8005158:	3001      	adds	r0, #1
 800515a:	d0ab      	beq.n	80050b4 <_printf_i+0x164>
 800515c:	6823      	ldr	r3, [r4, #0]
 800515e:	079b      	lsls	r3, r3, #30
 8005160:	d413      	bmi.n	800518a <_printf_i+0x23a>
 8005162:	68e0      	ldr	r0, [r4, #12]
 8005164:	9b03      	ldr	r3, [sp, #12]
 8005166:	4298      	cmp	r0, r3
 8005168:	bfb8      	it	lt
 800516a:	4618      	movlt	r0, r3
 800516c:	e7a4      	b.n	80050b8 <_printf_i+0x168>
 800516e:	2301      	movs	r3, #1
 8005170:	4632      	mov	r2, r6
 8005172:	4649      	mov	r1, r9
 8005174:	4640      	mov	r0, r8
 8005176:	47d0      	blx	sl
 8005178:	3001      	adds	r0, #1
 800517a:	d09b      	beq.n	80050b4 <_printf_i+0x164>
 800517c:	3501      	adds	r5, #1
 800517e:	68e3      	ldr	r3, [r4, #12]
 8005180:	9903      	ldr	r1, [sp, #12]
 8005182:	1a5b      	subs	r3, r3, r1
 8005184:	42ab      	cmp	r3, r5
 8005186:	dcf2      	bgt.n	800516e <_printf_i+0x21e>
 8005188:	e7eb      	b.n	8005162 <_printf_i+0x212>
 800518a:	2500      	movs	r5, #0
 800518c:	f104 0619 	add.w	r6, r4, #25
 8005190:	e7f5      	b.n	800517e <_printf_i+0x22e>
 8005192:	bf00      	nop
 8005194:	08008796 	.word	0x08008796
 8005198:	080087a7 	.word	0x080087a7

0800519c <_sbrk_r>:
 800519c:	b538      	push	{r3, r4, r5, lr}
 800519e:	4d06      	ldr	r5, [pc, #24]	; (80051b8 <_sbrk_r+0x1c>)
 80051a0:	2300      	movs	r3, #0
 80051a2:	4604      	mov	r4, r0
 80051a4:	4608      	mov	r0, r1
 80051a6:	602b      	str	r3, [r5, #0]
 80051a8:	f002 fd54 	bl	8007c54 <_sbrk>
 80051ac:	1c43      	adds	r3, r0, #1
 80051ae:	d102      	bne.n	80051b6 <_sbrk_r+0x1a>
 80051b0:	682b      	ldr	r3, [r5, #0]
 80051b2:	b103      	cbz	r3, 80051b6 <_sbrk_r+0x1a>
 80051b4:	6023      	str	r3, [r4, #0]
 80051b6:	bd38      	pop	{r3, r4, r5, pc}
 80051b8:	2003f1a0 	.word	0x2003f1a0

080051bc <__sread>:
 80051bc:	b510      	push	{r4, lr}
 80051be:	460c      	mov	r4, r1
 80051c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051c4:	f001 fa0e 	bl	80065e4 <_read_r>
 80051c8:	2800      	cmp	r0, #0
 80051ca:	bfab      	itete	ge
 80051cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80051ce:	89a3      	ldrhlt	r3, [r4, #12]
 80051d0:	181b      	addge	r3, r3, r0
 80051d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80051d6:	bfac      	ite	ge
 80051d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80051da:	81a3      	strhlt	r3, [r4, #12]
 80051dc:	bd10      	pop	{r4, pc}

080051de <__swrite>:
 80051de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051e2:	461f      	mov	r7, r3
 80051e4:	898b      	ldrh	r3, [r1, #12]
 80051e6:	05db      	lsls	r3, r3, #23
 80051e8:	4605      	mov	r5, r0
 80051ea:	460c      	mov	r4, r1
 80051ec:	4616      	mov	r6, r2
 80051ee:	d505      	bpl.n	80051fc <__swrite+0x1e>
 80051f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051f4:	2302      	movs	r3, #2
 80051f6:	2200      	movs	r2, #0
 80051f8:	f000 fe44 	bl	8005e84 <_lseek_r>
 80051fc:	89a3      	ldrh	r3, [r4, #12]
 80051fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005202:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005206:	81a3      	strh	r3, [r4, #12]
 8005208:	4632      	mov	r2, r6
 800520a:	463b      	mov	r3, r7
 800520c:	4628      	mov	r0, r5
 800520e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005212:	f000 b817 	b.w	8005244 <_write_r>

08005216 <__sseek>:
 8005216:	b510      	push	{r4, lr}
 8005218:	460c      	mov	r4, r1
 800521a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800521e:	f000 fe31 	bl	8005e84 <_lseek_r>
 8005222:	1c43      	adds	r3, r0, #1
 8005224:	89a3      	ldrh	r3, [r4, #12]
 8005226:	bf15      	itete	ne
 8005228:	6560      	strne	r0, [r4, #84]	; 0x54
 800522a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800522e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005232:	81a3      	strheq	r3, [r4, #12]
 8005234:	bf18      	it	ne
 8005236:	81a3      	strhne	r3, [r4, #12]
 8005238:	bd10      	pop	{r4, pc}

0800523a <__sclose>:
 800523a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800523e:	f000 b813 	b.w	8005268 <_close_r>
	...

08005244 <_write_r>:
 8005244:	b538      	push	{r3, r4, r5, lr}
 8005246:	4d07      	ldr	r5, [pc, #28]	; (8005264 <_write_r+0x20>)
 8005248:	4604      	mov	r4, r0
 800524a:	4608      	mov	r0, r1
 800524c:	4611      	mov	r1, r2
 800524e:	2200      	movs	r2, #0
 8005250:	602a      	str	r2, [r5, #0]
 8005252:	461a      	mov	r2, r3
 8005254:	f002 fd0c 	bl	8007c70 <_write>
 8005258:	1c43      	adds	r3, r0, #1
 800525a:	d102      	bne.n	8005262 <_write_r+0x1e>
 800525c:	682b      	ldr	r3, [r5, #0]
 800525e:	b103      	cbz	r3, 8005262 <_write_r+0x1e>
 8005260:	6023      	str	r3, [r4, #0]
 8005262:	bd38      	pop	{r3, r4, r5, pc}
 8005264:	2003f1a0 	.word	0x2003f1a0

08005268 <_close_r>:
 8005268:	b538      	push	{r3, r4, r5, lr}
 800526a:	4d06      	ldr	r5, [pc, #24]	; (8005284 <_close_r+0x1c>)
 800526c:	2300      	movs	r3, #0
 800526e:	4604      	mov	r4, r0
 8005270:	4608      	mov	r0, r1
 8005272:	602b      	str	r3, [r5, #0]
 8005274:	f002 fcb6 	bl	8007be4 <_close>
 8005278:	1c43      	adds	r3, r0, #1
 800527a:	d102      	bne.n	8005282 <_close_r+0x1a>
 800527c:	682b      	ldr	r3, [r5, #0]
 800527e:	b103      	cbz	r3, 8005282 <_close_r+0x1a>
 8005280:	6023      	str	r3, [r4, #0]
 8005282:	bd38      	pop	{r3, r4, r5, pc}
 8005284:	2003f1a0 	.word	0x2003f1a0

08005288 <quorem>:
 8005288:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800528c:	6903      	ldr	r3, [r0, #16]
 800528e:	690c      	ldr	r4, [r1, #16]
 8005290:	42a3      	cmp	r3, r4
 8005292:	4607      	mov	r7, r0
 8005294:	f2c0 8081 	blt.w	800539a <quorem+0x112>
 8005298:	3c01      	subs	r4, #1
 800529a:	f101 0814 	add.w	r8, r1, #20
 800529e:	f100 0514 	add.w	r5, r0, #20
 80052a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80052a6:	9301      	str	r3, [sp, #4]
 80052a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80052ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80052b0:	3301      	adds	r3, #1
 80052b2:	429a      	cmp	r2, r3
 80052b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80052b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80052bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80052c0:	d331      	bcc.n	8005326 <quorem+0x9e>
 80052c2:	f04f 0e00 	mov.w	lr, #0
 80052c6:	4640      	mov	r0, r8
 80052c8:	46ac      	mov	ip, r5
 80052ca:	46f2      	mov	sl, lr
 80052cc:	f850 2b04 	ldr.w	r2, [r0], #4
 80052d0:	b293      	uxth	r3, r2
 80052d2:	fb06 e303 	mla	r3, r6, r3, lr
 80052d6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80052da:	b29b      	uxth	r3, r3
 80052dc:	ebaa 0303 	sub.w	r3, sl, r3
 80052e0:	f8dc a000 	ldr.w	sl, [ip]
 80052e4:	0c12      	lsrs	r2, r2, #16
 80052e6:	fa13 f38a 	uxtah	r3, r3, sl
 80052ea:	fb06 e202 	mla	r2, r6, r2, lr
 80052ee:	9300      	str	r3, [sp, #0]
 80052f0:	9b00      	ldr	r3, [sp, #0]
 80052f2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80052f6:	b292      	uxth	r2, r2
 80052f8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80052fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005300:	f8bd 3000 	ldrh.w	r3, [sp]
 8005304:	4581      	cmp	r9, r0
 8005306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800530a:	f84c 3b04 	str.w	r3, [ip], #4
 800530e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005312:	d2db      	bcs.n	80052cc <quorem+0x44>
 8005314:	f855 300b 	ldr.w	r3, [r5, fp]
 8005318:	b92b      	cbnz	r3, 8005326 <quorem+0x9e>
 800531a:	9b01      	ldr	r3, [sp, #4]
 800531c:	3b04      	subs	r3, #4
 800531e:	429d      	cmp	r5, r3
 8005320:	461a      	mov	r2, r3
 8005322:	d32e      	bcc.n	8005382 <quorem+0xfa>
 8005324:	613c      	str	r4, [r7, #16]
 8005326:	4638      	mov	r0, r7
 8005328:	f001 f85a 	bl	80063e0 <__mcmp>
 800532c:	2800      	cmp	r0, #0
 800532e:	db24      	blt.n	800537a <quorem+0xf2>
 8005330:	3601      	adds	r6, #1
 8005332:	4628      	mov	r0, r5
 8005334:	f04f 0c00 	mov.w	ip, #0
 8005338:	f858 2b04 	ldr.w	r2, [r8], #4
 800533c:	f8d0 e000 	ldr.w	lr, [r0]
 8005340:	b293      	uxth	r3, r2
 8005342:	ebac 0303 	sub.w	r3, ip, r3
 8005346:	0c12      	lsrs	r2, r2, #16
 8005348:	fa13 f38e 	uxtah	r3, r3, lr
 800534c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005350:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005354:	b29b      	uxth	r3, r3
 8005356:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800535a:	45c1      	cmp	r9, r8
 800535c:	f840 3b04 	str.w	r3, [r0], #4
 8005360:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005364:	d2e8      	bcs.n	8005338 <quorem+0xb0>
 8005366:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800536a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800536e:	b922      	cbnz	r2, 800537a <quorem+0xf2>
 8005370:	3b04      	subs	r3, #4
 8005372:	429d      	cmp	r5, r3
 8005374:	461a      	mov	r2, r3
 8005376:	d30a      	bcc.n	800538e <quorem+0x106>
 8005378:	613c      	str	r4, [r7, #16]
 800537a:	4630      	mov	r0, r6
 800537c:	b003      	add	sp, #12
 800537e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005382:	6812      	ldr	r2, [r2, #0]
 8005384:	3b04      	subs	r3, #4
 8005386:	2a00      	cmp	r2, #0
 8005388:	d1cc      	bne.n	8005324 <quorem+0x9c>
 800538a:	3c01      	subs	r4, #1
 800538c:	e7c7      	b.n	800531e <quorem+0x96>
 800538e:	6812      	ldr	r2, [r2, #0]
 8005390:	3b04      	subs	r3, #4
 8005392:	2a00      	cmp	r2, #0
 8005394:	d1f0      	bne.n	8005378 <quorem+0xf0>
 8005396:	3c01      	subs	r4, #1
 8005398:	e7eb      	b.n	8005372 <quorem+0xea>
 800539a:	2000      	movs	r0, #0
 800539c:	e7ee      	b.n	800537c <quorem+0xf4>
	...

080053a0 <_dtoa_r>:
 80053a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053a4:	ed2d 8b02 	vpush	{d8}
 80053a8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80053aa:	b091      	sub	sp, #68	; 0x44
 80053ac:	ed8d 0b02 	vstr	d0, [sp, #8]
 80053b0:	ec59 8b10 	vmov	r8, r9, d0
 80053b4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80053b6:	9106      	str	r1, [sp, #24]
 80053b8:	4606      	mov	r6, r0
 80053ba:	9208      	str	r2, [sp, #32]
 80053bc:	930c      	str	r3, [sp, #48]	; 0x30
 80053be:	b975      	cbnz	r5, 80053de <_dtoa_r+0x3e>
 80053c0:	2010      	movs	r0, #16
 80053c2:	f7ff f99b 	bl	80046fc <malloc>
 80053c6:	4602      	mov	r2, r0
 80053c8:	6270      	str	r0, [r6, #36]	; 0x24
 80053ca:	b920      	cbnz	r0, 80053d6 <_dtoa_r+0x36>
 80053cc:	4baa      	ldr	r3, [pc, #680]	; (8005678 <_dtoa_r+0x2d8>)
 80053ce:	21ea      	movs	r1, #234	; 0xea
 80053d0:	48aa      	ldr	r0, [pc, #680]	; (800567c <_dtoa_r+0x2dc>)
 80053d2:	f001 f919 	bl	8006608 <__assert_func>
 80053d6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80053da:	6005      	str	r5, [r0, #0]
 80053dc:	60c5      	str	r5, [r0, #12]
 80053de:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80053e0:	6819      	ldr	r1, [r3, #0]
 80053e2:	b151      	cbz	r1, 80053fa <_dtoa_r+0x5a>
 80053e4:	685a      	ldr	r2, [r3, #4]
 80053e6:	604a      	str	r2, [r1, #4]
 80053e8:	2301      	movs	r3, #1
 80053ea:	4093      	lsls	r3, r2
 80053ec:	608b      	str	r3, [r1, #8]
 80053ee:	4630      	mov	r0, r6
 80053f0:	f000 fdb4 	bl	8005f5c <_Bfree>
 80053f4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80053f6:	2200      	movs	r2, #0
 80053f8:	601a      	str	r2, [r3, #0]
 80053fa:	f1b9 0300 	subs.w	r3, r9, #0
 80053fe:	bfbb      	ittet	lt
 8005400:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005404:	9303      	strlt	r3, [sp, #12]
 8005406:	2300      	movge	r3, #0
 8005408:	2201      	movlt	r2, #1
 800540a:	bfac      	ite	ge
 800540c:	6023      	strge	r3, [r4, #0]
 800540e:	6022      	strlt	r2, [r4, #0]
 8005410:	4b9b      	ldr	r3, [pc, #620]	; (8005680 <_dtoa_r+0x2e0>)
 8005412:	9c03      	ldr	r4, [sp, #12]
 8005414:	43a3      	bics	r3, r4
 8005416:	d11c      	bne.n	8005452 <_dtoa_r+0xb2>
 8005418:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800541a:	f242 730f 	movw	r3, #9999	; 0x270f
 800541e:	6013      	str	r3, [r2, #0]
 8005420:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8005424:	ea53 0308 	orrs.w	r3, r3, r8
 8005428:	f000 84fd 	beq.w	8005e26 <_dtoa_r+0xa86>
 800542c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800542e:	b963      	cbnz	r3, 800544a <_dtoa_r+0xaa>
 8005430:	4b94      	ldr	r3, [pc, #592]	; (8005684 <_dtoa_r+0x2e4>)
 8005432:	e01f      	b.n	8005474 <_dtoa_r+0xd4>
 8005434:	4b94      	ldr	r3, [pc, #592]	; (8005688 <_dtoa_r+0x2e8>)
 8005436:	9301      	str	r3, [sp, #4]
 8005438:	3308      	adds	r3, #8
 800543a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800543c:	6013      	str	r3, [r2, #0]
 800543e:	9801      	ldr	r0, [sp, #4]
 8005440:	b011      	add	sp, #68	; 0x44
 8005442:	ecbd 8b02 	vpop	{d8}
 8005446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800544a:	4b8e      	ldr	r3, [pc, #568]	; (8005684 <_dtoa_r+0x2e4>)
 800544c:	9301      	str	r3, [sp, #4]
 800544e:	3303      	adds	r3, #3
 8005450:	e7f3      	b.n	800543a <_dtoa_r+0x9a>
 8005452:	ed9d 8b02 	vldr	d8, [sp, #8]
 8005456:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800545a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800545e:	d10b      	bne.n	8005478 <_dtoa_r+0xd8>
 8005460:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005462:	2301      	movs	r3, #1
 8005464:	6013      	str	r3, [r2, #0]
 8005466:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005468:	2b00      	cmp	r3, #0
 800546a:	f000 84d9 	beq.w	8005e20 <_dtoa_r+0xa80>
 800546e:	4887      	ldr	r0, [pc, #540]	; (800568c <_dtoa_r+0x2ec>)
 8005470:	6018      	str	r0, [r3, #0]
 8005472:	1e43      	subs	r3, r0, #1
 8005474:	9301      	str	r3, [sp, #4]
 8005476:	e7e2      	b.n	800543e <_dtoa_r+0x9e>
 8005478:	a90f      	add	r1, sp, #60	; 0x3c
 800547a:	aa0e      	add	r2, sp, #56	; 0x38
 800547c:	4630      	mov	r0, r6
 800547e:	eeb0 0b48 	vmov.f64	d0, d8
 8005482:	f001 f853 	bl	800652c <__d2b>
 8005486:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800548a:	4605      	mov	r5, r0
 800548c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800548e:	2900      	cmp	r1, #0
 8005490:	d046      	beq.n	8005520 <_dtoa_r+0x180>
 8005492:	ee18 4a90 	vmov	r4, s17
 8005496:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800549a:	ec53 2b18 	vmov	r2, r3, d8
 800549e:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 80054a2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80054a6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80054aa:	2400      	movs	r4, #0
 80054ac:	ec43 2b16 	vmov	d6, r2, r3
 80054b0:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80054b4:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8005660 <_dtoa_r+0x2c0>
 80054b8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80054bc:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8005668 <_dtoa_r+0x2c8>
 80054c0:	eea7 6b05 	vfma.f64	d6, d7, d5
 80054c4:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8005670 <_dtoa_r+0x2d0>
 80054c8:	ee07 1a90 	vmov	s15, r1
 80054cc:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80054d0:	eeb0 7b46 	vmov.f64	d7, d6
 80054d4:	eea4 7b05 	vfma.f64	d7, d4, d5
 80054d8:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80054dc:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80054e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054e4:	ee16 ba90 	vmov	fp, s13
 80054e8:	940a      	str	r4, [sp, #40]	; 0x28
 80054ea:	d508      	bpl.n	80054fe <_dtoa_r+0x15e>
 80054ec:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80054f0:	eeb4 6b47 	vcmp.f64	d6, d7
 80054f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054f8:	bf18      	it	ne
 80054fa:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80054fe:	f1bb 0f16 	cmp.w	fp, #22
 8005502:	d82f      	bhi.n	8005564 <_dtoa_r+0x1c4>
 8005504:	4b62      	ldr	r3, [pc, #392]	; (8005690 <_dtoa_r+0x2f0>)
 8005506:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800550a:	ed93 7b00 	vldr	d7, [r3]
 800550e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8005512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005516:	d501      	bpl.n	800551c <_dtoa_r+0x17c>
 8005518:	f10b 3bff 	add.w	fp, fp, #4294967295
 800551c:	2300      	movs	r3, #0
 800551e:	e022      	b.n	8005566 <_dtoa_r+0x1c6>
 8005520:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005522:	4401      	add	r1, r0
 8005524:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8005528:	2b20      	cmp	r3, #32
 800552a:	bfc1      	itttt	gt
 800552c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005530:	fa04 f303 	lslgt.w	r3, r4, r3
 8005534:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8005538:	fa28 f804 	lsrgt.w	r8, r8, r4
 800553c:	bfd6      	itet	le
 800553e:	f1c3 0320 	rsble	r3, r3, #32
 8005542:	ea43 0808 	orrgt.w	r8, r3, r8
 8005546:	fa08 f803 	lslle.w	r8, r8, r3
 800554a:	ee07 8a90 	vmov	s15, r8
 800554e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005552:	3901      	subs	r1, #1
 8005554:	ee17 4a90 	vmov	r4, s15
 8005558:	ec53 2b17 	vmov	r2, r3, d7
 800555c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8005560:	2401      	movs	r4, #1
 8005562:	e7a3      	b.n	80054ac <_dtoa_r+0x10c>
 8005564:	2301      	movs	r3, #1
 8005566:	930b      	str	r3, [sp, #44]	; 0x2c
 8005568:	1a43      	subs	r3, r0, r1
 800556a:	1e5a      	subs	r2, r3, #1
 800556c:	bf45      	ittet	mi
 800556e:	f1c3 0301 	rsbmi	r3, r3, #1
 8005572:	9304      	strmi	r3, [sp, #16]
 8005574:	2300      	movpl	r3, #0
 8005576:	2300      	movmi	r3, #0
 8005578:	9205      	str	r2, [sp, #20]
 800557a:	bf54      	ite	pl
 800557c:	9304      	strpl	r3, [sp, #16]
 800557e:	9305      	strmi	r3, [sp, #20]
 8005580:	f1bb 0f00 	cmp.w	fp, #0
 8005584:	db18      	blt.n	80055b8 <_dtoa_r+0x218>
 8005586:	9b05      	ldr	r3, [sp, #20]
 8005588:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800558c:	445b      	add	r3, fp
 800558e:	9305      	str	r3, [sp, #20]
 8005590:	2300      	movs	r3, #0
 8005592:	9a06      	ldr	r2, [sp, #24]
 8005594:	2a09      	cmp	r2, #9
 8005596:	d849      	bhi.n	800562c <_dtoa_r+0x28c>
 8005598:	2a05      	cmp	r2, #5
 800559a:	bfc4      	itt	gt
 800559c:	3a04      	subgt	r2, #4
 800559e:	9206      	strgt	r2, [sp, #24]
 80055a0:	9a06      	ldr	r2, [sp, #24]
 80055a2:	f1a2 0202 	sub.w	r2, r2, #2
 80055a6:	bfcc      	ite	gt
 80055a8:	2400      	movgt	r4, #0
 80055aa:	2401      	movle	r4, #1
 80055ac:	2a03      	cmp	r2, #3
 80055ae:	d848      	bhi.n	8005642 <_dtoa_r+0x2a2>
 80055b0:	e8df f002 	tbb	[pc, r2]
 80055b4:	3a2c2e0b 	.word	0x3a2c2e0b
 80055b8:	9b04      	ldr	r3, [sp, #16]
 80055ba:	2200      	movs	r2, #0
 80055bc:	eba3 030b 	sub.w	r3, r3, fp
 80055c0:	9304      	str	r3, [sp, #16]
 80055c2:	9209      	str	r2, [sp, #36]	; 0x24
 80055c4:	f1cb 0300 	rsb	r3, fp, #0
 80055c8:	e7e3      	b.n	8005592 <_dtoa_r+0x1f2>
 80055ca:	2200      	movs	r2, #0
 80055cc:	9207      	str	r2, [sp, #28]
 80055ce:	9a08      	ldr	r2, [sp, #32]
 80055d0:	2a00      	cmp	r2, #0
 80055d2:	dc39      	bgt.n	8005648 <_dtoa_r+0x2a8>
 80055d4:	f04f 0a01 	mov.w	sl, #1
 80055d8:	46d1      	mov	r9, sl
 80055da:	4652      	mov	r2, sl
 80055dc:	f8cd a020 	str.w	sl, [sp, #32]
 80055e0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 80055e2:	2100      	movs	r1, #0
 80055e4:	6079      	str	r1, [r7, #4]
 80055e6:	2004      	movs	r0, #4
 80055e8:	f100 0c14 	add.w	ip, r0, #20
 80055ec:	4594      	cmp	ip, r2
 80055ee:	6879      	ldr	r1, [r7, #4]
 80055f0:	d92f      	bls.n	8005652 <_dtoa_r+0x2b2>
 80055f2:	4630      	mov	r0, r6
 80055f4:	930d      	str	r3, [sp, #52]	; 0x34
 80055f6:	f000 fc71 	bl	8005edc <_Balloc>
 80055fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055fc:	9001      	str	r0, [sp, #4]
 80055fe:	4602      	mov	r2, r0
 8005600:	2800      	cmp	r0, #0
 8005602:	d149      	bne.n	8005698 <_dtoa_r+0x2f8>
 8005604:	4b23      	ldr	r3, [pc, #140]	; (8005694 <_dtoa_r+0x2f4>)
 8005606:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800560a:	e6e1      	b.n	80053d0 <_dtoa_r+0x30>
 800560c:	2201      	movs	r2, #1
 800560e:	e7dd      	b.n	80055cc <_dtoa_r+0x22c>
 8005610:	2200      	movs	r2, #0
 8005612:	9207      	str	r2, [sp, #28]
 8005614:	9a08      	ldr	r2, [sp, #32]
 8005616:	eb0b 0a02 	add.w	sl, fp, r2
 800561a:	f10a 0901 	add.w	r9, sl, #1
 800561e:	464a      	mov	r2, r9
 8005620:	2a01      	cmp	r2, #1
 8005622:	bfb8      	it	lt
 8005624:	2201      	movlt	r2, #1
 8005626:	e7db      	b.n	80055e0 <_dtoa_r+0x240>
 8005628:	2201      	movs	r2, #1
 800562a:	e7f2      	b.n	8005612 <_dtoa_r+0x272>
 800562c:	2401      	movs	r4, #1
 800562e:	2200      	movs	r2, #0
 8005630:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8005634:	f04f 3aff 	mov.w	sl, #4294967295
 8005638:	2100      	movs	r1, #0
 800563a:	46d1      	mov	r9, sl
 800563c:	2212      	movs	r2, #18
 800563e:	9108      	str	r1, [sp, #32]
 8005640:	e7ce      	b.n	80055e0 <_dtoa_r+0x240>
 8005642:	2201      	movs	r2, #1
 8005644:	9207      	str	r2, [sp, #28]
 8005646:	e7f5      	b.n	8005634 <_dtoa_r+0x294>
 8005648:	f8dd a020 	ldr.w	sl, [sp, #32]
 800564c:	46d1      	mov	r9, sl
 800564e:	4652      	mov	r2, sl
 8005650:	e7c6      	b.n	80055e0 <_dtoa_r+0x240>
 8005652:	3101      	adds	r1, #1
 8005654:	6079      	str	r1, [r7, #4]
 8005656:	0040      	lsls	r0, r0, #1
 8005658:	e7c6      	b.n	80055e8 <_dtoa_r+0x248>
 800565a:	bf00      	nop
 800565c:	f3af 8000 	nop.w
 8005660:	636f4361 	.word	0x636f4361
 8005664:	3fd287a7 	.word	0x3fd287a7
 8005668:	8b60c8b3 	.word	0x8b60c8b3
 800566c:	3fc68a28 	.word	0x3fc68a28
 8005670:	509f79fb 	.word	0x509f79fb
 8005674:	3fd34413 	.word	0x3fd34413
 8005678:	080087c5 	.word	0x080087c5
 800567c:	080087dc 	.word	0x080087dc
 8005680:	7ff00000 	.word	0x7ff00000
 8005684:	080087c1 	.word	0x080087c1
 8005688:	080087b8 	.word	0x080087b8
 800568c:	08008795 	.word	0x08008795
 8005690:	080088d0 	.word	0x080088d0
 8005694:	08008837 	.word	0x08008837
 8005698:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800569a:	9901      	ldr	r1, [sp, #4]
 800569c:	6011      	str	r1, [r2, #0]
 800569e:	f1b9 0f0e 	cmp.w	r9, #14
 80056a2:	d86c      	bhi.n	800577e <_dtoa_r+0x3de>
 80056a4:	2c00      	cmp	r4, #0
 80056a6:	d06a      	beq.n	800577e <_dtoa_r+0x3de>
 80056a8:	f1bb 0f00 	cmp.w	fp, #0
 80056ac:	f340 80a0 	ble.w	80057f0 <_dtoa_r+0x450>
 80056b0:	49c1      	ldr	r1, [pc, #772]	; (80059b8 <_dtoa_r+0x618>)
 80056b2:	f00b 020f 	and.w	r2, fp, #15
 80056b6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80056ba:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80056be:	ed92 7b00 	vldr	d7, [r2]
 80056c2:	ea4f 112b 	mov.w	r1, fp, asr #4
 80056c6:	f000 8087 	beq.w	80057d8 <_dtoa_r+0x438>
 80056ca:	4abc      	ldr	r2, [pc, #752]	; (80059bc <_dtoa_r+0x61c>)
 80056cc:	ed92 6b08 	vldr	d6, [r2, #32]
 80056d0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80056d4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80056d8:	f001 010f 	and.w	r1, r1, #15
 80056dc:	2203      	movs	r2, #3
 80056de:	48b7      	ldr	r0, [pc, #732]	; (80059bc <_dtoa_r+0x61c>)
 80056e0:	2900      	cmp	r1, #0
 80056e2:	d17b      	bne.n	80057dc <_dtoa_r+0x43c>
 80056e4:	ed9d 6b02 	vldr	d6, [sp, #8]
 80056e8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80056ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 80056f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80056f2:	2900      	cmp	r1, #0
 80056f4:	f000 80a2 	beq.w	800583c <_dtoa_r+0x49c>
 80056f8:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80056fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005700:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005708:	f140 8098 	bpl.w	800583c <_dtoa_r+0x49c>
 800570c:	f1b9 0f00 	cmp.w	r9, #0
 8005710:	f000 8094 	beq.w	800583c <_dtoa_r+0x49c>
 8005714:	f1ba 0f00 	cmp.w	sl, #0
 8005718:	dd2f      	ble.n	800577a <_dtoa_r+0x3da>
 800571a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800571e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005722:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005726:	f10b 37ff 	add.w	r7, fp, #4294967295
 800572a:	3201      	adds	r2, #1
 800572c:	4650      	mov	r0, sl
 800572e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005732:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8005736:	ee07 2a90 	vmov	s15, r2
 800573a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800573e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005742:	ee15 4a90 	vmov	r4, s11
 8005746:	ec52 1b15 	vmov	r1, r2, d5
 800574a:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800574e:	2800      	cmp	r0, #0
 8005750:	d177      	bne.n	8005842 <_dtoa_r+0x4a2>
 8005752:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005756:	ee36 6b47 	vsub.f64	d6, d6, d7
 800575a:	ec42 1b17 	vmov	d7, r1, r2
 800575e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005766:	f300 8263 	bgt.w	8005c30 <_dtoa_r+0x890>
 800576a:	eeb1 7b47 	vneg.f64	d7, d7
 800576e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005776:	f100 8258 	bmi.w	8005c2a <_dtoa_r+0x88a>
 800577a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800577e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005780:	2a00      	cmp	r2, #0
 8005782:	f2c0 811d 	blt.w	80059c0 <_dtoa_r+0x620>
 8005786:	f1bb 0f0e 	cmp.w	fp, #14
 800578a:	f300 8119 	bgt.w	80059c0 <_dtoa_r+0x620>
 800578e:	4b8a      	ldr	r3, [pc, #552]	; (80059b8 <_dtoa_r+0x618>)
 8005790:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005794:	ed93 6b00 	vldr	d6, [r3]
 8005798:	9b08      	ldr	r3, [sp, #32]
 800579a:	2b00      	cmp	r3, #0
 800579c:	f280 80b7 	bge.w	800590e <_dtoa_r+0x56e>
 80057a0:	f1b9 0f00 	cmp.w	r9, #0
 80057a4:	f300 80b3 	bgt.w	800590e <_dtoa_r+0x56e>
 80057a8:	f040 823f 	bne.w	8005c2a <_dtoa_r+0x88a>
 80057ac:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80057b0:	ee26 6b07 	vmul.f64	d6, d6, d7
 80057b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80057b8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80057bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057c0:	464c      	mov	r4, r9
 80057c2:	464f      	mov	r7, r9
 80057c4:	f280 8215 	bge.w	8005bf2 <_dtoa_r+0x852>
 80057c8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80057cc:	2331      	movs	r3, #49	; 0x31
 80057ce:	f808 3b01 	strb.w	r3, [r8], #1
 80057d2:	f10b 0b01 	add.w	fp, fp, #1
 80057d6:	e211      	b.n	8005bfc <_dtoa_r+0x85c>
 80057d8:	2202      	movs	r2, #2
 80057da:	e780      	b.n	80056de <_dtoa_r+0x33e>
 80057dc:	07cc      	lsls	r4, r1, #31
 80057de:	d504      	bpl.n	80057ea <_dtoa_r+0x44a>
 80057e0:	ed90 6b00 	vldr	d6, [r0]
 80057e4:	3201      	adds	r2, #1
 80057e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80057ea:	1049      	asrs	r1, r1, #1
 80057ec:	3008      	adds	r0, #8
 80057ee:	e777      	b.n	80056e0 <_dtoa_r+0x340>
 80057f0:	d022      	beq.n	8005838 <_dtoa_r+0x498>
 80057f2:	f1cb 0100 	rsb	r1, fp, #0
 80057f6:	4a70      	ldr	r2, [pc, #448]	; (80059b8 <_dtoa_r+0x618>)
 80057f8:	f001 000f 	and.w	r0, r1, #15
 80057fc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8005800:	ed92 7b00 	vldr	d7, [r2]
 8005804:	ee28 7b07 	vmul.f64	d7, d8, d7
 8005808:	ed8d 7b02 	vstr	d7, [sp, #8]
 800580c:	486b      	ldr	r0, [pc, #428]	; (80059bc <_dtoa_r+0x61c>)
 800580e:	1109      	asrs	r1, r1, #4
 8005810:	2400      	movs	r4, #0
 8005812:	2202      	movs	r2, #2
 8005814:	b929      	cbnz	r1, 8005822 <_dtoa_r+0x482>
 8005816:	2c00      	cmp	r4, #0
 8005818:	f43f af6a 	beq.w	80056f0 <_dtoa_r+0x350>
 800581c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005820:	e766      	b.n	80056f0 <_dtoa_r+0x350>
 8005822:	07cf      	lsls	r7, r1, #31
 8005824:	d505      	bpl.n	8005832 <_dtoa_r+0x492>
 8005826:	ed90 6b00 	vldr	d6, [r0]
 800582a:	3201      	adds	r2, #1
 800582c:	2401      	movs	r4, #1
 800582e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005832:	1049      	asrs	r1, r1, #1
 8005834:	3008      	adds	r0, #8
 8005836:	e7ed      	b.n	8005814 <_dtoa_r+0x474>
 8005838:	2202      	movs	r2, #2
 800583a:	e759      	b.n	80056f0 <_dtoa_r+0x350>
 800583c:	465f      	mov	r7, fp
 800583e:	4648      	mov	r0, r9
 8005840:	e775      	b.n	800572e <_dtoa_r+0x38e>
 8005842:	ec42 1b17 	vmov	d7, r1, r2
 8005846:	4a5c      	ldr	r2, [pc, #368]	; (80059b8 <_dtoa_r+0x618>)
 8005848:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800584c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8005850:	9a01      	ldr	r2, [sp, #4]
 8005852:	1814      	adds	r4, r2, r0
 8005854:	9a07      	ldr	r2, [sp, #28]
 8005856:	b352      	cbz	r2, 80058ae <_dtoa_r+0x50e>
 8005858:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800585c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8005860:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005864:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005868:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800586c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005870:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005874:	ee14 2a90 	vmov	r2, s9
 8005878:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800587c:	3230      	adds	r2, #48	; 0x30
 800587e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005882:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800588a:	f808 2b01 	strb.w	r2, [r8], #1
 800588e:	d439      	bmi.n	8005904 <_dtoa_r+0x564>
 8005890:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005894:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800589c:	d472      	bmi.n	8005984 <_dtoa_r+0x5e4>
 800589e:	45a0      	cmp	r8, r4
 80058a0:	f43f af6b 	beq.w	800577a <_dtoa_r+0x3da>
 80058a4:	ee27 7b03 	vmul.f64	d7, d7, d3
 80058a8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80058ac:	e7e0      	b.n	8005870 <_dtoa_r+0x4d0>
 80058ae:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80058b2:	ee27 7b04 	vmul.f64	d7, d7, d4
 80058b6:	4621      	mov	r1, r4
 80058b8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80058bc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80058c0:	ee14 2a90 	vmov	r2, s9
 80058c4:	3230      	adds	r2, #48	; 0x30
 80058c6:	f808 2b01 	strb.w	r2, [r8], #1
 80058ca:	45a0      	cmp	r8, r4
 80058cc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80058d0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80058d4:	d118      	bne.n	8005908 <_dtoa_r+0x568>
 80058d6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80058da:	ee37 4b05 	vadd.f64	d4, d7, d5
 80058de:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80058e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058e6:	dc4d      	bgt.n	8005984 <_dtoa_r+0x5e4>
 80058e8:	ee35 7b47 	vsub.f64	d7, d5, d7
 80058ec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80058f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058f4:	f57f af41 	bpl.w	800577a <_dtoa_r+0x3da>
 80058f8:	4688      	mov	r8, r1
 80058fa:	3901      	subs	r1, #1
 80058fc:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8005900:	2b30      	cmp	r3, #48	; 0x30
 8005902:	d0f9      	beq.n	80058f8 <_dtoa_r+0x558>
 8005904:	46bb      	mov	fp, r7
 8005906:	e02a      	b.n	800595e <_dtoa_r+0x5be>
 8005908:	ee26 6b03 	vmul.f64	d6, d6, d3
 800590c:	e7d6      	b.n	80058bc <_dtoa_r+0x51c>
 800590e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005912:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8005916:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800591a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800591e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8005922:	ee15 3a10 	vmov	r3, s10
 8005926:	3330      	adds	r3, #48	; 0x30
 8005928:	f808 3b01 	strb.w	r3, [r8], #1
 800592c:	9b01      	ldr	r3, [sp, #4]
 800592e:	eba8 0303 	sub.w	r3, r8, r3
 8005932:	4599      	cmp	r9, r3
 8005934:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005938:	eea3 7b46 	vfms.f64	d7, d3, d6
 800593c:	d133      	bne.n	80059a6 <_dtoa_r+0x606>
 800593e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8005942:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800594a:	dc1a      	bgt.n	8005982 <_dtoa_r+0x5e2>
 800594c:	eeb4 7b46 	vcmp.f64	d7, d6
 8005950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005954:	d103      	bne.n	800595e <_dtoa_r+0x5be>
 8005956:	ee15 3a10 	vmov	r3, s10
 800595a:	07d9      	lsls	r1, r3, #31
 800595c:	d411      	bmi.n	8005982 <_dtoa_r+0x5e2>
 800595e:	4629      	mov	r1, r5
 8005960:	4630      	mov	r0, r6
 8005962:	f000 fafb 	bl	8005f5c <_Bfree>
 8005966:	2300      	movs	r3, #0
 8005968:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800596a:	f888 3000 	strb.w	r3, [r8]
 800596e:	f10b 0301 	add.w	r3, fp, #1
 8005972:	6013      	str	r3, [r2, #0]
 8005974:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005976:	2b00      	cmp	r3, #0
 8005978:	f43f ad61 	beq.w	800543e <_dtoa_r+0x9e>
 800597c:	f8c3 8000 	str.w	r8, [r3]
 8005980:	e55d      	b.n	800543e <_dtoa_r+0x9e>
 8005982:	465f      	mov	r7, fp
 8005984:	4643      	mov	r3, r8
 8005986:	4698      	mov	r8, r3
 8005988:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800598c:	2a39      	cmp	r2, #57	; 0x39
 800598e:	d106      	bne.n	800599e <_dtoa_r+0x5fe>
 8005990:	9a01      	ldr	r2, [sp, #4]
 8005992:	429a      	cmp	r2, r3
 8005994:	d1f7      	bne.n	8005986 <_dtoa_r+0x5e6>
 8005996:	9901      	ldr	r1, [sp, #4]
 8005998:	2230      	movs	r2, #48	; 0x30
 800599a:	3701      	adds	r7, #1
 800599c:	700a      	strb	r2, [r1, #0]
 800599e:	781a      	ldrb	r2, [r3, #0]
 80059a0:	3201      	adds	r2, #1
 80059a2:	701a      	strb	r2, [r3, #0]
 80059a4:	e7ae      	b.n	8005904 <_dtoa_r+0x564>
 80059a6:	ee27 7b04 	vmul.f64	d7, d7, d4
 80059aa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80059ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059b2:	d1b2      	bne.n	800591a <_dtoa_r+0x57a>
 80059b4:	e7d3      	b.n	800595e <_dtoa_r+0x5be>
 80059b6:	bf00      	nop
 80059b8:	080088d0 	.word	0x080088d0
 80059bc:	080088a8 	.word	0x080088a8
 80059c0:	9907      	ldr	r1, [sp, #28]
 80059c2:	2900      	cmp	r1, #0
 80059c4:	f000 80d0 	beq.w	8005b68 <_dtoa_r+0x7c8>
 80059c8:	9906      	ldr	r1, [sp, #24]
 80059ca:	2901      	cmp	r1, #1
 80059cc:	f300 80b4 	bgt.w	8005b38 <_dtoa_r+0x798>
 80059d0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80059d2:	2900      	cmp	r1, #0
 80059d4:	f000 80ac 	beq.w	8005b30 <_dtoa_r+0x790>
 80059d8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80059dc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80059e0:	461c      	mov	r4, r3
 80059e2:	930a      	str	r3, [sp, #40]	; 0x28
 80059e4:	9b04      	ldr	r3, [sp, #16]
 80059e6:	4413      	add	r3, r2
 80059e8:	9304      	str	r3, [sp, #16]
 80059ea:	9b05      	ldr	r3, [sp, #20]
 80059ec:	2101      	movs	r1, #1
 80059ee:	4413      	add	r3, r2
 80059f0:	4630      	mov	r0, r6
 80059f2:	9305      	str	r3, [sp, #20]
 80059f4:	f000 fb6a 	bl	80060cc <__i2b>
 80059f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059fa:	4607      	mov	r7, r0
 80059fc:	f1b8 0f00 	cmp.w	r8, #0
 8005a00:	dd0d      	ble.n	8005a1e <_dtoa_r+0x67e>
 8005a02:	9a05      	ldr	r2, [sp, #20]
 8005a04:	2a00      	cmp	r2, #0
 8005a06:	dd0a      	ble.n	8005a1e <_dtoa_r+0x67e>
 8005a08:	4542      	cmp	r2, r8
 8005a0a:	9904      	ldr	r1, [sp, #16]
 8005a0c:	bfa8      	it	ge
 8005a0e:	4642      	movge	r2, r8
 8005a10:	1a89      	subs	r1, r1, r2
 8005a12:	9104      	str	r1, [sp, #16]
 8005a14:	9905      	ldr	r1, [sp, #20]
 8005a16:	eba8 0802 	sub.w	r8, r8, r2
 8005a1a:	1a8a      	subs	r2, r1, r2
 8005a1c:	9205      	str	r2, [sp, #20]
 8005a1e:	b303      	cbz	r3, 8005a62 <_dtoa_r+0x6c2>
 8005a20:	9a07      	ldr	r2, [sp, #28]
 8005a22:	2a00      	cmp	r2, #0
 8005a24:	f000 80a5 	beq.w	8005b72 <_dtoa_r+0x7d2>
 8005a28:	2c00      	cmp	r4, #0
 8005a2a:	dd13      	ble.n	8005a54 <_dtoa_r+0x6b4>
 8005a2c:	4639      	mov	r1, r7
 8005a2e:	4622      	mov	r2, r4
 8005a30:	4630      	mov	r0, r6
 8005a32:	930d      	str	r3, [sp, #52]	; 0x34
 8005a34:	f000 fc0a 	bl	800624c <__pow5mult>
 8005a38:	462a      	mov	r2, r5
 8005a3a:	4601      	mov	r1, r0
 8005a3c:	4607      	mov	r7, r0
 8005a3e:	4630      	mov	r0, r6
 8005a40:	f000 fb5a 	bl	80060f8 <__multiply>
 8005a44:	4629      	mov	r1, r5
 8005a46:	900a      	str	r0, [sp, #40]	; 0x28
 8005a48:	4630      	mov	r0, r6
 8005a4a:	f000 fa87 	bl	8005f5c <_Bfree>
 8005a4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a52:	4615      	mov	r5, r2
 8005a54:	1b1a      	subs	r2, r3, r4
 8005a56:	d004      	beq.n	8005a62 <_dtoa_r+0x6c2>
 8005a58:	4629      	mov	r1, r5
 8005a5a:	4630      	mov	r0, r6
 8005a5c:	f000 fbf6 	bl	800624c <__pow5mult>
 8005a60:	4605      	mov	r5, r0
 8005a62:	2101      	movs	r1, #1
 8005a64:	4630      	mov	r0, r6
 8005a66:	f000 fb31 	bl	80060cc <__i2b>
 8005a6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	4604      	mov	r4, r0
 8005a70:	f340 8081 	ble.w	8005b76 <_dtoa_r+0x7d6>
 8005a74:	461a      	mov	r2, r3
 8005a76:	4601      	mov	r1, r0
 8005a78:	4630      	mov	r0, r6
 8005a7a:	f000 fbe7 	bl	800624c <__pow5mult>
 8005a7e:	9b06      	ldr	r3, [sp, #24]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	4604      	mov	r4, r0
 8005a84:	dd7a      	ble.n	8005b7c <_dtoa_r+0x7dc>
 8005a86:	2300      	movs	r3, #0
 8005a88:	930a      	str	r3, [sp, #40]	; 0x28
 8005a8a:	6922      	ldr	r2, [r4, #16]
 8005a8c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005a90:	6910      	ldr	r0, [r2, #16]
 8005a92:	f000 facb 	bl	800602c <__hi0bits>
 8005a96:	f1c0 0020 	rsb	r0, r0, #32
 8005a9a:	9b05      	ldr	r3, [sp, #20]
 8005a9c:	4418      	add	r0, r3
 8005a9e:	f010 001f 	ands.w	r0, r0, #31
 8005aa2:	f000 808c 	beq.w	8005bbe <_dtoa_r+0x81e>
 8005aa6:	f1c0 0220 	rsb	r2, r0, #32
 8005aaa:	2a04      	cmp	r2, #4
 8005aac:	f340 8085 	ble.w	8005bba <_dtoa_r+0x81a>
 8005ab0:	f1c0 001c 	rsb	r0, r0, #28
 8005ab4:	9b04      	ldr	r3, [sp, #16]
 8005ab6:	4403      	add	r3, r0
 8005ab8:	9304      	str	r3, [sp, #16]
 8005aba:	9b05      	ldr	r3, [sp, #20]
 8005abc:	4403      	add	r3, r0
 8005abe:	4480      	add	r8, r0
 8005ac0:	9305      	str	r3, [sp, #20]
 8005ac2:	9b04      	ldr	r3, [sp, #16]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	dd05      	ble.n	8005ad4 <_dtoa_r+0x734>
 8005ac8:	4629      	mov	r1, r5
 8005aca:	461a      	mov	r2, r3
 8005acc:	4630      	mov	r0, r6
 8005ace:	f000 fc17 	bl	8006300 <__lshift>
 8005ad2:	4605      	mov	r5, r0
 8005ad4:	9b05      	ldr	r3, [sp, #20]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	dd05      	ble.n	8005ae6 <_dtoa_r+0x746>
 8005ada:	4621      	mov	r1, r4
 8005adc:	461a      	mov	r2, r3
 8005ade:	4630      	mov	r0, r6
 8005ae0:	f000 fc0e 	bl	8006300 <__lshift>
 8005ae4:	4604      	mov	r4, r0
 8005ae6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d06a      	beq.n	8005bc2 <_dtoa_r+0x822>
 8005aec:	4621      	mov	r1, r4
 8005aee:	4628      	mov	r0, r5
 8005af0:	f000 fc76 	bl	80063e0 <__mcmp>
 8005af4:	2800      	cmp	r0, #0
 8005af6:	da64      	bge.n	8005bc2 <_dtoa_r+0x822>
 8005af8:	2300      	movs	r3, #0
 8005afa:	4629      	mov	r1, r5
 8005afc:	220a      	movs	r2, #10
 8005afe:	4630      	mov	r0, r6
 8005b00:	f000 fa4e 	bl	8005fa0 <__multadd>
 8005b04:	9b07      	ldr	r3, [sp, #28]
 8005b06:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005b0a:	4605      	mov	r5, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	f000 8191 	beq.w	8005e34 <_dtoa_r+0xa94>
 8005b12:	4639      	mov	r1, r7
 8005b14:	2300      	movs	r3, #0
 8005b16:	220a      	movs	r2, #10
 8005b18:	4630      	mov	r0, r6
 8005b1a:	f000 fa41 	bl	8005fa0 <__multadd>
 8005b1e:	f1ba 0f00 	cmp.w	sl, #0
 8005b22:	4607      	mov	r7, r0
 8005b24:	f300 808d 	bgt.w	8005c42 <_dtoa_r+0x8a2>
 8005b28:	9b06      	ldr	r3, [sp, #24]
 8005b2a:	2b02      	cmp	r3, #2
 8005b2c:	dc50      	bgt.n	8005bd0 <_dtoa_r+0x830>
 8005b2e:	e088      	b.n	8005c42 <_dtoa_r+0x8a2>
 8005b30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b32:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005b36:	e751      	b.n	80059dc <_dtoa_r+0x63c>
 8005b38:	f109 34ff 	add.w	r4, r9, #4294967295
 8005b3c:	42a3      	cmp	r3, r4
 8005b3e:	bfbf      	itttt	lt
 8005b40:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8005b42:	1ae3      	sublt	r3, r4, r3
 8005b44:	18d2      	addlt	r2, r2, r3
 8005b46:	9209      	strlt	r2, [sp, #36]	; 0x24
 8005b48:	bfb6      	itet	lt
 8005b4a:	4623      	movlt	r3, r4
 8005b4c:	1b1c      	subge	r4, r3, r4
 8005b4e:	2400      	movlt	r4, #0
 8005b50:	f1b9 0f00 	cmp.w	r9, #0
 8005b54:	bfb5      	itete	lt
 8005b56:	9a04      	ldrlt	r2, [sp, #16]
 8005b58:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8005b5c:	eba2 0809 	sublt.w	r8, r2, r9
 8005b60:	464a      	movge	r2, r9
 8005b62:	bfb8      	it	lt
 8005b64:	2200      	movlt	r2, #0
 8005b66:	e73c      	b.n	80059e2 <_dtoa_r+0x642>
 8005b68:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005b6c:	9f07      	ldr	r7, [sp, #28]
 8005b6e:	461c      	mov	r4, r3
 8005b70:	e744      	b.n	80059fc <_dtoa_r+0x65c>
 8005b72:	461a      	mov	r2, r3
 8005b74:	e770      	b.n	8005a58 <_dtoa_r+0x6b8>
 8005b76:	9b06      	ldr	r3, [sp, #24]
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	dc18      	bgt.n	8005bae <_dtoa_r+0x80e>
 8005b7c:	9b02      	ldr	r3, [sp, #8]
 8005b7e:	b9b3      	cbnz	r3, 8005bae <_dtoa_r+0x80e>
 8005b80:	9b03      	ldr	r3, [sp, #12]
 8005b82:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8005b86:	b9a2      	cbnz	r2, 8005bb2 <_dtoa_r+0x812>
 8005b88:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005b8c:	0d12      	lsrs	r2, r2, #20
 8005b8e:	0512      	lsls	r2, r2, #20
 8005b90:	b18a      	cbz	r2, 8005bb6 <_dtoa_r+0x816>
 8005b92:	9b04      	ldr	r3, [sp, #16]
 8005b94:	3301      	adds	r3, #1
 8005b96:	9304      	str	r3, [sp, #16]
 8005b98:	9b05      	ldr	r3, [sp, #20]
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	9305      	str	r3, [sp, #20]
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	930a      	str	r3, [sp, #40]	; 0x28
 8005ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	f47f af70 	bne.w	8005a8a <_dtoa_r+0x6ea>
 8005baa:	2001      	movs	r0, #1
 8005bac:	e775      	b.n	8005a9a <_dtoa_r+0x6fa>
 8005bae:	2300      	movs	r3, #0
 8005bb0:	e7f6      	b.n	8005ba0 <_dtoa_r+0x800>
 8005bb2:	9b02      	ldr	r3, [sp, #8]
 8005bb4:	e7f4      	b.n	8005ba0 <_dtoa_r+0x800>
 8005bb6:	920a      	str	r2, [sp, #40]	; 0x28
 8005bb8:	e7f3      	b.n	8005ba2 <_dtoa_r+0x802>
 8005bba:	d082      	beq.n	8005ac2 <_dtoa_r+0x722>
 8005bbc:	4610      	mov	r0, r2
 8005bbe:	301c      	adds	r0, #28
 8005bc0:	e778      	b.n	8005ab4 <_dtoa_r+0x714>
 8005bc2:	f1b9 0f00 	cmp.w	r9, #0
 8005bc6:	dc37      	bgt.n	8005c38 <_dtoa_r+0x898>
 8005bc8:	9b06      	ldr	r3, [sp, #24]
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	dd34      	ble.n	8005c38 <_dtoa_r+0x898>
 8005bce:	46ca      	mov	sl, r9
 8005bd0:	f1ba 0f00 	cmp.w	sl, #0
 8005bd4:	d10d      	bne.n	8005bf2 <_dtoa_r+0x852>
 8005bd6:	4621      	mov	r1, r4
 8005bd8:	4653      	mov	r3, sl
 8005bda:	2205      	movs	r2, #5
 8005bdc:	4630      	mov	r0, r6
 8005bde:	f000 f9df 	bl	8005fa0 <__multadd>
 8005be2:	4601      	mov	r1, r0
 8005be4:	4604      	mov	r4, r0
 8005be6:	4628      	mov	r0, r5
 8005be8:	f000 fbfa 	bl	80063e0 <__mcmp>
 8005bec:	2800      	cmp	r0, #0
 8005bee:	f73f adeb 	bgt.w	80057c8 <_dtoa_r+0x428>
 8005bf2:	9b08      	ldr	r3, [sp, #32]
 8005bf4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005bf8:	ea6f 0b03 	mvn.w	fp, r3
 8005bfc:	f04f 0900 	mov.w	r9, #0
 8005c00:	4621      	mov	r1, r4
 8005c02:	4630      	mov	r0, r6
 8005c04:	f000 f9aa 	bl	8005f5c <_Bfree>
 8005c08:	2f00      	cmp	r7, #0
 8005c0a:	f43f aea8 	beq.w	800595e <_dtoa_r+0x5be>
 8005c0e:	f1b9 0f00 	cmp.w	r9, #0
 8005c12:	d005      	beq.n	8005c20 <_dtoa_r+0x880>
 8005c14:	45b9      	cmp	r9, r7
 8005c16:	d003      	beq.n	8005c20 <_dtoa_r+0x880>
 8005c18:	4649      	mov	r1, r9
 8005c1a:	4630      	mov	r0, r6
 8005c1c:	f000 f99e 	bl	8005f5c <_Bfree>
 8005c20:	4639      	mov	r1, r7
 8005c22:	4630      	mov	r0, r6
 8005c24:	f000 f99a 	bl	8005f5c <_Bfree>
 8005c28:	e699      	b.n	800595e <_dtoa_r+0x5be>
 8005c2a:	2400      	movs	r4, #0
 8005c2c:	4627      	mov	r7, r4
 8005c2e:	e7e0      	b.n	8005bf2 <_dtoa_r+0x852>
 8005c30:	46bb      	mov	fp, r7
 8005c32:	4604      	mov	r4, r0
 8005c34:	4607      	mov	r7, r0
 8005c36:	e5c7      	b.n	80057c8 <_dtoa_r+0x428>
 8005c38:	9b07      	ldr	r3, [sp, #28]
 8005c3a:	46ca      	mov	sl, r9
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	f000 8100 	beq.w	8005e42 <_dtoa_r+0xaa2>
 8005c42:	f1b8 0f00 	cmp.w	r8, #0
 8005c46:	dd05      	ble.n	8005c54 <_dtoa_r+0x8b4>
 8005c48:	4639      	mov	r1, r7
 8005c4a:	4642      	mov	r2, r8
 8005c4c:	4630      	mov	r0, r6
 8005c4e:	f000 fb57 	bl	8006300 <__lshift>
 8005c52:	4607      	mov	r7, r0
 8005c54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d05d      	beq.n	8005d16 <_dtoa_r+0x976>
 8005c5a:	6879      	ldr	r1, [r7, #4]
 8005c5c:	4630      	mov	r0, r6
 8005c5e:	f000 f93d 	bl	8005edc <_Balloc>
 8005c62:	4680      	mov	r8, r0
 8005c64:	b928      	cbnz	r0, 8005c72 <_dtoa_r+0x8d2>
 8005c66:	4b82      	ldr	r3, [pc, #520]	; (8005e70 <_dtoa_r+0xad0>)
 8005c68:	4602      	mov	r2, r0
 8005c6a:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005c6e:	f7ff bbaf 	b.w	80053d0 <_dtoa_r+0x30>
 8005c72:	693a      	ldr	r2, [r7, #16]
 8005c74:	3202      	adds	r2, #2
 8005c76:	0092      	lsls	r2, r2, #2
 8005c78:	f107 010c 	add.w	r1, r7, #12
 8005c7c:	300c      	adds	r0, #12
 8005c7e:	f000 f913 	bl	8005ea8 <memcpy>
 8005c82:	2201      	movs	r2, #1
 8005c84:	4641      	mov	r1, r8
 8005c86:	4630      	mov	r0, r6
 8005c88:	f000 fb3a 	bl	8006300 <__lshift>
 8005c8c:	9b01      	ldr	r3, [sp, #4]
 8005c8e:	3301      	adds	r3, #1
 8005c90:	9304      	str	r3, [sp, #16]
 8005c92:	9b01      	ldr	r3, [sp, #4]
 8005c94:	4453      	add	r3, sl
 8005c96:	9308      	str	r3, [sp, #32]
 8005c98:	9b02      	ldr	r3, [sp, #8]
 8005c9a:	f003 0301 	and.w	r3, r3, #1
 8005c9e:	46b9      	mov	r9, r7
 8005ca0:	9307      	str	r3, [sp, #28]
 8005ca2:	4607      	mov	r7, r0
 8005ca4:	9b04      	ldr	r3, [sp, #16]
 8005ca6:	4621      	mov	r1, r4
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	4628      	mov	r0, r5
 8005cac:	9302      	str	r3, [sp, #8]
 8005cae:	f7ff faeb 	bl	8005288 <quorem>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	3330      	adds	r3, #48	; 0x30
 8005cb6:	9005      	str	r0, [sp, #20]
 8005cb8:	4649      	mov	r1, r9
 8005cba:	4628      	mov	r0, r5
 8005cbc:	9309      	str	r3, [sp, #36]	; 0x24
 8005cbe:	f000 fb8f 	bl	80063e0 <__mcmp>
 8005cc2:	463a      	mov	r2, r7
 8005cc4:	4682      	mov	sl, r0
 8005cc6:	4621      	mov	r1, r4
 8005cc8:	4630      	mov	r0, r6
 8005cca:	f000 fba5 	bl	8006418 <__mdiff>
 8005cce:	68c2      	ldr	r2, [r0, #12]
 8005cd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cd2:	4680      	mov	r8, r0
 8005cd4:	bb0a      	cbnz	r2, 8005d1a <_dtoa_r+0x97a>
 8005cd6:	4601      	mov	r1, r0
 8005cd8:	4628      	mov	r0, r5
 8005cda:	f000 fb81 	bl	80063e0 <__mcmp>
 8005cde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	4641      	mov	r1, r8
 8005ce4:	4630      	mov	r0, r6
 8005ce6:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8005cea:	f000 f937 	bl	8005f5c <_Bfree>
 8005cee:	9b06      	ldr	r3, [sp, #24]
 8005cf0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005cf2:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005cf6:	ea43 0102 	orr.w	r1, r3, r2
 8005cfa:	9b07      	ldr	r3, [sp, #28]
 8005cfc:	430b      	orrs	r3, r1
 8005cfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d00:	d10d      	bne.n	8005d1e <_dtoa_r+0x97e>
 8005d02:	2b39      	cmp	r3, #57	; 0x39
 8005d04:	d029      	beq.n	8005d5a <_dtoa_r+0x9ba>
 8005d06:	f1ba 0f00 	cmp.w	sl, #0
 8005d0a:	dd01      	ble.n	8005d10 <_dtoa_r+0x970>
 8005d0c:	9b05      	ldr	r3, [sp, #20]
 8005d0e:	3331      	adds	r3, #49	; 0x31
 8005d10:	9a02      	ldr	r2, [sp, #8]
 8005d12:	7013      	strb	r3, [r2, #0]
 8005d14:	e774      	b.n	8005c00 <_dtoa_r+0x860>
 8005d16:	4638      	mov	r0, r7
 8005d18:	e7b8      	b.n	8005c8c <_dtoa_r+0x8ec>
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	e7e1      	b.n	8005ce2 <_dtoa_r+0x942>
 8005d1e:	f1ba 0f00 	cmp.w	sl, #0
 8005d22:	db06      	blt.n	8005d32 <_dtoa_r+0x992>
 8005d24:	9906      	ldr	r1, [sp, #24]
 8005d26:	ea41 0a0a 	orr.w	sl, r1, sl
 8005d2a:	9907      	ldr	r1, [sp, #28]
 8005d2c:	ea5a 0101 	orrs.w	r1, sl, r1
 8005d30:	d120      	bne.n	8005d74 <_dtoa_r+0x9d4>
 8005d32:	2a00      	cmp	r2, #0
 8005d34:	ddec      	ble.n	8005d10 <_dtoa_r+0x970>
 8005d36:	4629      	mov	r1, r5
 8005d38:	2201      	movs	r2, #1
 8005d3a:	4630      	mov	r0, r6
 8005d3c:	9304      	str	r3, [sp, #16]
 8005d3e:	f000 fadf 	bl	8006300 <__lshift>
 8005d42:	4621      	mov	r1, r4
 8005d44:	4605      	mov	r5, r0
 8005d46:	f000 fb4b 	bl	80063e0 <__mcmp>
 8005d4a:	2800      	cmp	r0, #0
 8005d4c:	9b04      	ldr	r3, [sp, #16]
 8005d4e:	dc02      	bgt.n	8005d56 <_dtoa_r+0x9b6>
 8005d50:	d1de      	bne.n	8005d10 <_dtoa_r+0x970>
 8005d52:	07da      	lsls	r2, r3, #31
 8005d54:	d5dc      	bpl.n	8005d10 <_dtoa_r+0x970>
 8005d56:	2b39      	cmp	r3, #57	; 0x39
 8005d58:	d1d8      	bne.n	8005d0c <_dtoa_r+0x96c>
 8005d5a:	9a02      	ldr	r2, [sp, #8]
 8005d5c:	2339      	movs	r3, #57	; 0x39
 8005d5e:	7013      	strb	r3, [r2, #0]
 8005d60:	4643      	mov	r3, r8
 8005d62:	4698      	mov	r8, r3
 8005d64:	3b01      	subs	r3, #1
 8005d66:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8005d6a:	2a39      	cmp	r2, #57	; 0x39
 8005d6c:	d051      	beq.n	8005e12 <_dtoa_r+0xa72>
 8005d6e:	3201      	adds	r2, #1
 8005d70:	701a      	strb	r2, [r3, #0]
 8005d72:	e745      	b.n	8005c00 <_dtoa_r+0x860>
 8005d74:	2a00      	cmp	r2, #0
 8005d76:	dd03      	ble.n	8005d80 <_dtoa_r+0x9e0>
 8005d78:	2b39      	cmp	r3, #57	; 0x39
 8005d7a:	d0ee      	beq.n	8005d5a <_dtoa_r+0x9ba>
 8005d7c:	3301      	adds	r3, #1
 8005d7e:	e7c7      	b.n	8005d10 <_dtoa_r+0x970>
 8005d80:	9a04      	ldr	r2, [sp, #16]
 8005d82:	9908      	ldr	r1, [sp, #32]
 8005d84:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005d88:	428a      	cmp	r2, r1
 8005d8a:	d02b      	beq.n	8005de4 <_dtoa_r+0xa44>
 8005d8c:	4629      	mov	r1, r5
 8005d8e:	2300      	movs	r3, #0
 8005d90:	220a      	movs	r2, #10
 8005d92:	4630      	mov	r0, r6
 8005d94:	f000 f904 	bl	8005fa0 <__multadd>
 8005d98:	45b9      	cmp	r9, r7
 8005d9a:	4605      	mov	r5, r0
 8005d9c:	f04f 0300 	mov.w	r3, #0
 8005da0:	f04f 020a 	mov.w	r2, #10
 8005da4:	4649      	mov	r1, r9
 8005da6:	4630      	mov	r0, r6
 8005da8:	d107      	bne.n	8005dba <_dtoa_r+0xa1a>
 8005daa:	f000 f8f9 	bl	8005fa0 <__multadd>
 8005dae:	4681      	mov	r9, r0
 8005db0:	4607      	mov	r7, r0
 8005db2:	9b04      	ldr	r3, [sp, #16]
 8005db4:	3301      	adds	r3, #1
 8005db6:	9304      	str	r3, [sp, #16]
 8005db8:	e774      	b.n	8005ca4 <_dtoa_r+0x904>
 8005dba:	f000 f8f1 	bl	8005fa0 <__multadd>
 8005dbe:	4639      	mov	r1, r7
 8005dc0:	4681      	mov	r9, r0
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	220a      	movs	r2, #10
 8005dc6:	4630      	mov	r0, r6
 8005dc8:	f000 f8ea 	bl	8005fa0 <__multadd>
 8005dcc:	4607      	mov	r7, r0
 8005dce:	e7f0      	b.n	8005db2 <_dtoa_r+0xa12>
 8005dd0:	f1ba 0f00 	cmp.w	sl, #0
 8005dd4:	9a01      	ldr	r2, [sp, #4]
 8005dd6:	bfcc      	ite	gt
 8005dd8:	46d0      	movgt	r8, sl
 8005dda:	f04f 0801 	movle.w	r8, #1
 8005dde:	4490      	add	r8, r2
 8005de0:	f04f 0900 	mov.w	r9, #0
 8005de4:	4629      	mov	r1, r5
 8005de6:	2201      	movs	r2, #1
 8005de8:	4630      	mov	r0, r6
 8005dea:	9302      	str	r3, [sp, #8]
 8005dec:	f000 fa88 	bl	8006300 <__lshift>
 8005df0:	4621      	mov	r1, r4
 8005df2:	4605      	mov	r5, r0
 8005df4:	f000 faf4 	bl	80063e0 <__mcmp>
 8005df8:	2800      	cmp	r0, #0
 8005dfa:	dcb1      	bgt.n	8005d60 <_dtoa_r+0x9c0>
 8005dfc:	d102      	bne.n	8005e04 <_dtoa_r+0xa64>
 8005dfe:	9b02      	ldr	r3, [sp, #8]
 8005e00:	07db      	lsls	r3, r3, #31
 8005e02:	d4ad      	bmi.n	8005d60 <_dtoa_r+0x9c0>
 8005e04:	4643      	mov	r3, r8
 8005e06:	4698      	mov	r8, r3
 8005e08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e0c:	2a30      	cmp	r2, #48	; 0x30
 8005e0e:	d0fa      	beq.n	8005e06 <_dtoa_r+0xa66>
 8005e10:	e6f6      	b.n	8005c00 <_dtoa_r+0x860>
 8005e12:	9a01      	ldr	r2, [sp, #4]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d1a4      	bne.n	8005d62 <_dtoa_r+0x9c2>
 8005e18:	f10b 0b01 	add.w	fp, fp, #1
 8005e1c:	2331      	movs	r3, #49	; 0x31
 8005e1e:	e778      	b.n	8005d12 <_dtoa_r+0x972>
 8005e20:	4b14      	ldr	r3, [pc, #80]	; (8005e74 <_dtoa_r+0xad4>)
 8005e22:	f7ff bb27 	b.w	8005474 <_dtoa_r+0xd4>
 8005e26:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f47f ab03 	bne.w	8005434 <_dtoa_r+0x94>
 8005e2e:	4b12      	ldr	r3, [pc, #72]	; (8005e78 <_dtoa_r+0xad8>)
 8005e30:	f7ff bb20 	b.w	8005474 <_dtoa_r+0xd4>
 8005e34:	f1ba 0f00 	cmp.w	sl, #0
 8005e38:	dc03      	bgt.n	8005e42 <_dtoa_r+0xaa2>
 8005e3a:	9b06      	ldr	r3, [sp, #24]
 8005e3c:	2b02      	cmp	r3, #2
 8005e3e:	f73f aec7 	bgt.w	8005bd0 <_dtoa_r+0x830>
 8005e42:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005e46:	4621      	mov	r1, r4
 8005e48:	4628      	mov	r0, r5
 8005e4a:	f7ff fa1d 	bl	8005288 <quorem>
 8005e4e:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005e52:	f808 3b01 	strb.w	r3, [r8], #1
 8005e56:	9a01      	ldr	r2, [sp, #4]
 8005e58:	eba8 0202 	sub.w	r2, r8, r2
 8005e5c:	4592      	cmp	sl, r2
 8005e5e:	ddb7      	ble.n	8005dd0 <_dtoa_r+0xa30>
 8005e60:	4629      	mov	r1, r5
 8005e62:	2300      	movs	r3, #0
 8005e64:	220a      	movs	r2, #10
 8005e66:	4630      	mov	r0, r6
 8005e68:	f000 f89a 	bl	8005fa0 <__multadd>
 8005e6c:	4605      	mov	r5, r0
 8005e6e:	e7ea      	b.n	8005e46 <_dtoa_r+0xaa6>
 8005e70:	08008837 	.word	0x08008837
 8005e74:	08008794 	.word	0x08008794
 8005e78:	080087b8 	.word	0x080087b8

08005e7c <_localeconv_r>:
 8005e7c:	4800      	ldr	r0, [pc, #0]	; (8005e80 <_localeconv_r+0x4>)
 8005e7e:	4770      	bx	lr
 8005e80:	20000164 	.word	0x20000164

08005e84 <_lseek_r>:
 8005e84:	b538      	push	{r3, r4, r5, lr}
 8005e86:	4d07      	ldr	r5, [pc, #28]	; (8005ea4 <_lseek_r+0x20>)
 8005e88:	4604      	mov	r4, r0
 8005e8a:	4608      	mov	r0, r1
 8005e8c:	4611      	mov	r1, r2
 8005e8e:	2200      	movs	r2, #0
 8005e90:	602a      	str	r2, [r5, #0]
 8005e92:	461a      	mov	r2, r3
 8005e94:	f001 fece 	bl	8007c34 <_lseek>
 8005e98:	1c43      	adds	r3, r0, #1
 8005e9a:	d102      	bne.n	8005ea2 <_lseek_r+0x1e>
 8005e9c:	682b      	ldr	r3, [r5, #0]
 8005e9e:	b103      	cbz	r3, 8005ea2 <_lseek_r+0x1e>
 8005ea0:	6023      	str	r3, [r4, #0]
 8005ea2:	bd38      	pop	{r3, r4, r5, pc}
 8005ea4:	2003f1a0 	.word	0x2003f1a0

08005ea8 <memcpy>:
 8005ea8:	440a      	add	r2, r1
 8005eaa:	4291      	cmp	r1, r2
 8005eac:	f100 33ff 	add.w	r3, r0, #4294967295
 8005eb0:	d100      	bne.n	8005eb4 <memcpy+0xc>
 8005eb2:	4770      	bx	lr
 8005eb4:	b510      	push	{r4, lr}
 8005eb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005eba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ebe:	4291      	cmp	r1, r2
 8005ec0:	d1f9      	bne.n	8005eb6 <memcpy+0xe>
 8005ec2:	bd10      	pop	{r4, pc}

08005ec4 <__malloc_lock>:
 8005ec4:	4801      	ldr	r0, [pc, #4]	; (8005ecc <__malloc_lock+0x8>)
 8005ec6:	f000 bd87 	b.w	80069d8 <__retarget_lock_acquire_recursive>
 8005eca:	bf00      	nop
 8005ecc:	2003f1a4 	.word	0x2003f1a4

08005ed0 <__malloc_unlock>:
 8005ed0:	4801      	ldr	r0, [pc, #4]	; (8005ed8 <__malloc_unlock+0x8>)
 8005ed2:	f000 bd82 	b.w	80069da <__retarget_lock_release_recursive>
 8005ed6:	bf00      	nop
 8005ed8:	2003f1a4 	.word	0x2003f1a4

08005edc <_Balloc>:
 8005edc:	b570      	push	{r4, r5, r6, lr}
 8005ede:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005ee0:	4604      	mov	r4, r0
 8005ee2:	460d      	mov	r5, r1
 8005ee4:	b976      	cbnz	r6, 8005f04 <_Balloc+0x28>
 8005ee6:	2010      	movs	r0, #16
 8005ee8:	f7fe fc08 	bl	80046fc <malloc>
 8005eec:	4602      	mov	r2, r0
 8005eee:	6260      	str	r0, [r4, #36]	; 0x24
 8005ef0:	b920      	cbnz	r0, 8005efc <_Balloc+0x20>
 8005ef2:	4b18      	ldr	r3, [pc, #96]	; (8005f54 <_Balloc+0x78>)
 8005ef4:	4818      	ldr	r0, [pc, #96]	; (8005f58 <_Balloc+0x7c>)
 8005ef6:	2166      	movs	r1, #102	; 0x66
 8005ef8:	f000 fb86 	bl	8006608 <__assert_func>
 8005efc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f00:	6006      	str	r6, [r0, #0]
 8005f02:	60c6      	str	r6, [r0, #12]
 8005f04:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005f06:	68f3      	ldr	r3, [r6, #12]
 8005f08:	b183      	cbz	r3, 8005f2c <_Balloc+0x50>
 8005f0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005f12:	b9b8      	cbnz	r0, 8005f44 <_Balloc+0x68>
 8005f14:	2101      	movs	r1, #1
 8005f16:	fa01 f605 	lsl.w	r6, r1, r5
 8005f1a:	1d72      	adds	r2, r6, #5
 8005f1c:	0092      	lsls	r2, r2, #2
 8005f1e:	4620      	mov	r0, r4
 8005f20:	f7fe fc04 	bl	800472c <_calloc_r>
 8005f24:	b160      	cbz	r0, 8005f40 <_Balloc+0x64>
 8005f26:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005f2a:	e00e      	b.n	8005f4a <_Balloc+0x6e>
 8005f2c:	2221      	movs	r2, #33	; 0x21
 8005f2e:	2104      	movs	r1, #4
 8005f30:	4620      	mov	r0, r4
 8005f32:	f7fe fbfb 	bl	800472c <_calloc_r>
 8005f36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f38:	60f0      	str	r0, [r6, #12]
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1e4      	bne.n	8005f0a <_Balloc+0x2e>
 8005f40:	2000      	movs	r0, #0
 8005f42:	bd70      	pop	{r4, r5, r6, pc}
 8005f44:	6802      	ldr	r2, [r0, #0]
 8005f46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005f50:	e7f7      	b.n	8005f42 <_Balloc+0x66>
 8005f52:	bf00      	nop
 8005f54:	080087c5 	.word	0x080087c5
 8005f58:	08008848 	.word	0x08008848

08005f5c <_Bfree>:
 8005f5c:	b570      	push	{r4, r5, r6, lr}
 8005f5e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005f60:	4605      	mov	r5, r0
 8005f62:	460c      	mov	r4, r1
 8005f64:	b976      	cbnz	r6, 8005f84 <_Bfree+0x28>
 8005f66:	2010      	movs	r0, #16
 8005f68:	f7fe fbc8 	bl	80046fc <malloc>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	6268      	str	r0, [r5, #36]	; 0x24
 8005f70:	b920      	cbnz	r0, 8005f7c <_Bfree+0x20>
 8005f72:	4b09      	ldr	r3, [pc, #36]	; (8005f98 <_Bfree+0x3c>)
 8005f74:	4809      	ldr	r0, [pc, #36]	; (8005f9c <_Bfree+0x40>)
 8005f76:	218a      	movs	r1, #138	; 0x8a
 8005f78:	f000 fb46 	bl	8006608 <__assert_func>
 8005f7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f80:	6006      	str	r6, [r0, #0]
 8005f82:	60c6      	str	r6, [r0, #12]
 8005f84:	b13c      	cbz	r4, 8005f96 <_Bfree+0x3a>
 8005f86:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005f88:	6862      	ldr	r2, [r4, #4]
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f90:	6021      	str	r1, [r4, #0]
 8005f92:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005f96:	bd70      	pop	{r4, r5, r6, pc}
 8005f98:	080087c5 	.word	0x080087c5
 8005f9c:	08008848 	.word	0x08008848

08005fa0 <__multadd>:
 8005fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fa4:	690d      	ldr	r5, [r1, #16]
 8005fa6:	4607      	mov	r7, r0
 8005fa8:	460c      	mov	r4, r1
 8005faa:	461e      	mov	r6, r3
 8005fac:	f101 0c14 	add.w	ip, r1, #20
 8005fb0:	2000      	movs	r0, #0
 8005fb2:	f8dc 3000 	ldr.w	r3, [ip]
 8005fb6:	b299      	uxth	r1, r3
 8005fb8:	fb02 6101 	mla	r1, r2, r1, r6
 8005fbc:	0c1e      	lsrs	r6, r3, #16
 8005fbe:	0c0b      	lsrs	r3, r1, #16
 8005fc0:	fb02 3306 	mla	r3, r2, r6, r3
 8005fc4:	b289      	uxth	r1, r1
 8005fc6:	3001      	adds	r0, #1
 8005fc8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005fcc:	4285      	cmp	r5, r0
 8005fce:	f84c 1b04 	str.w	r1, [ip], #4
 8005fd2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005fd6:	dcec      	bgt.n	8005fb2 <__multadd+0x12>
 8005fd8:	b30e      	cbz	r6, 800601e <__multadd+0x7e>
 8005fda:	68a3      	ldr	r3, [r4, #8]
 8005fdc:	42ab      	cmp	r3, r5
 8005fde:	dc19      	bgt.n	8006014 <__multadd+0x74>
 8005fe0:	6861      	ldr	r1, [r4, #4]
 8005fe2:	4638      	mov	r0, r7
 8005fe4:	3101      	adds	r1, #1
 8005fe6:	f7ff ff79 	bl	8005edc <_Balloc>
 8005fea:	4680      	mov	r8, r0
 8005fec:	b928      	cbnz	r0, 8005ffa <__multadd+0x5a>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	4b0c      	ldr	r3, [pc, #48]	; (8006024 <__multadd+0x84>)
 8005ff2:	480d      	ldr	r0, [pc, #52]	; (8006028 <__multadd+0x88>)
 8005ff4:	21b5      	movs	r1, #181	; 0xb5
 8005ff6:	f000 fb07 	bl	8006608 <__assert_func>
 8005ffa:	6922      	ldr	r2, [r4, #16]
 8005ffc:	3202      	adds	r2, #2
 8005ffe:	f104 010c 	add.w	r1, r4, #12
 8006002:	0092      	lsls	r2, r2, #2
 8006004:	300c      	adds	r0, #12
 8006006:	f7ff ff4f 	bl	8005ea8 <memcpy>
 800600a:	4621      	mov	r1, r4
 800600c:	4638      	mov	r0, r7
 800600e:	f7ff ffa5 	bl	8005f5c <_Bfree>
 8006012:	4644      	mov	r4, r8
 8006014:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006018:	3501      	adds	r5, #1
 800601a:	615e      	str	r6, [r3, #20]
 800601c:	6125      	str	r5, [r4, #16]
 800601e:	4620      	mov	r0, r4
 8006020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006024:	08008837 	.word	0x08008837
 8006028:	08008848 	.word	0x08008848

0800602c <__hi0bits>:
 800602c:	0c03      	lsrs	r3, r0, #16
 800602e:	041b      	lsls	r3, r3, #16
 8006030:	b9d3      	cbnz	r3, 8006068 <__hi0bits+0x3c>
 8006032:	0400      	lsls	r0, r0, #16
 8006034:	2310      	movs	r3, #16
 8006036:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800603a:	bf04      	itt	eq
 800603c:	0200      	lsleq	r0, r0, #8
 800603e:	3308      	addeq	r3, #8
 8006040:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006044:	bf04      	itt	eq
 8006046:	0100      	lsleq	r0, r0, #4
 8006048:	3304      	addeq	r3, #4
 800604a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800604e:	bf04      	itt	eq
 8006050:	0080      	lsleq	r0, r0, #2
 8006052:	3302      	addeq	r3, #2
 8006054:	2800      	cmp	r0, #0
 8006056:	db05      	blt.n	8006064 <__hi0bits+0x38>
 8006058:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800605c:	f103 0301 	add.w	r3, r3, #1
 8006060:	bf08      	it	eq
 8006062:	2320      	moveq	r3, #32
 8006064:	4618      	mov	r0, r3
 8006066:	4770      	bx	lr
 8006068:	2300      	movs	r3, #0
 800606a:	e7e4      	b.n	8006036 <__hi0bits+0xa>

0800606c <__lo0bits>:
 800606c:	6803      	ldr	r3, [r0, #0]
 800606e:	f013 0207 	ands.w	r2, r3, #7
 8006072:	4601      	mov	r1, r0
 8006074:	d00b      	beq.n	800608e <__lo0bits+0x22>
 8006076:	07da      	lsls	r2, r3, #31
 8006078:	d423      	bmi.n	80060c2 <__lo0bits+0x56>
 800607a:	0798      	lsls	r0, r3, #30
 800607c:	bf49      	itett	mi
 800607e:	085b      	lsrmi	r3, r3, #1
 8006080:	089b      	lsrpl	r3, r3, #2
 8006082:	2001      	movmi	r0, #1
 8006084:	600b      	strmi	r3, [r1, #0]
 8006086:	bf5c      	itt	pl
 8006088:	600b      	strpl	r3, [r1, #0]
 800608a:	2002      	movpl	r0, #2
 800608c:	4770      	bx	lr
 800608e:	b298      	uxth	r0, r3
 8006090:	b9a8      	cbnz	r0, 80060be <__lo0bits+0x52>
 8006092:	0c1b      	lsrs	r3, r3, #16
 8006094:	2010      	movs	r0, #16
 8006096:	b2da      	uxtb	r2, r3
 8006098:	b90a      	cbnz	r2, 800609e <__lo0bits+0x32>
 800609a:	3008      	adds	r0, #8
 800609c:	0a1b      	lsrs	r3, r3, #8
 800609e:	071a      	lsls	r2, r3, #28
 80060a0:	bf04      	itt	eq
 80060a2:	091b      	lsreq	r3, r3, #4
 80060a4:	3004      	addeq	r0, #4
 80060a6:	079a      	lsls	r2, r3, #30
 80060a8:	bf04      	itt	eq
 80060aa:	089b      	lsreq	r3, r3, #2
 80060ac:	3002      	addeq	r0, #2
 80060ae:	07da      	lsls	r2, r3, #31
 80060b0:	d403      	bmi.n	80060ba <__lo0bits+0x4e>
 80060b2:	085b      	lsrs	r3, r3, #1
 80060b4:	f100 0001 	add.w	r0, r0, #1
 80060b8:	d005      	beq.n	80060c6 <__lo0bits+0x5a>
 80060ba:	600b      	str	r3, [r1, #0]
 80060bc:	4770      	bx	lr
 80060be:	4610      	mov	r0, r2
 80060c0:	e7e9      	b.n	8006096 <__lo0bits+0x2a>
 80060c2:	2000      	movs	r0, #0
 80060c4:	4770      	bx	lr
 80060c6:	2020      	movs	r0, #32
 80060c8:	4770      	bx	lr
	...

080060cc <__i2b>:
 80060cc:	b510      	push	{r4, lr}
 80060ce:	460c      	mov	r4, r1
 80060d0:	2101      	movs	r1, #1
 80060d2:	f7ff ff03 	bl	8005edc <_Balloc>
 80060d6:	4602      	mov	r2, r0
 80060d8:	b928      	cbnz	r0, 80060e6 <__i2b+0x1a>
 80060da:	4b05      	ldr	r3, [pc, #20]	; (80060f0 <__i2b+0x24>)
 80060dc:	4805      	ldr	r0, [pc, #20]	; (80060f4 <__i2b+0x28>)
 80060de:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80060e2:	f000 fa91 	bl	8006608 <__assert_func>
 80060e6:	2301      	movs	r3, #1
 80060e8:	6144      	str	r4, [r0, #20]
 80060ea:	6103      	str	r3, [r0, #16]
 80060ec:	bd10      	pop	{r4, pc}
 80060ee:	bf00      	nop
 80060f0:	08008837 	.word	0x08008837
 80060f4:	08008848 	.word	0x08008848

080060f8 <__multiply>:
 80060f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060fc:	4691      	mov	r9, r2
 80060fe:	690a      	ldr	r2, [r1, #16]
 8006100:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006104:	429a      	cmp	r2, r3
 8006106:	bfb8      	it	lt
 8006108:	460b      	movlt	r3, r1
 800610a:	460c      	mov	r4, r1
 800610c:	bfbc      	itt	lt
 800610e:	464c      	movlt	r4, r9
 8006110:	4699      	movlt	r9, r3
 8006112:	6927      	ldr	r7, [r4, #16]
 8006114:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006118:	68a3      	ldr	r3, [r4, #8]
 800611a:	6861      	ldr	r1, [r4, #4]
 800611c:	eb07 060a 	add.w	r6, r7, sl
 8006120:	42b3      	cmp	r3, r6
 8006122:	b085      	sub	sp, #20
 8006124:	bfb8      	it	lt
 8006126:	3101      	addlt	r1, #1
 8006128:	f7ff fed8 	bl	8005edc <_Balloc>
 800612c:	b930      	cbnz	r0, 800613c <__multiply+0x44>
 800612e:	4602      	mov	r2, r0
 8006130:	4b44      	ldr	r3, [pc, #272]	; (8006244 <__multiply+0x14c>)
 8006132:	4845      	ldr	r0, [pc, #276]	; (8006248 <__multiply+0x150>)
 8006134:	f240 115d 	movw	r1, #349	; 0x15d
 8006138:	f000 fa66 	bl	8006608 <__assert_func>
 800613c:	f100 0514 	add.w	r5, r0, #20
 8006140:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006144:	462b      	mov	r3, r5
 8006146:	2200      	movs	r2, #0
 8006148:	4543      	cmp	r3, r8
 800614a:	d321      	bcc.n	8006190 <__multiply+0x98>
 800614c:	f104 0314 	add.w	r3, r4, #20
 8006150:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006154:	f109 0314 	add.w	r3, r9, #20
 8006158:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800615c:	9202      	str	r2, [sp, #8]
 800615e:	1b3a      	subs	r2, r7, r4
 8006160:	3a15      	subs	r2, #21
 8006162:	f022 0203 	bic.w	r2, r2, #3
 8006166:	3204      	adds	r2, #4
 8006168:	f104 0115 	add.w	r1, r4, #21
 800616c:	428f      	cmp	r7, r1
 800616e:	bf38      	it	cc
 8006170:	2204      	movcc	r2, #4
 8006172:	9201      	str	r2, [sp, #4]
 8006174:	9a02      	ldr	r2, [sp, #8]
 8006176:	9303      	str	r3, [sp, #12]
 8006178:	429a      	cmp	r2, r3
 800617a:	d80c      	bhi.n	8006196 <__multiply+0x9e>
 800617c:	2e00      	cmp	r6, #0
 800617e:	dd03      	ble.n	8006188 <__multiply+0x90>
 8006180:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006184:	2b00      	cmp	r3, #0
 8006186:	d05a      	beq.n	800623e <__multiply+0x146>
 8006188:	6106      	str	r6, [r0, #16]
 800618a:	b005      	add	sp, #20
 800618c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006190:	f843 2b04 	str.w	r2, [r3], #4
 8006194:	e7d8      	b.n	8006148 <__multiply+0x50>
 8006196:	f8b3 a000 	ldrh.w	sl, [r3]
 800619a:	f1ba 0f00 	cmp.w	sl, #0
 800619e:	d024      	beq.n	80061ea <__multiply+0xf2>
 80061a0:	f104 0e14 	add.w	lr, r4, #20
 80061a4:	46a9      	mov	r9, r5
 80061a6:	f04f 0c00 	mov.w	ip, #0
 80061aa:	f85e 2b04 	ldr.w	r2, [lr], #4
 80061ae:	f8d9 1000 	ldr.w	r1, [r9]
 80061b2:	fa1f fb82 	uxth.w	fp, r2
 80061b6:	b289      	uxth	r1, r1
 80061b8:	fb0a 110b 	mla	r1, sl, fp, r1
 80061bc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80061c0:	f8d9 2000 	ldr.w	r2, [r9]
 80061c4:	4461      	add	r1, ip
 80061c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80061ca:	fb0a c20b 	mla	r2, sl, fp, ip
 80061ce:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80061d2:	b289      	uxth	r1, r1
 80061d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80061d8:	4577      	cmp	r7, lr
 80061da:	f849 1b04 	str.w	r1, [r9], #4
 80061de:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80061e2:	d8e2      	bhi.n	80061aa <__multiply+0xb2>
 80061e4:	9a01      	ldr	r2, [sp, #4]
 80061e6:	f845 c002 	str.w	ip, [r5, r2]
 80061ea:	9a03      	ldr	r2, [sp, #12]
 80061ec:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80061f0:	3304      	adds	r3, #4
 80061f2:	f1b9 0f00 	cmp.w	r9, #0
 80061f6:	d020      	beq.n	800623a <__multiply+0x142>
 80061f8:	6829      	ldr	r1, [r5, #0]
 80061fa:	f104 0c14 	add.w	ip, r4, #20
 80061fe:	46ae      	mov	lr, r5
 8006200:	f04f 0a00 	mov.w	sl, #0
 8006204:	f8bc b000 	ldrh.w	fp, [ip]
 8006208:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800620c:	fb09 220b 	mla	r2, r9, fp, r2
 8006210:	4492      	add	sl, r2
 8006212:	b289      	uxth	r1, r1
 8006214:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006218:	f84e 1b04 	str.w	r1, [lr], #4
 800621c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006220:	f8be 1000 	ldrh.w	r1, [lr]
 8006224:	0c12      	lsrs	r2, r2, #16
 8006226:	fb09 1102 	mla	r1, r9, r2, r1
 800622a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800622e:	4567      	cmp	r7, ip
 8006230:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006234:	d8e6      	bhi.n	8006204 <__multiply+0x10c>
 8006236:	9a01      	ldr	r2, [sp, #4]
 8006238:	50a9      	str	r1, [r5, r2]
 800623a:	3504      	adds	r5, #4
 800623c:	e79a      	b.n	8006174 <__multiply+0x7c>
 800623e:	3e01      	subs	r6, #1
 8006240:	e79c      	b.n	800617c <__multiply+0x84>
 8006242:	bf00      	nop
 8006244:	08008837 	.word	0x08008837
 8006248:	08008848 	.word	0x08008848

0800624c <__pow5mult>:
 800624c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006250:	4615      	mov	r5, r2
 8006252:	f012 0203 	ands.w	r2, r2, #3
 8006256:	4606      	mov	r6, r0
 8006258:	460f      	mov	r7, r1
 800625a:	d007      	beq.n	800626c <__pow5mult+0x20>
 800625c:	4c25      	ldr	r4, [pc, #148]	; (80062f4 <__pow5mult+0xa8>)
 800625e:	3a01      	subs	r2, #1
 8006260:	2300      	movs	r3, #0
 8006262:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006266:	f7ff fe9b 	bl	8005fa0 <__multadd>
 800626a:	4607      	mov	r7, r0
 800626c:	10ad      	asrs	r5, r5, #2
 800626e:	d03d      	beq.n	80062ec <__pow5mult+0xa0>
 8006270:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006272:	b97c      	cbnz	r4, 8006294 <__pow5mult+0x48>
 8006274:	2010      	movs	r0, #16
 8006276:	f7fe fa41 	bl	80046fc <malloc>
 800627a:	4602      	mov	r2, r0
 800627c:	6270      	str	r0, [r6, #36]	; 0x24
 800627e:	b928      	cbnz	r0, 800628c <__pow5mult+0x40>
 8006280:	4b1d      	ldr	r3, [pc, #116]	; (80062f8 <__pow5mult+0xac>)
 8006282:	481e      	ldr	r0, [pc, #120]	; (80062fc <__pow5mult+0xb0>)
 8006284:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006288:	f000 f9be 	bl	8006608 <__assert_func>
 800628c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006290:	6004      	str	r4, [r0, #0]
 8006292:	60c4      	str	r4, [r0, #12]
 8006294:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006298:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800629c:	b94c      	cbnz	r4, 80062b2 <__pow5mult+0x66>
 800629e:	f240 2171 	movw	r1, #625	; 0x271
 80062a2:	4630      	mov	r0, r6
 80062a4:	f7ff ff12 	bl	80060cc <__i2b>
 80062a8:	2300      	movs	r3, #0
 80062aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80062ae:	4604      	mov	r4, r0
 80062b0:	6003      	str	r3, [r0, #0]
 80062b2:	f04f 0900 	mov.w	r9, #0
 80062b6:	07eb      	lsls	r3, r5, #31
 80062b8:	d50a      	bpl.n	80062d0 <__pow5mult+0x84>
 80062ba:	4639      	mov	r1, r7
 80062bc:	4622      	mov	r2, r4
 80062be:	4630      	mov	r0, r6
 80062c0:	f7ff ff1a 	bl	80060f8 <__multiply>
 80062c4:	4639      	mov	r1, r7
 80062c6:	4680      	mov	r8, r0
 80062c8:	4630      	mov	r0, r6
 80062ca:	f7ff fe47 	bl	8005f5c <_Bfree>
 80062ce:	4647      	mov	r7, r8
 80062d0:	106d      	asrs	r5, r5, #1
 80062d2:	d00b      	beq.n	80062ec <__pow5mult+0xa0>
 80062d4:	6820      	ldr	r0, [r4, #0]
 80062d6:	b938      	cbnz	r0, 80062e8 <__pow5mult+0x9c>
 80062d8:	4622      	mov	r2, r4
 80062da:	4621      	mov	r1, r4
 80062dc:	4630      	mov	r0, r6
 80062de:	f7ff ff0b 	bl	80060f8 <__multiply>
 80062e2:	6020      	str	r0, [r4, #0]
 80062e4:	f8c0 9000 	str.w	r9, [r0]
 80062e8:	4604      	mov	r4, r0
 80062ea:	e7e4      	b.n	80062b6 <__pow5mult+0x6a>
 80062ec:	4638      	mov	r0, r7
 80062ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062f2:	bf00      	nop
 80062f4:	08008998 	.word	0x08008998
 80062f8:	080087c5 	.word	0x080087c5
 80062fc:	08008848 	.word	0x08008848

08006300 <__lshift>:
 8006300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006304:	460c      	mov	r4, r1
 8006306:	6849      	ldr	r1, [r1, #4]
 8006308:	6923      	ldr	r3, [r4, #16]
 800630a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800630e:	68a3      	ldr	r3, [r4, #8]
 8006310:	4607      	mov	r7, r0
 8006312:	4691      	mov	r9, r2
 8006314:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006318:	f108 0601 	add.w	r6, r8, #1
 800631c:	42b3      	cmp	r3, r6
 800631e:	db0b      	blt.n	8006338 <__lshift+0x38>
 8006320:	4638      	mov	r0, r7
 8006322:	f7ff fddb 	bl	8005edc <_Balloc>
 8006326:	4605      	mov	r5, r0
 8006328:	b948      	cbnz	r0, 800633e <__lshift+0x3e>
 800632a:	4602      	mov	r2, r0
 800632c:	4b2a      	ldr	r3, [pc, #168]	; (80063d8 <__lshift+0xd8>)
 800632e:	482b      	ldr	r0, [pc, #172]	; (80063dc <__lshift+0xdc>)
 8006330:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006334:	f000 f968 	bl	8006608 <__assert_func>
 8006338:	3101      	adds	r1, #1
 800633a:	005b      	lsls	r3, r3, #1
 800633c:	e7ee      	b.n	800631c <__lshift+0x1c>
 800633e:	2300      	movs	r3, #0
 8006340:	f100 0114 	add.w	r1, r0, #20
 8006344:	f100 0210 	add.w	r2, r0, #16
 8006348:	4618      	mov	r0, r3
 800634a:	4553      	cmp	r3, sl
 800634c:	db37      	blt.n	80063be <__lshift+0xbe>
 800634e:	6920      	ldr	r0, [r4, #16]
 8006350:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006354:	f104 0314 	add.w	r3, r4, #20
 8006358:	f019 091f 	ands.w	r9, r9, #31
 800635c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006360:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006364:	d02f      	beq.n	80063c6 <__lshift+0xc6>
 8006366:	f1c9 0e20 	rsb	lr, r9, #32
 800636a:	468a      	mov	sl, r1
 800636c:	f04f 0c00 	mov.w	ip, #0
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	fa02 f209 	lsl.w	r2, r2, r9
 8006376:	ea42 020c 	orr.w	r2, r2, ip
 800637a:	f84a 2b04 	str.w	r2, [sl], #4
 800637e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006382:	4298      	cmp	r0, r3
 8006384:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006388:	d8f2      	bhi.n	8006370 <__lshift+0x70>
 800638a:	1b03      	subs	r3, r0, r4
 800638c:	3b15      	subs	r3, #21
 800638e:	f023 0303 	bic.w	r3, r3, #3
 8006392:	3304      	adds	r3, #4
 8006394:	f104 0215 	add.w	r2, r4, #21
 8006398:	4290      	cmp	r0, r2
 800639a:	bf38      	it	cc
 800639c:	2304      	movcc	r3, #4
 800639e:	f841 c003 	str.w	ip, [r1, r3]
 80063a2:	f1bc 0f00 	cmp.w	ip, #0
 80063a6:	d001      	beq.n	80063ac <__lshift+0xac>
 80063a8:	f108 0602 	add.w	r6, r8, #2
 80063ac:	3e01      	subs	r6, #1
 80063ae:	4638      	mov	r0, r7
 80063b0:	612e      	str	r6, [r5, #16]
 80063b2:	4621      	mov	r1, r4
 80063b4:	f7ff fdd2 	bl	8005f5c <_Bfree>
 80063b8:	4628      	mov	r0, r5
 80063ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063be:	f842 0f04 	str.w	r0, [r2, #4]!
 80063c2:	3301      	adds	r3, #1
 80063c4:	e7c1      	b.n	800634a <__lshift+0x4a>
 80063c6:	3904      	subs	r1, #4
 80063c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80063cc:	f841 2f04 	str.w	r2, [r1, #4]!
 80063d0:	4298      	cmp	r0, r3
 80063d2:	d8f9      	bhi.n	80063c8 <__lshift+0xc8>
 80063d4:	e7ea      	b.n	80063ac <__lshift+0xac>
 80063d6:	bf00      	nop
 80063d8:	08008837 	.word	0x08008837
 80063dc:	08008848 	.word	0x08008848

080063e0 <__mcmp>:
 80063e0:	b530      	push	{r4, r5, lr}
 80063e2:	6902      	ldr	r2, [r0, #16]
 80063e4:	690c      	ldr	r4, [r1, #16]
 80063e6:	1b12      	subs	r2, r2, r4
 80063e8:	d10e      	bne.n	8006408 <__mcmp+0x28>
 80063ea:	f100 0314 	add.w	r3, r0, #20
 80063ee:	3114      	adds	r1, #20
 80063f0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80063f4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80063f8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80063fc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006400:	42a5      	cmp	r5, r4
 8006402:	d003      	beq.n	800640c <__mcmp+0x2c>
 8006404:	d305      	bcc.n	8006412 <__mcmp+0x32>
 8006406:	2201      	movs	r2, #1
 8006408:	4610      	mov	r0, r2
 800640a:	bd30      	pop	{r4, r5, pc}
 800640c:	4283      	cmp	r3, r0
 800640e:	d3f3      	bcc.n	80063f8 <__mcmp+0x18>
 8006410:	e7fa      	b.n	8006408 <__mcmp+0x28>
 8006412:	f04f 32ff 	mov.w	r2, #4294967295
 8006416:	e7f7      	b.n	8006408 <__mcmp+0x28>

08006418 <__mdiff>:
 8006418:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800641c:	460c      	mov	r4, r1
 800641e:	4606      	mov	r6, r0
 8006420:	4611      	mov	r1, r2
 8006422:	4620      	mov	r0, r4
 8006424:	4690      	mov	r8, r2
 8006426:	f7ff ffdb 	bl	80063e0 <__mcmp>
 800642a:	1e05      	subs	r5, r0, #0
 800642c:	d110      	bne.n	8006450 <__mdiff+0x38>
 800642e:	4629      	mov	r1, r5
 8006430:	4630      	mov	r0, r6
 8006432:	f7ff fd53 	bl	8005edc <_Balloc>
 8006436:	b930      	cbnz	r0, 8006446 <__mdiff+0x2e>
 8006438:	4b3a      	ldr	r3, [pc, #232]	; (8006524 <__mdiff+0x10c>)
 800643a:	4602      	mov	r2, r0
 800643c:	f240 2132 	movw	r1, #562	; 0x232
 8006440:	4839      	ldr	r0, [pc, #228]	; (8006528 <__mdiff+0x110>)
 8006442:	f000 f8e1 	bl	8006608 <__assert_func>
 8006446:	2301      	movs	r3, #1
 8006448:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800644c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006450:	bfa4      	itt	ge
 8006452:	4643      	movge	r3, r8
 8006454:	46a0      	movge	r8, r4
 8006456:	4630      	mov	r0, r6
 8006458:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800645c:	bfa6      	itte	ge
 800645e:	461c      	movge	r4, r3
 8006460:	2500      	movge	r5, #0
 8006462:	2501      	movlt	r5, #1
 8006464:	f7ff fd3a 	bl	8005edc <_Balloc>
 8006468:	b920      	cbnz	r0, 8006474 <__mdiff+0x5c>
 800646a:	4b2e      	ldr	r3, [pc, #184]	; (8006524 <__mdiff+0x10c>)
 800646c:	4602      	mov	r2, r0
 800646e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006472:	e7e5      	b.n	8006440 <__mdiff+0x28>
 8006474:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006478:	6926      	ldr	r6, [r4, #16]
 800647a:	60c5      	str	r5, [r0, #12]
 800647c:	f104 0914 	add.w	r9, r4, #20
 8006480:	f108 0514 	add.w	r5, r8, #20
 8006484:	f100 0e14 	add.w	lr, r0, #20
 8006488:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800648c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006490:	f108 0210 	add.w	r2, r8, #16
 8006494:	46f2      	mov	sl, lr
 8006496:	2100      	movs	r1, #0
 8006498:	f859 3b04 	ldr.w	r3, [r9], #4
 800649c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80064a0:	fa1f f883 	uxth.w	r8, r3
 80064a4:	fa11 f18b 	uxtah	r1, r1, fp
 80064a8:	0c1b      	lsrs	r3, r3, #16
 80064aa:	eba1 0808 	sub.w	r8, r1, r8
 80064ae:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80064b2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80064b6:	fa1f f888 	uxth.w	r8, r8
 80064ba:	1419      	asrs	r1, r3, #16
 80064bc:	454e      	cmp	r6, r9
 80064be:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80064c2:	f84a 3b04 	str.w	r3, [sl], #4
 80064c6:	d8e7      	bhi.n	8006498 <__mdiff+0x80>
 80064c8:	1b33      	subs	r3, r6, r4
 80064ca:	3b15      	subs	r3, #21
 80064cc:	f023 0303 	bic.w	r3, r3, #3
 80064d0:	3304      	adds	r3, #4
 80064d2:	3415      	adds	r4, #21
 80064d4:	42a6      	cmp	r6, r4
 80064d6:	bf38      	it	cc
 80064d8:	2304      	movcc	r3, #4
 80064da:	441d      	add	r5, r3
 80064dc:	4473      	add	r3, lr
 80064de:	469e      	mov	lr, r3
 80064e0:	462e      	mov	r6, r5
 80064e2:	4566      	cmp	r6, ip
 80064e4:	d30e      	bcc.n	8006504 <__mdiff+0xec>
 80064e6:	f10c 0203 	add.w	r2, ip, #3
 80064ea:	1b52      	subs	r2, r2, r5
 80064ec:	f022 0203 	bic.w	r2, r2, #3
 80064f0:	3d03      	subs	r5, #3
 80064f2:	45ac      	cmp	ip, r5
 80064f4:	bf38      	it	cc
 80064f6:	2200      	movcc	r2, #0
 80064f8:	441a      	add	r2, r3
 80064fa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80064fe:	b17b      	cbz	r3, 8006520 <__mdiff+0x108>
 8006500:	6107      	str	r7, [r0, #16]
 8006502:	e7a3      	b.n	800644c <__mdiff+0x34>
 8006504:	f856 8b04 	ldr.w	r8, [r6], #4
 8006508:	fa11 f288 	uxtah	r2, r1, r8
 800650c:	1414      	asrs	r4, r2, #16
 800650e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006512:	b292      	uxth	r2, r2
 8006514:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006518:	f84e 2b04 	str.w	r2, [lr], #4
 800651c:	1421      	asrs	r1, r4, #16
 800651e:	e7e0      	b.n	80064e2 <__mdiff+0xca>
 8006520:	3f01      	subs	r7, #1
 8006522:	e7ea      	b.n	80064fa <__mdiff+0xe2>
 8006524:	08008837 	.word	0x08008837
 8006528:	08008848 	.word	0x08008848

0800652c <__d2b>:
 800652c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006530:	4689      	mov	r9, r1
 8006532:	2101      	movs	r1, #1
 8006534:	ec57 6b10 	vmov	r6, r7, d0
 8006538:	4690      	mov	r8, r2
 800653a:	f7ff fccf 	bl	8005edc <_Balloc>
 800653e:	4604      	mov	r4, r0
 8006540:	b930      	cbnz	r0, 8006550 <__d2b+0x24>
 8006542:	4602      	mov	r2, r0
 8006544:	4b25      	ldr	r3, [pc, #148]	; (80065dc <__d2b+0xb0>)
 8006546:	4826      	ldr	r0, [pc, #152]	; (80065e0 <__d2b+0xb4>)
 8006548:	f240 310a 	movw	r1, #778	; 0x30a
 800654c:	f000 f85c 	bl	8006608 <__assert_func>
 8006550:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006554:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006558:	bb35      	cbnz	r5, 80065a8 <__d2b+0x7c>
 800655a:	2e00      	cmp	r6, #0
 800655c:	9301      	str	r3, [sp, #4]
 800655e:	d028      	beq.n	80065b2 <__d2b+0x86>
 8006560:	4668      	mov	r0, sp
 8006562:	9600      	str	r6, [sp, #0]
 8006564:	f7ff fd82 	bl	800606c <__lo0bits>
 8006568:	9900      	ldr	r1, [sp, #0]
 800656a:	b300      	cbz	r0, 80065ae <__d2b+0x82>
 800656c:	9a01      	ldr	r2, [sp, #4]
 800656e:	f1c0 0320 	rsb	r3, r0, #32
 8006572:	fa02 f303 	lsl.w	r3, r2, r3
 8006576:	430b      	orrs	r3, r1
 8006578:	40c2      	lsrs	r2, r0
 800657a:	6163      	str	r3, [r4, #20]
 800657c:	9201      	str	r2, [sp, #4]
 800657e:	9b01      	ldr	r3, [sp, #4]
 8006580:	61a3      	str	r3, [r4, #24]
 8006582:	2b00      	cmp	r3, #0
 8006584:	bf14      	ite	ne
 8006586:	2202      	movne	r2, #2
 8006588:	2201      	moveq	r2, #1
 800658a:	6122      	str	r2, [r4, #16]
 800658c:	b1d5      	cbz	r5, 80065c4 <__d2b+0x98>
 800658e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006592:	4405      	add	r5, r0
 8006594:	f8c9 5000 	str.w	r5, [r9]
 8006598:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800659c:	f8c8 0000 	str.w	r0, [r8]
 80065a0:	4620      	mov	r0, r4
 80065a2:	b003      	add	sp, #12
 80065a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80065a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80065ac:	e7d5      	b.n	800655a <__d2b+0x2e>
 80065ae:	6161      	str	r1, [r4, #20]
 80065b0:	e7e5      	b.n	800657e <__d2b+0x52>
 80065b2:	a801      	add	r0, sp, #4
 80065b4:	f7ff fd5a 	bl	800606c <__lo0bits>
 80065b8:	9b01      	ldr	r3, [sp, #4]
 80065ba:	6163      	str	r3, [r4, #20]
 80065bc:	2201      	movs	r2, #1
 80065be:	6122      	str	r2, [r4, #16]
 80065c0:	3020      	adds	r0, #32
 80065c2:	e7e3      	b.n	800658c <__d2b+0x60>
 80065c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80065c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80065cc:	f8c9 0000 	str.w	r0, [r9]
 80065d0:	6918      	ldr	r0, [r3, #16]
 80065d2:	f7ff fd2b 	bl	800602c <__hi0bits>
 80065d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80065da:	e7df      	b.n	800659c <__d2b+0x70>
 80065dc:	08008837 	.word	0x08008837
 80065e0:	08008848 	.word	0x08008848

080065e4 <_read_r>:
 80065e4:	b538      	push	{r3, r4, r5, lr}
 80065e6:	4d07      	ldr	r5, [pc, #28]	; (8006604 <_read_r+0x20>)
 80065e8:	4604      	mov	r4, r0
 80065ea:	4608      	mov	r0, r1
 80065ec:	4611      	mov	r1, r2
 80065ee:	2200      	movs	r2, #0
 80065f0:	602a      	str	r2, [r5, #0]
 80065f2:	461a      	mov	r2, r3
 80065f4:	f001 fb26 	bl	8007c44 <_read>
 80065f8:	1c43      	adds	r3, r0, #1
 80065fa:	d102      	bne.n	8006602 <_read_r+0x1e>
 80065fc:	682b      	ldr	r3, [r5, #0]
 80065fe:	b103      	cbz	r3, 8006602 <_read_r+0x1e>
 8006600:	6023      	str	r3, [r4, #0]
 8006602:	bd38      	pop	{r3, r4, r5, pc}
 8006604:	2003f1a0 	.word	0x2003f1a0

08006608 <__assert_func>:
 8006608:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800660a:	4614      	mov	r4, r2
 800660c:	461a      	mov	r2, r3
 800660e:	4b09      	ldr	r3, [pc, #36]	; (8006634 <__assert_func+0x2c>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4605      	mov	r5, r0
 8006614:	68d8      	ldr	r0, [r3, #12]
 8006616:	b14c      	cbz	r4, 800662c <__assert_func+0x24>
 8006618:	4b07      	ldr	r3, [pc, #28]	; (8006638 <__assert_func+0x30>)
 800661a:	9100      	str	r1, [sp, #0]
 800661c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006620:	4906      	ldr	r1, [pc, #24]	; (800663c <__assert_func+0x34>)
 8006622:	462b      	mov	r3, r5
 8006624:	f000 f9a6 	bl	8006974 <fiprintf>
 8006628:	f000 fc12 	bl	8006e50 <abort>
 800662c:	4b04      	ldr	r3, [pc, #16]	; (8006640 <__assert_func+0x38>)
 800662e:	461c      	mov	r4, r3
 8006630:	e7f3      	b.n	800661a <__assert_func+0x12>
 8006632:	bf00      	nop
 8006634:	20000010 	.word	0x20000010
 8006638:	080089a4 	.word	0x080089a4
 800663c:	080089b1 	.word	0x080089b1
 8006640:	080089df 	.word	0x080089df

08006644 <__sflush_r>:
 8006644:	898a      	ldrh	r2, [r1, #12]
 8006646:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800664a:	4605      	mov	r5, r0
 800664c:	0710      	lsls	r0, r2, #28
 800664e:	460c      	mov	r4, r1
 8006650:	d458      	bmi.n	8006704 <__sflush_r+0xc0>
 8006652:	684b      	ldr	r3, [r1, #4]
 8006654:	2b00      	cmp	r3, #0
 8006656:	dc05      	bgt.n	8006664 <__sflush_r+0x20>
 8006658:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800665a:	2b00      	cmp	r3, #0
 800665c:	dc02      	bgt.n	8006664 <__sflush_r+0x20>
 800665e:	2000      	movs	r0, #0
 8006660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006664:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006666:	2e00      	cmp	r6, #0
 8006668:	d0f9      	beq.n	800665e <__sflush_r+0x1a>
 800666a:	2300      	movs	r3, #0
 800666c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006670:	682f      	ldr	r7, [r5, #0]
 8006672:	602b      	str	r3, [r5, #0]
 8006674:	d032      	beq.n	80066dc <__sflush_r+0x98>
 8006676:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006678:	89a3      	ldrh	r3, [r4, #12]
 800667a:	075a      	lsls	r2, r3, #29
 800667c:	d505      	bpl.n	800668a <__sflush_r+0x46>
 800667e:	6863      	ldr	r3, [r4, #4]
 8006680:	1ac0      	subs	r0, r0, r3
 8006682:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006684:	b10b      	cbz	r3, 800668a <__sflush_r+0x46>
 8006686:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006688:	1ac0      	subs	r0, r0, r3
 800668a:	2300      	movs	r3, #0
 800668c:	4602      	mov	r2, r0
 800668e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006690:	6a21      	ldr	r1, [r4, #32]
 8006692:	4628      	mov	r0, r5
 8006694:	47b0      	blx	r6
 8006696:	1c43      	adds	r3, r0, #1
 8006698:	89a3      	ldrh	r3, [r4, #12]
 800669a:	d106      	bne.n	80066aa <__sflush_r+0x66>
 800669c:	6829      	ldr	r1, [r5, #0]
 800669e:	291d      	cmp	r1, #29
 80066a0:	d82c      	bhi.n	80066fc <__sflush_r+0xb8>
 80066a2:	4a2a      	ldr	r2, [pc, #168]	; (800674c <__sflush_r+0x108>)
 80066a4:	40ca      	lsrs	r2, r1
 80066a6:	07d6      	lsls	r6, r2, #31
 80066a8:	d528      	bpl.n	80066fc <__sflush_r+0xb8>
 80066aa:	2200      	movs	r2, #0
 80066ac:	6062      	str	r2, [r4, #4]
 80066ae:	04d9      	lsls	r1, r3, #19
 80066b0:	6922      	ldr	r2, [r4, #16]
 80066b2:	6022      	str	r2, [r4, #0]
 80066b4:	d504      	bpl.n	80066c0 <__sflush_r+0x7c>
 80066b6:	1c42      	adds	r2, r0, #1
 80066b8:	d101      	bne.n	80066be <__sflush_r+0x7a>
 80066ba:	682b      	ldr	r3, [r5, #0]
 80066bc:	b903      	cbnz	r3, 80066c0 <__sflush_r+0x7c>
 80066be:	6560      	str	r0, [r4, #84]	; 0x54
 80066c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066c2:	602f      	str	r7, [r5, #0]
 80066c4:	2900      	cmp	r1, #0
 80066c6:	d0ca      	beq.n	800665e <__sflush_r+0x1a>
 80066c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066cc:	4299      	cmp	r1, r3
 80066ce:	d002      	beq.n	80066d6 <__sflush_r+0x92>
 80066d0:	4628      	mov	r0, r5
 80066d2:	f7fe f841 	bl	8004758 <_free_r>
 80066d6:	2000      	movs	r0, #0
 80066d8:	6360      	str	r0, [r4, #52]	; 0x34
 80066da:	e7c1      	b.n	8006660 <__sflush_r+0x1c>
 80066dc:	6a21      	ldr	r1, [r4, #32]
 80066de:	2301      	movs	r3, #1
 80066e0:	4628      	mov	r0, r5
 80066e2:	47b0      	blx	r6
 80066e4:	1c41      	adds	r1, r0, #1
 80066e6:	d1c7      	bne.n	8006678 <__sflush_r+0x34>
 80066e8:	682b      	ldr	r3, [r5, #0]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d0c4      	beq.n	8006678 <__sflush_r+0x34>
 80066ee:	2b1d      	cmp	r3, #29
 80066f0:	d001      	beq.n	80066f6 <__sflush_r+0xb2>
 80066f2:	2b16      	cmp	r3, #22
 80066f4:	d101      	bne.n	80066fa <__sflush_r+0xb6>
 80066f6:	602f      	str	r7, [r5, #0]
 80066f8:	e7b1      	b.n	800665e <__sflush_r+0x1a>
 80066fa:	89a3      	ldrh	r3, [r4, #12]
 80066fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006700:	81a3      	strh	r3, [r4, #12]
 8006702:	e7ad      	b.n	8006660 <__sflush_r+0x1c>
 8006704:	690f      	ldr	r7, [r1, #16]
 8006706:	2f00      	cmp	r7, #0
 8006708:	d0a9      	beq.n	800665e <__sflush_r+0x1a>
 800670a:	0793      	lsls	r3, r2, #30
 800670c:	680e      	ldr	r6, [r1, #0]
 800670e:	bf08      	it	eq
 8006710:	694b      	ldreq	r3, [r1, #20]
 8006712:	600f      	str	r7, [r1, #0]
 8006714:	bf18      	it	ne
 8006716:	2300      	movne	r3, #0
 8006718:	eba6 0807 	sub.w	r8, r6, r7
 800671c:	608b      	str	r3, [r1, #8]
 800671e:	f1b8 0f00 	cmp.w	r8, #0
 8006722:	dd9c      	ble.n	800665e <__sflush_r+0x1a>
 8006724:	6a21      	ldr	r1, [r4, #32]
 8006726:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006728:	4643      	mov	r3, r8
 800672a:	463a      	mov	r2, r7
 800672c:	4628      	mov	r0, r5
 800672e:	47b0      	blx	r6
 8006730:	2800      	cmp	r0, #0
 8006732:	dc06      	bgt.n	8006742 <__sflush_r+0xfe>
 8006734:	89a3      	ldrh	r3, [r4, #12]
 8006736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800673a:	81a3      	strh	r3, [r4, #12]
 800673c:	f04f 30ff 	mov.w	r0, #4294967295
 8006740:	e78e      	b.n	8006660 <__sflush_r+0x1c>
 8006742:	4407      	add	r7, r0
 8006744:	eba8 0800 	sub.w	r8, r8, r0
 8006748:	e7e9      	b.n	800671e <__sflush_r+0xda>
 800674a:	bf00      	nop
 800674c:	20400001 	.word	0x20400001

08006750 <_fflush_r>:
 8006750:	b538      	push	{r3, r4, r5, lr}
 8006752:	690b      	ldr	r3, [r1, #16]
 8006754:	4605      	mov	r5, r0
 8006756:	460c      	mov	r4, r1
 8006758:	b913      	cbnz	r3, 8006760 <_fflush_r+0x10>
 800675a:	2500      	movs	r5, #0
 800675c:	4628      	mov	r0, r5
 800675e:	bd38      	pop	{r3, r4, r5, pc}
 8006760:	b118      	cbz	r0, 800676a <_fflush_r+0x1a>
 8006762:	6983      	ldr	r3, [r0, #24]
 8006764:	b90b      	cbnz	r3, 800676a <_fflush_r+0x1a>
 8006766:	f000 f887 	bl	8006878 <__sinit>
 800676a:	4b14      	ldr	r3, [pc, #80]	; (80067bc <_fflush_r+0x6c>)
 800676c:	429c      	cmp	r4, r3
 800676e:	d11b      	bne.n	80067a8 <_fflush_r+0x58>
 8006770:	686c      	ldr	r4, [r5, #4]
 8006772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d0ef      	beq.n	800675a <_fflush_r+0xa>
 800677a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800677c:	07d0      	lsls	r0, r2, #31
 800677e:	d404      	bmi.n	800678a <_fflush_r+0x3a>
 8006780:	0599      	lsls	r1, r3, #22
 8006782:	d402      	bmi.n	800678a <_fflush_r+0x3a>
 8006784:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006786:	f000 f927 	bl	80069d8 <__retarget_lock_acquire_recursive>
 800678a:	4628      	mov	r0, r5
 800678c:	4621      	mov	r1, r4
 800678e:	f7ff ff59 	bl	8006644 <__sflush_r>
 8006792:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006794:	07da      	lsls	r2, r3, #31
 8006796:	4605      	mov	r5, r0
 8006798:	d4e0      	bmi.n	800675c <_fflush_r+0xc>
 800679a:	89a3      	ldrh	r3, [r4, #12]
 800679c:	059b      	lsls	r3, r3, #22
 800679e:	d4dd      	bmi.n	800675c <_fflush_r+0xc>
 80067a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067a2:	f000 f91a 	bl	80069da <__retarget_lock_release_recursive>
 80067a6:	e7d9      	b.n	800675c <_fflush_r+0xc>
 80067a8:	4b05      	ldr	r3, [pc, #20]	; (80067c0 <_fflush_r+0x70>)
 80067aa:	429c      	cmp	r4, r3
 80067ac:	d101      	bne.n	80067b2 <_fflush_r+0x62>
 80067ae:	68ac      	ldr	r4, [r5, #8]
 80067b0:	e7df      	b.n	8006772 <_fflush_r+0x22>
 80067b2:	4b04      	ldr	r3, [pc, #16]	; (80067c4 <_fflush_r+0x74>)
 80067b4:	429c      	cmp	r4, r3
 80067b6:	bf08      	it	eq
 80067b8:	68ec      	ldreq	r4, [r5, #12]
 80067ba:	e7da      	b.n	8006772 <_fflush_r+0x22>
 80067bc:	08008b04 	.word	0x08008b04
 80067c0:	08008b24 	.word	0x08008b24
 80067c4:	08008ae4 	.word	0x08008ae4

080067c8 <std>:
 80067c8:	2300      	movs	r3, #0
 80067ca:	b510      	push	{r4, lr}
 80067cc:	4604      	mov	r4, r0
 80067ce:	e9c0 3300 	strd	r3, r3, [r0]
 80067d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067d6:	6083      	str	r3, [r0, #8]
 80067d8:	8181      	strh	r1, [r0, #12]
 80067da:	6643      	str	r3, [r0, #100]	; 0x64
 80067dc:	81c2      	strh	r2, [r0, #14]
 80067de:	6183      	str	r3, [r0, #24]
 80067e0:	4619      	mov	r1, r3
 80067e2:	2208      	movs	r2, #8
 80067e4:	305c      	adds	r0, #92	; 0x5c
 80067e6:	f7fd ff99 	bl	800471c <memset>
 80067ea:	4b05      	ldr	r3, [pc, #20]	; (8006800 <std+0x38>)
 80067ec:	6263      	str	r3, [r4, #36]	; 0x24
 80067ee:	4b05      	ldr	r3, [pc, #20]	; (8006804 <std+0x3c>)
 80067f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80067f2:	4b05      	ldr	r3, [pc, #20]	; (8006808 <std+0x40>)
 80067f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80067f6:	4b05      	ldr	r3, [pc, #20]	; (800680c <std+0x44>)
 80067f8:	6224      	str	r4, [r4, #32]
 80067fa:	6323      	str	r3, [r4, #48]	; 0x30
 80067fc:	bd10      	pop	{r4, pc}
 80067fe:	bf00      	nop
 8006800:	080051bd 	.word	0x080051bd
 8006804:	080051df 	.word	0x080051df
 8006808:	08005217 	.word	0x08005217
 800680c:	0800523b 	.word	0x0800523b

08006810 <_cleanup_r>:
 8006810:	4901      	ldr	r1, [pc, #4]	; (8006818 <_cleanup_r+0x8>)
 8006812:	f000 b8c1 	b.w	8006998 <_fwalk_reent>
 8006816:	bf00      	nop
 8006818:	08006751 	.word	0x08006751

0800681c <__sfmoreglue>:
 800681c:	b570      	push	{r4, r5, r6, lr}
 800681e:	2268      	movs	r2, #104	; 0x68
 8006820:	1e4d      	subs	r5, r1, #1
 8006822:	4355      	muls	r5, r2
 8006824:	460e      	mov	r6, r1
 8006826:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800682a:	f7fe f801 	bl	8004830 <_malloc_r>
 800682e:	4604      	mov	r4, r0
 8006830:	b140      	cbz	r0, 8006844 <__sfmoreglue+0x28>
 8006832:	2100      	movs	r1, #0
 8006834:	e9c0 1600 	strd	r1, r6, [r0]
 8006838:	300c      	adds	r0, #12
 800683a:	60a0      	str	r0, [r4, #8]
 800683c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006840:	f7fd ff6c 	bl	800471c <memset>
 8006844:	4620      	mov	r0, r4
 8006846:	bd70      	pop	{r4, r5, r6, pc}

08006848 <__sfp_lock_acquire>:
 8006848:	4801      	ldr	r0, [pc, #4]	; (8006850 <__sfp_lock_acquire+0x8>)
 800684a:	f000 b8c5 	b.w	80069d8 <__retarget_lock_acquire_recursive>
 800684e:	bf00      	nop
 8006850:	2003f1a5 	.word	0x2003f1a5

08006854 <__sfp_lock_release>:
 8006854:	4801      	ldr	r0, [pc, #4]	; (800685c <__sfp_lock_release+0x8>)
 8006856:	f000 b8c0 	b.w	80069da <__retarget_lock_release_recursive>
 800685a:	bf00      	nop
 800685c:	2003f1a5 	.word	0x2003f1a5

08006860 <__sinit_lock_acquire>:
 8006860:	4801      	ldr	r0, [pc, #4]	; (8006868 <__sinit_lock_acquire+0x8>)
 8006862:	f000 b8b9 	b.w	80069d8 <__retarget_lock_acquire_recursive>
 8006866:	bf00      	nop
 8006868:	2003f1a6 	.word	0x2003f1a6

0800686c <__sinit_lock_release>:
 800686c:	4801      	ldr	r0, [pc, #4]	; (8006874 <__sinit_lock_release+0x8>)
 800686e:	f000 b8b4 	b.w	80069da <__retarget_lock_release_recursive>
 8006872:	bf00      	nop
 8006874:	2003f1a6 	.word	0x2003f1a6

08006878 <__sinit>:
 8006878:	b510      	push	{r4, lr}
 800687a:	4604      	mov	r4, r0
 800687c:	f7ff fff0 	bl	8006860 <__sinit_lock_acquire>
 8006880:	69a3      	ldr	r3, [r4, #24]
 8006882:	b11b      	cbz	r3, 800688c <__sinit+0x14>
 8006884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006888:	f7ff bff0 	b.w	800686c <__sinit_lock_release>
 800688c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006890:	6523      	str	r3, [r4, #80]	; 0x50
 8006892:	4b13      	ldr	r3, [pc, #76]	; (80068e0 <__sinit+0x68>)
 8006894:	4a13      	ldr	r2, [pc, #76]	; (80068e4 <__sinit+0x6c>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	62a2      	str	r2, [r4, #40]	; 0x28
 800689a:	42a3      	cmp	r3, r4
 800689c:	bf04      	itt	eq
 800689e:	2301      	moveq	r3, #1
 80068a0:	61a3      	streq	r3, [r4, #24]
 80068a2:	4620      	mov	r0, r4
 80068a4:	f000 f820 	bl	80068e8 <__sfp>
 80068a8:	6060      	str	r0, [r4, #4]
 80068aa:	4620      	mov	r0, r4
 80068ac:	f000 f81c 	bl	80068e8 <__sfp>
 80068b0:	60a0      	str	r0, [r4, #8]
 80068b2:	4620      	mov	r0, r4
 80068b4:	f000 f818 	bl	80068e8 <__sfp>
 80068b8:	2200      	movs	r2, #0
 80068ba:	60e0      	str	r0, [r4, #12]
 80068bc:	2104      	movs	r1, #4
 80068be:	6860      	ldr	r0, [r4, #4]
 80068c0:	f7ff ff82 	bl	80067c8 <std>
 80068c4:	68a0      	ldr	r0, [r4, #8]
 80068c6:	2201      	movs	r2, #1
 80068c8:	2109      	movs	r1, #9
 80068ca:	f7ff ff7d 	bl	80067c8 <std>
 80068ce:	68e0      	ldr	r0, [r4, #12]
 80068d0:	2202      	movs	r2, #2
 80068d2:	2112      	movs	r1, #18
 80068d4:	f7ff ff78 	bl	80067c8 <std>
 80068d8:	2301      	movs	r3, #1
 80068da:	61a3      	str	r3, [r4, #24]
 80068dc:	e7d2      	b.n	8006884 <__sinit+0xc>
 80068de:	bf00      	nop
 80068e0:	08008780 	.word	0x08008780
 80068e4:	08006811 	.word	0x08006811

080068e8 <__sfp>:
 80068e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ea:	4607      	mov	r7, r0
 80068ec:	f7ff ffac 	bl	8006848 <__sfp_lock_acquire>
 80068f0:	4b1e      	ldr	r3, [pc, #120]	; (800696c <__sfp+0x84>)
 80068f2:	681e      	ldr	r6, [r3, #0]
 80068f4:	69b3      	ldr	r3, [r6, #24]
 80068f6:	b913      	cbnz	r3, 80068fe <__sfp+0x16>
 80068f8:	4630      	mov	r0, r6
 80068fa:	f7ff ffbd 	bl	8006878 <__sinit>
 80068fe:	3648      	adds	r6, #72	; 0x48
 8006900:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006904:	3b01      	subs	r3, #1
 8006906:	d503      	bpl.n	8006910 <__sfp+0x28>
 8006908:	6833      	ldr	r3, [r6, #0]
 800690a:	b30b      	cbz	r3, 8006950 <__sfp+0x68>
 800690c:	6836      	ldr	r6, [r6, #0]
 800690e:	e7f7      	b.n	8006900 <__sfp+0x18>
 8006910:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006914:	b9d5      	cbnz	r5, 800694c <__sfp+0x64>
 8006916:	4b16      	ldr	r3, [pc, #88]	; (8006970 <__sfp+0x88>)
 8006918:	60e3      	str	r3, [r4, #12]
 800691a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800691e:	6665      	str	r5, [r4, #100]	; 0x64
 8006920:	f000 f859 	bl	80069d6 <__retarget_lock_init_recursive>
 8006924:	f7ff ff96 	bl	8006854 <__sfp_lock_release>
 8006928:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800692c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006930:	6025      	str	r5, [r4, #0]
 8006932:	61a5      	str	r5, [r4, #24]
 8006934:	2208      	movs	r2, #8
 8006936:	4629      	mov	r1, r5
 8006938:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800693c:	f7fd feee 	bl	800471c <memset>
 8006940:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006944:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006948:	4620      	mov	r0, r4
 800694a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800694c:	3468      	adds	r4, #104	; 0x68
 800694e:	e7d9      	b.n	8006904 <__sfp+0x1c>
 8006950:	2104      	movs	r1, #4
 8006952:	4638      	mov	r0, r7
 8006954:	f7ff ff62 	bl	800681c <__sfmoreglue>
 8006958:	4604      	mov	r4, r0
 800695a:	6030      	str	r0, [r6, #0]
 800695c:	2800      	cmp	r0, #0
 800695e:	d1d5      	bne.n	800690c <__sfp+0x24>
 8006960:	f7ff ff78 	bl	8006854 <__sfp_lock_release>
 8006964:	230c      	movs	r3, #12
 8006966:	603b      	str	r3, [r7, #0]
 8006968:	e7ee      	b.n	8006948 <__sfp+0x60>
 800696a:	bf00      	nop
 800696c:	08008780 	.word	0x08008780
 8006970:	ffff0001 	.word	0xffff0001

08006974 <fiprintf>:
 8006974:	b40e      	push	{r1, r2, r3}
 8006976:	b503      	push	{r0, r1, lr}
 8006978:	4601      	mov	r1, r0
 800697a:	ab03      	add	r3, sp, #12
 800697c:	4805      	ldr	r0, [pc, #20]	; (8006994 <fiprintf+0x20>)
 800697e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006982:	6800      	ldr	r0, [r0, #0]
 8006984:	9301      	str	r3, [sp, #4]
 8006986:	f000 f865 	bl	8006a54 <_vfiprintf_r>
 800698a:	b002      	add	sp, #8
 800698c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006990:	b003      	add	sp, #12
 8006992:	4770      	bx	lr
 8006994:	20000010 	.word	0x20000010

08006998 <_fwalk_reent>:
 8006998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800699c:	4606      	mov	r6, r0
 800699e:	4688      	mov	r8, r1
 80069a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80069a4:	2700      	movs	r7, #0
 80069a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069aa:	f1b9 0901 	subs.w	r9, r9, #1
 80069ae:	d505      	bpl.n	80069bc <_fwalk_reent+0x24>
 80069b0:	6824      	ldr	r4, [r4, #0]
 80069b2:	2c00      	cmp	r4, #0
 80069b4:	d1f7      	bne.n	80069a6 <_fwalk_reent+0xe>
 80069b6:	4638      	mov	r0, r7
 80069b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069bc:	89ab      	ldrh	r3, [r5, #12]
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d907      	bls.n	80069d2 <_fwalk_reent+0x3a>
 80069c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069c6:	3301      	adds	r3, #1
 80069c8:	d003      	beq.n	80069d2 <_fwalk_reent+0x3a>
 80069ca:	4629      	mov	r1, r5
 80069cc:	4630      	mov	r0, r6
 80069ce:	47c0      	blx	r8
 80069d0:	4307      	orrs	r7, r0
 80069d2:	3568      	adds	r5, #104	; 0x68
 80069d4:	e7e9      	b.n	80069aa <_fwalk_reent+0x12>

080069d6 <__retarget_lock_init_recursive>:
 80069d6:	4770      	bx	lr

080069d8 <__retarget_lock_acquire_recursive>:
 80069d8:	4770      	bx	lr

080069da <__retarget_lock_release_recursive>:
 80069da:	4770      	bx	lr

080069dc <__ascii_mbtowc>:
 80069dc:	b082      	sub	sp, #8
 80069de:	b901      	cbnz	r1, 80069e2 <__ascii_mbtowc+0x6>
 80069e0:	a901      	add	r1, sp, #4
 80069e2:	b142      	cbz	r2, 80069f6 <__ascii_mbtowc+0x1a>
 80069e4:	b14b      	cbz	r3, 80069fa <__ascii_mbtowc+0x1e>
 80069e6:	7813      	ldrb	r3, [r2, #0]
 80069e8:	600b      	str	r3, [r1, #0]
 80069ea:	7812      	ldrb	r2, [r2, #0]
 80069ec:	1e10      	subs	r0, r2, #0
 80069ee:	bf18      	it	ne
 80069f0:	2001      	movne	r0, #1
 80069f2:	b002      	add	sp, #8
 80069f4:	4770      	bx	lr
 80069f6:	4610      	mov	r0, r2
 80069f8:	e7fb      	b.n	80069f2 <__ascii_mbtowc+0x16>
 80069fa:	f06f 0001 	mvn.w	r0, #1
 80069fe:	e7f8      	b.n	80069f2 <__ascii_mbtowc+0x16>

08006a00 <__sfputc_r>:
 8006a00:	6893      	ldr	r3, [r2, #8]
 8006a02:	3b01      	subs	r3, #1
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	b410      	push	{r4}
 8006a08:	6093      	str	r3, [r2, #8]
 8006a0a:	da08      	bge.n	8006a1e <__sfputc_r+0x1e>
 8006a0c:	6994      	ldr	r4, [r2, #24]
 8006a0e:	42a3      	cmp	r3, r4
 8006a10:	db01      	blt.n	8006a16 <__sfputc_r+0x16>
 8006a12:	290a      	cmp	r1, #10
 8006a14:	d103      	bne.n	8006a1e <__sfputc_r+0x1e>
 8006a16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a1a:	f000 b94b 	b.w	8006cb4 <__swbuf_r>
 8006a1e:	6813      	ldr	r3, [r2, #0]
 8006a20:	1c58      	adds	r0, r3, #1
 8006a22:	6010      	str	r0, [r2, #0]
 8006a24:	7019      	strb	r1, [r3, #0]
 8006a26:	4608      	mov	r0, r1
 8006a28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a2c:	4770      	bx	lr

08006a2e <__sfputs_r>:
 8006a2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a30:	4606      	mov	r6, r0
 8006a32:	460f      	mov	r7, r1
 8006a34:	4614      	mov	r4, r2
 8006a36:	18d5      	adds	r5, r2, r3
 8006a38:	42ac      	cmp	r4, r5
 8006a3a:	d101      	bne.n	8006a40 <__sfputs_r+0x12>
 8006a3c:	2000      	movs	r0, #0
 8006a3e:	e007      	b.n	8006a50 <__sfputs_r+0x22>
 8006a40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a44:	463a      	mov	r2, r7
 8006a46:	4630      	mov	r0, r6
 8006a48:	f7ff ffda 	bl	8006a00 <__sfputc_r>
 8006a4c:	1c43      	adds	r3, r0, #1
 8006a4e:	d1f3      	bne.n	8006a38 <__sfputs_r+0xa>
 8006a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006a54 <_vfiprintf_r>:
 8006a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a58:	460d      	mov	r5, r1
 8006a5a:	b09d      	sub	sp, #116	; 0x74
 8006a5c:	4614      	mov	r4, r2
 8006a5e:	4698      	mov	r8, r3
 8006a60:	4606      	mov	r6, r0
 8006a62:	b118      	cbz	r0, 8006a6c <_vfiprintf_r+0x18>
 8006a64:	6983      	ldr	r3, [r0, #24]
 8006a66:	b90b      	cbnz	r3, 8006a6c <_vfiprintf_r+0x18>
 8006a68:	f7ff ff06 	bl	8006878 <__sinit>
 8006a6c:	4b89      	ldr	r3, [pc, #548]	; (8006c94 <_vfiprintf_r+0x240>)
 8006a6e:	429d      	cmp	r5, r3
 8006a70:	d11b      	bne.n	8006aaa <_vfiprintf_r+0x56>
 8006a72:	6875      	ldr	r5, [r6, #4]
 8006a74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a76:	07d9      	lsls	r1, r3, #31
 8006a78:	d405      	bmi.n	8006a86 <_vfiprintf_r+0x32>
 8006a7a:	89ab      	ldrh	r3, [r5, #12]
 8006a7c:	059a      	lsls	r2, r3, #22
 8006a7e:	d402      	bmi.n	8006a86 <_vfiprintf_r+0x32>
 8006a80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a82:	f7ff ffa9 	bl	80069d8 <__retarget_lock_acquire_recursive>
 8006a86:	89ab      	ldrh	r3, [r5, #12]
 8006a88:	071b      	lsls	r3, r3, #28
 8006a8a:	d501      	bpl.n	8006a90 <_vfiprintf_r+0x3c>
 8006a8c:	692b      	ldr	r3, [r5, #16]
 8006a8e:	b9eb      	cbnz	r3, 8006acc <_vfiprintf_r+0x78>
 8006a90:	4629      	mov	r1, r5
 8006a92:	4630      	mov	r0, r6
 8006a94:	f000 f96e 	bl	8006d74 <__swsetup_r>
 8006a98:	b1c0      	cbz	r0, 8006acc <_vfiprintf_r+0x78>
 8006a9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a9c:	07dc      	lsls	r4, r3, #31
 8006a9e:	d50e      	bpl.n	8006abe <_vfiprintf_r+0x6a>
 8006aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8006aa4:	b01d      	add	sp, #116	; 0x74
 8006aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aaa:	4b7b      	ldr	r3, [pc, #492]	; (8006c98 <_vfiprintf_r+0x244>)
 8006aac:	429d      	cmp	r5, r3
 8006aae:	d101      	bne.n	8006ab4 <_vfiprintf_r+0x60>
 8006ab0:	68b5      	ldr	r5, [r6, #8]
 8006ab2:	e7df      	b.n	8006a74 <_vfiprintf_r+0x20>
 8006ab4:	4b79      	ldr	r3, [pc, #484]	; (8006c9c <_vfiprintf_r+0x248>)
 8006ab6:	429d      	cmp	r5, r3
 8006ab8:	bf08      	it	eq
 8006aba:	68f5      	ldreq	r5, [r6, #12]
 8006abc:	e7da      	b.n	8006a74 <_vfiprintf_r+0x20>
 8006abe:	89ab      	ldrh	r3, [r5, #12]
 8006ac0:	0598      	lsls	r0, r3, #22
 8006ac2:	d4ed      	bmi.n	8006aa0 <_vfiprintf_r+0x4c>
 8006ac4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ac6:	f7ff ff88 	bl	80069da <__retarget_lock_release_recursive>
 8006aca:	e7e9      	b.n	8006aa0 <_vfiprintf_r+0x4c>
 8006acc:	2300      	movs	r3, #0
 8006ace:	9309      	str	r3, [sp, #36]	; 0x24
 8006ad0:	2320      	movs	r3, #32
 8006ad2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ad6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ada:	2330      	movs	r3, #48	; 0x30
 8006adc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006ca0 <_vfiprintf_r+0x24c>
 8006ae0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ae4:	f04f 0901 	mov.w	r9, #1
 8006ae8:	4623      	mov	r3, r4
 8006aea:	469a      	mov	sl, r3
 8006aec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006af0:	b10a      	cbz	r2, 8006af6 <_vfiprintf_r+0xa2>
 8006af2:	2a25      	cmp	r2, #37	; 0x25
 8006af4:	d1f9      	bne.n	8006aea <_vfiprintf_r+0x96>
 8006af6:	ebba 0b04 	subs.w	fp, sl, r4
 8006afa:	d00b      	beq.n	8006b14 <_vfiprintf_r+0xc0>
 8006afc:	465b      	mov	r3, fp
 8006afe:	4622      	mov	r2, r4
 8006b00:	4629      	mov	r1, r5
 8006b02:	4630      	mov	r0, r6
 8006b04:	f7ff ff93 	bl	8006a2e <__sfputs_r>
 8006b08:	3001      	adds	r0, #1
 8006b0a:	f000 80aa 	beq.w	8006c62 <_vfiprintf_r+0x20e>
 8006b0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b10:	445a      	add	r2, fp
 8006b12:	9209      	str	r2, [sp, #36]	; 0x24
 8006b14:	f89a 3000 	ldrb.w	r3, [sl]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	f000 80a2 	beq.w	8006c62 <_vfiprintf_r+0x20e>
 8006b1e:	2300      	movs	r3, #0
 8006b20:	f04f 32ff 	mov.w	r2, #4294967295
 8006b24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b28:	f10a 0a01 	add.w	sl, sl, #1
 8006b2c:	9304      	str	r3, [sp, #16]
 8006b2e:	9307      	str	r3, [sp, #28]
 8006b30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b34:	931a      	str	r3, [sp, #104]	; 0x68
 8006b36:	4654      	mov	r4, sl
 8006b38:	2205      	movs	r2, #5
 8006b3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b3e:	4858      	ldr	r0, [pc, #352]	; (8006ca0 <_vfiprintf_r+0x24c>)
 8006b40:	f7f9 fb86 	bl	8000250 <memchr>
 8006b44:	9a04      	ldr	r2, [sp, #16]
 8006b46:	b9d8      	cbnz	r0, 8006b80 <_vfiprintf_r+0x12c>
 8006b48:	06d1      	lsls	r1, r2, #27
 8006b4a:	bf44      	itt	mi
 8006b4c:	2320      	movmi	r3, #32
 8006b4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b52:	0713      	lsls	r3, r2, #28
 8006b54:	bf44      	itt	mi
 8006b56:	232b      	movmi	r3, #43	; 0x2b
 8006b58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b5c:	f89a 3000 	ldrb.w	r3, [sl]
 8006b60:	2b2a      	cmp	r3, #42	; 0x2a
 8006b62:	d015      	beq.n	8006b90 <_vfiprintf_r+0x13c>
 8006b64:	9a07      	ldr	r2, [sp, #28]
 8006b66:	4654      	mov	r4, sl
 8006b68:	2000      	movs	r0, #0
 8006b6a:	f04f 0c0a 	mov.w	ip, #10
 8006b6e:	4621      	mov	r1, r4
 8006b70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b74:	3b30      	subs	r3, #48	; 0x30
 8006b76:	2b09      	cmp	r3, #9
 8006b78:	d94e      	bls.n	8006c18 <_vfiprintf_r+0x1c4>
 8006b7a:	b1b0      	cbz	r0, 8006baa <_vfiprintf_r+0x156>
 8006b7c:	9207      	str	r2, [sp, #28]
 8006b7e:	e014      	b.n	8006baa <_vfiprintf_r+0x156>
 8006b80:	eba0 0308 	sub.w	r3, r0, r8
 8006b84:	fa09 f303 	lsl.w	r3, r9, r3
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	9304      	str	r3, [sp, #16]
 8006b8c:	46a2      	mov	sl, r4
 8006b8e:	e7d2      	b.n	8006b36 <_vfiprintf_r+0xe2>
 8006b90:	9b03      	ldr	r3, [sp, #12]
 8006b92:	1d19      	adds	r1, r3, #4
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	9103      	str	r1, [sp, #12]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	bfbb      	ittet	lt
 8006b9c:	425b      	neglt	r3, r3
 8006b9e:	f042 0202 	orrlt.w	r2, r2, #2
 8006ba2:	9307      	strge	r3, [sp, #28]
 8006ba4:	9307      	strlt	r3, [sp, #28]
 8006ba6:	bfb8      	it	lt
 8006ba8:	9204      	strlt	r2, [sp, #16]
 8006baa:	7823      	ldrb	r3, [r4, #0]
 8006bac:	2b2e      	cmp	r3, #46	; 0x2e
 8006bae:	d10c      	bne.n	8006bca <_vfiprintf_r+0x176>
 8006bb0:	7863      	ldrb	r3, [r4, #1]
 8006bb2:	2b2a      	cmp	r3, #42	; 0x2a
 8006bb4:	d135      	bne.n	8006c22 <_vfiprintf_r+0x1ce>
 8006bb6:	9b03      	ldr	r3, [sp, #12]
 8006bb8:	1d1a      	adds	r2, r3, #4
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	9203      	str	r2, [sp, #12]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	bfb8      	it	lt
 8006bc2:	f04f 33ff 	movlt.w	r3, #4294967295
 8006bc6:	3402      	adds	r4, #2
 8006bc8:	9305      	str	r3, [sp, #20]
 8006bca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006cb0 <_vfiprintf_r+0x25c>
 8006bce:	7821      	ldrb	r1, [r4, #0]
 8006bd0:	2203      	movs	r2, #3
 8006bd2:	4650      	mov	r0, sl
 8006bd4:	f7f9 fb3c 	bl	8000250 <memchr>
 8006bd8:	b140      	cbz	r0, 8006bec <_vfiprintf_r+0x198>
 8006bda:	2340      	movs	r3, #64	; 0x40
 8006bdc:	eba0 000a 	sub.w	r0, r0, sl
 8006be0:	fa03 f000 	lsl.w	r0, r3, r0
 8006be4:	9b04      	ldr	r3, [sp, #16]
 8006be6:	4303      	orrs	r3, r0
 8006be8:	3401      	adds	r4, #1
 8006bea:	9304      	str	r3, [sp, #16]
 8006bec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bf0:	482c      	ldr	r0, [pc, #176]	; (8006ca4 <_vfiprintf_r+0x250>)
 8006bf2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006bf6:	2206      	movs	r2, #6
 8006bf8:	f7f9 fb2a 	bl	8000250 <memchr>
 8006bfc:	2800      	cmp	r0, #0
 8006bfe:	d03f      	beq.n	8006c80 <_vfiprintf_r+0x22c>
 8006c00:	4b29      	ldr	r3, [pc, #164]	; (8006ca8 <_vfiprintf_r+0x254>)
 8006c02:	bb1b      	cbnz	r3, 8006c4c <_vfiprintf_r+0x1f8>
 8006c04:	9b03      	ldr	r3, [sp, #12]
 8006c06:	3307      	adds	r3, #7
 8006c08:	f023 0307 	bic.w	r3, r3, #7
 8006c0c:	3308      	adds	r3, #8
 8006c0e:	9303      	str	r3, [sp, #12]
 8006c10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c12:	443b      	add	r3, r7
 8006c14:	9309      	str	r3, [sp, #36]	; 0x24
 8006c16:	e767      	b.n	8006ae8 <_vfiprintf_r+0x94>
 8006c18:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c1c:	460c      	mov	r4, r1
 8006c1e:	2001      	movs	r0, #1
 8006c20:	e7a5      	b.n	8006b6e <_vfiprintf_r+0x11a>
 8006c22:	2300      	movs	r3, #0
 8006c24:	3401      	adds	r4, #1
 8006c26:	9305      	str	r3, [sp, #20]
 8006c28:	4619      	mov	r1, r3
 8006c2a:	f04f 0c0a 	mov.w	ip, #10
 8006c2e:	4620      	mov	r0, r4
 8006c30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c34:	3a30      	subs	r2, #48	; 0x30
 8006c36:	2a09      	cmp	r2, #9
 8006c38:	d903      	bls.n	8006c42 <_vfiprintf_r+0x1ee>
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d0c5      	beq.n	8006bca <_vfiprintf_r+0x176>
 8006c3e:	9105      	str	r1, [sp, #20]
 8006c40:	e7c3      	b.n	8006bca <_vfiprintf_r+0x176>
 8006c42:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c46:	4604      	mov	r4, r0
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e7f0      	b.n	8006c2e <_vfiprintf_r+0x1da>
 8006c4c:	ab03      	add	r3, sp, #12
 8006c4e:	9300      	str	r3, [sp, #0]
 8006c50:	462a      	mov	r2, r5
 8006c52:	4b16      	ldr	r3, [pc, #88]	; (8006cac <_vfiprintf_r+0x258>)
 8006c54:	a904      	add	r1, sp, #16
 8006c56:	4630      	mov	r0, r6
 8006c58:	f7fd feee 	bl	8004a38 <_printf_float>
 8006c5c:	4607      	mov	r7, r0
 8006c5e:	1c78      	adds	r0, r7, #1
 8006c60:	d1d6      	bne.n	8006c10 <_vfiprintf_r+0x1bc>
 8006c62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c64:	07d9      	lsls	r1, r3, #31
 8006c66:	d405      	bmi.n	8006c74 <_vfiprintf_r+0x220>
 8006c68:	89ab      	ldrh	r3, [r5, #12]
 8006c6a:	059a      	lsls	r2, r3, #22
 8006c6c:	d402      	bmi.n	8006c74 <_vfiprintf_r+0x220>
 8006c6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c70:	f7ff feb3 	bl	80069da <__retarget_lock_release_recursive>
 8006c74:	89ab      	ldrh	r3, [r5, #12]
 8006c76:	065b      	lsls	r3, r3, #25
 8006c78:	f53f af12 	bmi.w	8006aa0 <_vfiprintf_r+0x4c>
 8006c7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c7e:	e711      	b.n	8006aa4 <_vfiprintf_r+0x50>
 8006c80:	ab03      	add	r3, sp, #12
 8006c82:	9300      	str	r3, [sp, #0]
 8006c84:	462a      	mov	r2, r5
 8006c86:	4b09      	ldr	r3, [pc, #36]	; (8006cac <_vfiprintf_r+0x258>)
 8006c88:	a904      	add	r1, sp, #16
 8006c8a:	4630      	mov	r0, r6
 8006c8c:	f7fe f960 	bl	8004f50 <_printf_i>
 8006c90:	e7e4      	b.n	8006c5c <_vfiprintf_r+0x208>
 8006c92:	bf00      	nop
 8006c94:	08008b04 	.word	0x08008b04
 8006c98:	08008b24 	.word	0x08008b24
 8006c9c:	08008ae4 	.word	0x08008ae4
 8006ca0:	08008b4c 	.word	0x08008b4c
 8006ca4:	08008b56 	.word	0x08008b56
 8006ca8:	08004a39 	.word	0x08004a39
 8006cac:	08006a2f 	.word	0x08006a2f
 8006cb0:	08008b52 	.word	0x08008b52

08006cb4 <__swbuf_r>:
 8006cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cb6:	460e      	mov	r6, r1
 8006cb8:	4614      	mov	r4, r2
 8006cba:	4605      	mov	r5, r0
 8006cbc:	b118      	cbz	r0, 8006cc6 <__swbuf_r+0x12>
 8006cbe:	6983      	ldr	r3, [r0, #24]
 8006cc0:	b90b      	cbnz	r3, 8006cc6 <__swbuf_r+0x12>
 8006cc2:	f7ff fdd9 	bl	8006878 <__sinit>
 8006cc6:	4b21      	ldr	r3, [pc, #132]	; (8006d4c <__swbuf_r+0x98>)
 8006cc8:	429c      	cmp	r4, r3
 8006cca:	d12b      	bne.n	8006d24 <__swbuf_r+0x70>
 8006ccc:	686c      	ldr	r4, [r5, #4]
 8006cce:	69a3      	ldr	r3, [r4, #24]
 8006cd0:	60a3      	str	r3, [r4, #8]
 8006cd2:	89a3      	ldrh	r3, [r4, #12]
 8006cd4:	071a      	lsls	r2, r3, #28
 8006cd6:	d52f      	bpl.n	8006d38 <__swbuf_r+0x84>
 8006cd8:	6923      	ldr	r3, [r4, #16]
 8006cda:	b36b      	cbz	r3, 8006d38 <__swbuf_r+0x84>
 8006cdc:	6923      	ldr	r3, [r4, #16]
 8006cde:	6820      	ldr	r0, [r4, #0]
 8006ce0:	1ac0      	subs	r0, r0, r3
 8006ce2:	6963      	ldr	r3, [r4, #20]
 8006ce4:	b2f6      	uxtb	r6, r6
 8006ce6:	4283      	cmp	r3, r0
 8006ce8:	4637      	mov	r7, r6
 8006cea:	dc04      	bgt.n	8006cf6 <__swbuf_r+0x42>
 8006cec:	4621      	mov	r1, r4
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f7ff fd2e 	bl	8006750 <_fflush_r>
 8006cf4:	bb30      	cbnz	r0, 8006d44 <__swbuf_r+0x90>
 8006cf6:	68a3      	ldr	r3, [r4, #8]
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	60a3      	str	r3, [r4, #8]
 8006cfc:	6823      	ldr	r3, [r4, #0]
 8006cfe:	1c5a      	adds	r2, r3, #1
 8006d00:	6022      	str	r2, [r4, #0]
 8006d02:	701e      	strb	r6, [r3, #0]
 8006d04:	6963      	ldr	r3, [r4, #20]
 8006d06:	3001      	adds	r0, #1
 8006d08:	4283      	cmp	r3, r0
 8006d0a:	d004      	beq.n	8006d16 <__swbuf_r+0x62>
 8006d0c:	89a3      	ldrh	r3, [r4, #12]
 8006d0e:	07db      	lsls	r3, r3, #31
 8006d10:	d506      	bpl.n	8006d20 <__swbuf_r+0x6c>
 8006d12:	2e0a      	cmp	r6, #10
 8006d14:	d104      	bne.n	8006d20 <__swbuf_r+0x6c>
 8006d16:	4621      	mov	r1, r4
 8006d18:	4628      	mov	r0, r5
 8006d1a:	f7ff fd19 	bl	8006750 <_fflush_r>
 8006d1e:	b988      	cbnz	r0, 8006d44 <__swbuf_r+0x90>
 8006d20:	4638      	mov	r0, r7
 8006d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d24:	4b0a      	ldr	r3, [pc, #40]	; (8006d50 <__swbuf_r+0x9c>)
 8006d26:	429c      	cmp	r4, r3
 8006d28:	d101      	bne.n	8006d2e <__swbuf_r+0x7a>
 8006d2a:	68ac      	ldr	r4, [r5, #8]
 8006d2c:	e7cf      	b.n	8006cce <__swbuf_r+0x1a>
 8006d2e:	4b09      	ldr	r3, [pc, #36]	; (8006d54 <__swbuf_r+0xa0>)
 8006d30:	429c      	cmp	r4, r3
 8006d32:	bf08      	it	eq
 8006d34:	68ec      	ldreq	r4, [r5, #12]
 8006d36:	e7ca      	b.n	8006cce <__swbuf_r+0x1a>
 8006d38:	4621      	mov	r1, r4
 8006d3a:	4628      	mov	r0, r5
 8006d3c:	f000 f81a 	bl	8006d74 <__swsetup_r>
 8006d40:	2800      	cmp	r0, #0
 8006d42:	d0cb      	beq.n	8006cdc <__swbuf_r+0x28>
 8006d44:	f04f 37ff 	mov.w	r7, #4294967295
 8006d48:	e7ea      	b.n	8006d20 <__swbuf_r+0x6c>
 8006d4a:	bf00      	nop
 8006d4c:	08008b04 	.word	0x08008b04
 8006d50:	08008b24 	.word	0x08008b24
 8006d54:	08008ae4 	.word	0x08008ae4

08006d58 <__ascii_wctomb>:
 8006d58:	b149      	cbz	r1, 8006d6e <__ascii_wctomb+0x16>
 8006d5a:	2aff      	cmp	r2, #255	; 0xff
 8006d5c:	bf85      	ittet	hi
 8006d5e:	238a      	movhi	r3, #138	; 0x8a
 8006d60:	6003      	strhi	r3, [r0, #0]
 8006d62:	700a      	strbls	r2, [r1, #0]
 8006d64:	f04f 30ff 	movhi.w	r0, #4294967295
 8006d68:	bf98      	it	ls
 8006d6a:	2001      	movls	r0, #1
 8006d6c:	4770      	bx	lr
 8006d6e:	4608      	mov	r0, r1
 8006d70:	4770      	bx	lr
	...

08006d74 <__swsetup_r>:
 8006d74:	4b32      	ldr	r3, [pc, #200]	; (8006e40 <__swsetup_r+0xcc>)
 8006d76:	b570      	push	{r4, r5, r6, lr}
 8006d78:	681d      	ldr	r5, [r3, #0]
 8006d7a:	4606      	mov	r6, r0
 8006d7c:	460c      	mov	r4, r1
 8006d7e:	b125      	cbz	r5, 8006d8a <__swsetup_r+0x16>
 8006d80:	69ab      	ldr	r3, [r5, #24]
 8006d82:	b913      	cbnz	r3, 8006d8a <__swsetup_r+0x16>
 8006d84:	4628      	mov	r0, r5
 8006d86:	f7ff fd77 	bl	8006878 <__sinit>
 8006d8a:	4b2e      	ldr	r3, [pc, #184]	; (8006e44 <__swsetup_r+0xd0>)
 8006d8c:	429c      	cmp	r4, r3
 8006d8e:	d10f      	bne.n	8006db0 <__swsetup_r+0x3c>
 8006d90:	686c      	ldr	r4, [r5, #4]
 8006d92:	89a3      	ldrh	r3, [r4, #12]
 8006d94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d98:	0719      	lsls	r1, r3, #28
 8006d9a:	d42c      	bmi.n	8006df6 <__swsetup_r+0x82>
 8006d9c:	06dd      	lsls	r5, r3, #27
 8006d9e:	d411      	bmi.n	8006dc4 <__swsetup_r+0x50>
 8006da0:	2309      	movs	r3, #9
 8006da2:	6033      	str	r3, [r6, #0]
 8006da4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006da8:	81a3      	strh	r3, [r4, #12]
 8006daa:	f04f 30ff 	mov.w	r0, #4294967295
 8006dae:	e03e      	b.n	8006e2e <__swsetup_r+0xba>
 8006db0:	4b25      	ldr	r3, [pc, #148]	; (8006e48 <__swsetup_r+0xd4>)
 8006db2:	429c      	cmp	r4, r3
 8006db4:	d101      	bne.n	8006dba <__swsetup_r+0x46>
 8006db6:	68ac      	ldr	r4, [r5, #8]
 8006db8:	e7eb      	b.n	8006d92 <__swsetup_r+0x1e>
 8006dba:	4b24      	ldr	r3, [pc, #144]	; (8006e4c <__swsetup_r+0xd8>)
 8006dbc:	429c      	cmp	r4, r3
 8006dbe:	bf08      	it	eq
 8006dc0:	68ec      	ldreq	r4, [r5, #12]
 8006dc2:	e7e6      	b.n	8006d92 <__swsetup_r+0x1e>
 8006dc4:	0758      	lsls	r0, r3, #29
 8006dc6:	d512      	bpl.n	8006dee <__swsetup_r+0x7a>
 8006dc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006dca:	b141      	cbz	r1, 8006dde <__swsetup_r+0x6a>
 8006dcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006dd0:	4299      	cmp	r1, r3
 8006dd2:	d002      	beq.n	8006dda <__swsetup_r+0x66>
 8006dd4:	4630      	mov	r0, r6
 8006dd6:	f7fd fcbf 	bl	8004758 <_free_r>
 8006dda:	2300      	movs	r3, #0
 8006ddc:	6363      	str	r3, [r4, #52]	; 0x34
 8006dde:	89a3      	ldrh	r3, [r4, #12]
 8006de0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006de4:	81a3      	strh	r3, [r4, #12]
 8006de6:	2300      	movs	r3, #0
 8006de8:	6063      	str	r3, [r4, #4]
 8006dea:	6923      	ldr	r3, [r4, #16]
 8006dec:	6023      	str	r3, [r4, #0]
 8006dee:	89a3      	ldrh	r3, [r4, #12]
 8006df0:	f043 0308 	orr.w	r3, r3, #8
 8006df4:	81a3      	strh	r3, [r4, #12]
 8006df6:	6923      	ldr	r3, [r4, #16]
 8006df8:	b94b      	cbnz	r3, 8006e0e <__swsetup_r+0x9a>
 8006dfa:	89a3      	ldrh	r3, [r4, #12]
 8006dfc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e04:	d003      	beq.n	8006e0e <__swsetup_r+0x9a>
 8006e06:	4621      	mov	r1, r4
 8006e08:	4630      	mov	r0, r6
 8006e0a:	f000 f84d 	bl	8006ea8 <__smakebuf_r>
 8006e0e:	89a0      	ldrh	r0, [r4, #12]
 8006e10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e14:	f010 0301 	ands.w	r3, r0, #1
 8006e18:	d00a      	beq.n	8006e30 <__swsetup_r+0xbc>
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	60a3      	str	r3, [r4, #8]
 8006e1e:	6963      	ldr	r3, [r4, #20]
 8006e20:	425b      	negs	r3, r3
 8006e22:	61a3      	str	r3, [r4, #24]
 8006e24:	6923      	ldr	r3, [r4, #16]
 8006e26:	b943      	cbnz	r3, 8006e3a <__swsetup_r+0xc6>
 8006e28:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e2c:	d1ba      	bne.n	8006da4 <__swsetup_r+0x30>
 8006e2e:	bd70      	pop	{r4, r5, r6, pc}
 8006e30:	0781      	lsls	r1, r0, #30
 8006e32:	bf58      	it	pl
 8006e34:	6963      	ldrpl	r3, [r4, #20]
 8006e36:	60a3      	str	r3, [r4, #8]
 8006e38:	e7f4      	b.n	8006e24 <__swsetup_r+0xb0>
 8006e3a:	2000      	movs	r0, #0
 8006e3c:	e7f7      	b.n	8006e2e <__swsetup_r+0xba>
 8006e3e:	bf00      	nop
 8006e40:	20000010 	.word	0x20000010
 8006e44:	08008b04 	.word	0x08008b04
 8006e48:	08008b24 	.word	0x08008b24
 8006e4c:	08008ae4 	.word	0x08008ae4

08006e50 <abort>:
 8006e50:	b508      	push	{r3, lr}
 8006e52:	2006      	movs	r0, #6
 8006e54:	f000 f890 	bl	8006f78 <raise>
 8006e58:	2001      	movs	r0, #1
 8006e5a:	f000 ff11 	bl	8007c80 <_exit>

08006e5e <__swhatbuf_r>:
 8006e5e:	b570      	push	{r4, r5, r6, lr}
 8006e60:	460e      	mov	r6, r1
 8006e62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e66:	2900      	cmp	r1, #0
 8006e68:	b096      	sub	sp, #88	; 0x58
 8006e6a:	4614      	mov	r4, r2
 8006e6c:	461d      	mov	r5, r3
 8006e6e:	da08      	bge.n	8006e82 <__swhatbuf_r+0x24>
 8006e70:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006e74:	2200      	movs	r2, #0
 8006e76:	602a      	str	r2, [r5, #0]
 8006e78:	061a      	lsls	r2, r3, #24
 8006e7a:	d410      	bmi.n	8006e9e <__swhatbuf_r+0x40>
 8006e7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e80:	e00e      	b.n	8006ea0 <__swhatbuf_r+0x42>
 8006e82:	466a      	mov	r2, sp
 8006e84:	f000 f894 	bl	8006fb0 <_fstat_r>
 8006e88:	2800      	cmp	r0, #0
 8006e8a:	dbf1      	blt.n	8006e70 <__swhatbuf_r+0x12>
 8006e8c:	9a01      	ldr	r2, [sp, #4]
 8006e8e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006e92:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006e96:	425a      	negs	r2, r3
 8006e98:	415a      	adcs	r2, r3
 8006e9a:	602a      	str	r2, [r5, #0]
 8006e9c:	e7ee      	b.n	8006e7c <__swhatbuf_r+0x1e>
 8006e9e:	2340      	movs	r3, #64	; 0x40
 8006ea0:	2000      	movs	r0, #0
 8006ea2:	6023      	str	r3, [r4, #0]
 8006ea4:	b016      	add	sp, #88	; 0x58
 8006ea6:	bd70      	pop	{r4, r5, r6, pc}

08006ea8 <__smakebuf_r>:
 8006ea8:	898b      	ldrh	r3, [r1, #12]
 8006eaa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006eac:	079d      	lsls	r5, r3, #30
 8006eae:	4606      	mov	r6, r0
 8006eb0:	460c      	mov	r4, r1
 8006eb2:	d507      	bpl.n	8006ec4 <__smakebuf_r+0x1c>
 8006eb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006eb8:	6023      	str	r3, [r4, #0]
 8006eba:	6123      	str	r3, [r4, #16]
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	6163      	str	r3, [r4, #20]
 8006ec0:	b002      	add	sp, #8
 8006ec2:	bd70      	pop	{r4, r5, r6, pc}
 8006ec4:	ab01      	add	r3, sp, #4
 8006ec6:	466a      	mov	r2, sp
 8006ec8:	f7ff ffc9 	bl	8006e5e <__swhatbuf_r>
 8006ecc:	9900      	ldr	r1, [sp, #0]
 8006ece:	4605      	mov	r5, r0
 8006ed0:	4630      	mov	r0, r6
 8006ed2:	f7fd fcad 	bl	8004830 <_malloc_r>
 8006ed6:	b948      	cbnz	r0, 8006eec <__smakebuf_r+0x44>
 8006ed8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006edc:	059a      	lsls	r2, r3, #22
 8006ede:	d4ef      	bmi.n	8006ec0 <__smakebuf_r+0x18>
 8006ee0:	f023 0303 	bic.w	r3, r3, #3
 8006ee4:	f043 0302 	orr.w	r3, r3, #2
 8006ee8:	81a3      	strh	r3, [r4, #12]
 8006eea:	e7e3      	b.n	8006eb4 <__smakebuf_r+0xc>
 8006eec:	4b0d      	ldr	r3, [pc, #52]	; (8006f24 <__smakebuf_r+0x7c>)
 8006eee:	62b3      	str	r3, [r6, #40]	; 0x28
 8006ef0:	89a3      	ldrh	r3, [r4, #12]
 8006ef2:	6020      	str	r0, [r4, #0]
 8006ef4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ef8:	81a3      	strh	r3, [r4, #12]
 8006efa:	9b00      	ldr	r3, [sp, #0]
 8006efc:	6163      	str	r3, [r4, #20]
 8006efe:	9b01      	ldr	r3, [sp, #4]
 8006f00:	6120      	str	r0, [r4, #16]
 8006f02:	b15b      	cbz	r3, 8006f1c <__smakebuf_r+0x74>
 8006f04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f08:	4630      	mov	r0, r6
 8006f0a:	f000 f863 	bl	8006fd4 <_isatty_r>
 8006f0e:	b128      	cbz	r0, 8006f1c <__smakebuf_r+0x74>
 8006f10:	89a3      	ldrh	r3, [r4, #12]
 8006f12:	f023 0303 	bic.w	r3, r3, #3
 8006f16:	f043 0301 	orr.w	r3, r3, #1
 8006f1a:	81a3      	strh	r3, [r4, #12]
 8006f1c:	89a0      	ldrh	r0, [r4, #12]
 8006f1e:	4305      	orrs	r5, r0
 8006f20:	81a5      	strh	r5, [r4, #12]
 8006f22:	e7cd      	b.n	8006ec0 <__smakebuf_r+0x18>
 8006f24:	08006811 	.word	0x08006811

08006f28 <_raise_r>:
 8006f28:	291f      	cmp	r1, #31
 8006f2a:	b538      	push	{r3, r4, r5, lr}
 8006f2c:	4604      	mov	r4, r0
 8006f2e:	460d      	mov	r5, r1
 8006f30:	d904      	bls.n	8006f3c <_raise_r+0x14>
 8006f32:	2316      	movs	r3, #22
 8006f34:	6003      	str	r3, [r0, #0]
 8006f36:	f04f 30ff 	mov.w	r0, #4294967295
 8006f3a:	bd38      	pop	{r3, r4, r5, pc}
 8006f3c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006f3e:	b112      	cbz	r2, 8006f46 <_raise_r+0x1e>
 8006f40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006f44:	b94b      	cbnz	r3, 8006f5a <_raise_r+0x32>
 8006f46:	4620      	mov	r0, r4
 8006f48:	f000 f830 	bl	8006fac <_getpid_r>
 8006f4c:	462a      	mov	r2, r5
 8006f4e:	4601      	mov	r1, r0
 8006f50:	4620      	mov	r0, r4
 8006f52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f56:	f000 b817 	b.w	8006f88 <_kill_r>
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d00a      	beq.n	8006f74 <_raise_r+0x4c>
 8006f5e:	1c59      	adds	r1, r3, #1
 8006f60:	d103      	bne.n	8006f6a <_raise_r+0x42>
 8006f62:	2316      	movs	r3, #22
 8006f64:	6003      	str	r3, [r0, #0]
 8006f66:	2001      	movs	r0, #1
 8006f68:	e7e7      	b.n	8006f3a <_raise_r+0x12>
 8006f6a:	2400      	movs	r4, #0
 8006f6c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006f70:	4628      	mov	r0, r5
 8006f72:	4798      	blx	r3
 8006f74:	2000      	movs	r0, #0
 8006f76:	e7e0      	b.n	8006f3a <_raise_r+0x12>

08006f78 <raise>:
 8006f78:	4b02      	ldr	r3, [pc, #8]	; (8006f84 <raise+0xc>)
 8006f7a:	4601      	mov	r1, r0
 8006f7c:	6818      	ldr	r0, [r3, #0]
 8006f7e:	f7ff bfd3 	b.w	8006f28 <_raise_r>
 8006f82:	bf00      	nop
 8006f84:	20000010 	.word	0x20000010

08006f88 <_kill_r>:
 8006f88:	b538      	push	{r3, r4, r5, lr}
 8006f8a:	4d07      	ldr	r5, [pc, #28]	; (8006fa8 <_kill_r+0x20>)
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	4604      	mov	r4, r0
 8006f90:	4608      	mov	r0, r1
 8006f92:	4611      	mov	r1, r2
 8006f94:	602b      	str	r3, [r5, #0]
 8006f96:	f000 fe45 	bl	8007c24 <_kill>
 8006f9a:	1c43      	adds	r3, r0, #1
 8006f9c:	d102      	bne.n	8006fa4 <_kill_r+0x1c>
 8006f9e:	682b      	ldr	r3, [r5, #0]
 8006fa0:	b103      	cbz	r3, 8006fa4 <_kill_r+0x1c>
 8006fa2:	6023      	str	r3, [r4, #0]
 8006fa4:	bd38      	pop	{r3, r4, r5, pc}
 8006fa6:	bf00      	nop
 8006fa8:	2003f1a0 	.word	0x2003f1a0

08006fac <_getpid_r>:
 8006fac:	f000 be2a 	b.w	8007c04 <_getpid>

08006fb0 <_fstat_r>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	4d07      	ldr	r5, [pc, #28]	; (8006fd0 <_fstat_r+0x20>)
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	4604      	mov	r4, r0
 8006fb8:	4608      	mov	r0, r1
 8006fba:	4611      	mov	r1, r2
 8006fbc:	602b      	str	r3, [r5, #0]
 8006fbe:	f000 fe19 	bl	8007bf4 <_fstat>
 8006fc2:	1c43      	adds	r3, r0, #1
 8006fc4:	d102      	bne.n	8006fcc <_fstat_r+0x1c>
 8006fc6:	682b      	ldr	r3, [r5, #0]
 8006fc8:	b103      	cbz	r3, 8006fcc <_fstat_r+0x1c>
 8006fca:	6023      	str	r3, [r4, #0]
 8006fcc:	bd38      	pop	{r3, r4, r5, pc}
 8006fce:	bf00      	nop
 8006fd0:	2003f1a0 	.word	0x2003f1a0

08006fd4 <_isatty_r>:
 8006fd4:	b538      	push	{r3, r4, r5, lr}
 8006fd6:	4d06      	ldr	r5, [pc, #24]	; (8006ff0 <_isatty_r+0x1c>)
 8006fd8:	2300      	movs	r3, #0
 8006fda:	4604      	mov	r4, r0
 8006fdc:	4608      	mov	r0, r1
 8006fde:	602b      	str	r3, [r5, #0]
 8006fe0:	f000 fe18 	bl	8007c14 <_isatty>
 8006fe4:	1c43      	adds	r3, r0, #1
 8006fe6:	d102      	bne.n	8006fee <_isatty_r+0x1a>
 8006fe8:	682b      	ldr	r3, [r5, #0]
 8006fea:	b103      	cbz	r3, 8006fee <_isatty_r+0x1a>
 8006fec:	6023      	str	r3, [r4, #0]
 8006fee:	bd38      	pop	{r3, r4, r5, pc}
 8006ff0:	2003f1a0 	.word	0x2003f1a0
 8006ff4:	00000000 	.word	0x00000000

08006ff8 <sin>:
 8006ff8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006ffa:	eeb0 7b40 	vmov.f64	d7, d0
 8006ffe:	ee17 3a90 	vmov	r3, s15
 8007002:	4a21      	ldr	r2, [pc, #132]	; (8007088 <sin+0x90>)
 8007004:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007008:	4293      	cmp	r3, r2
 800700a:	dc07      	bgt.n	800701c <sin+0x24>
 800700c:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8007080 <sin+0x88>
 8007010:	2000      	movs	r0, #0
 8007012:	b005      	add	sp, #20
 8007014:	f85d eb04 	ldr.w	lr, [sp], #4
 8007018:	f000 bc82 	b.w	8007920 <__kernel_sin>
 800701c:	4a1b      	ldr	r2, [pc, #108]	; (800708c <sin+0x94>)
 800701e:	4293      	cmp	r3, r2
 8007020:	dd04      	ble.n	800702c <sin+0x34>
 8007022:	ee30 0b40 	vsub.f64	d0, d0, d0
 8007026:	b005      	add	sp, #20
 8007028:	f85d fb04 	ldr.w	pc, [sp], #4
 800702c:	4668      	mov	r0, sp
 800702e:	f000 f82f 	bl	8007090 <__ieee754_rem_pio2>
 8007032:	f000 0003 	and.w	r0, r0, #3
 8007036:	2801      	cmp	r0, #1
 8007038:	d00a      	beq.n	8007050 <sin+0x58>
 800703a:	2802      	cmp	r0, #2
 800703c:	d00f      	beq.n	800705e <sin+0x66>
 800703e:	b9c0      	cbnz	r0, 8007072 <sin+0x7a>
 8007040:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007044:	ed9d 0b00 	vldr	d0, [sp]
 8007048:	2001      	movs	r0, #1
 800704a:	f000 fc69 	bl	8007920 <__kernel_sin>
 800704e:	e7ea      	b.n	8007026 <sin+0x2e>
 8007050:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007054:	ed9d 0b00 	vldr	d0, [sp]
 8007058:	f000 f95e 	bl	8007318 <__kernel_cos>
 800705c:	e7e3      	b.n	8007026 <sin+0x2e>
 800705e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007062:	ed9d 0b00 	vldr	d0, [sp]
 8007066:	2001      	movs	r0, #1
 8007068:	f000 fc5a 	bl	8007920 <__kernel_sin>
 800706c:	eeb1 0b40 	vneg.f64	d0, d0
 8007070:	e7d9      	b.n	8007026 <sin+0x2e>
 8007072:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007076:	ed9d 0b00 	vldr	d0, [sp]
 800707a:	f000 f94d 	bl	8007318 <__kernel_cos>
 800707e:	e7f5      	b.n	800706c <sin+0x74>
	...
 8007088:	3fe921fb 	.word	0x3fe921fb
 800708c:	7fefffff 	.word	0x7fefffff

08007090 <__ieee754_rem_pio2>:
 8007090:	b570      	push	{r4, r5, r6, lr}
 8007092:	eeb0 7b40 	vmov.f64	d7, d0
 8007096:	ee17 5a90 	vmov	r5, s15
 800709a:	4b99      	ldr	r3, [pc, #612]	; (8007300 <__ieee754_rem_pio2+0x270>)
 800709c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80070a0:	429e      	cmp	r6, r3
 80070a2:	b088      	sub	sp, #32
 80070a4:	4604      	mov	r4, r0
 80070a6:	dc07      	bgt.n	80070b8 <__ieee754_rem_pio2+0x28>
 80070a8:	2200      	movs	r2, #0
 80070aa:	2300      	movs	r3, #0
 80070ac:	ed84 0b00 	vstr	d0, [r4]
 80070b0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80070b4:	2000      	movs	r0, #0
 80070b6:	e01b      	b.n	80070f0 <__ieee754_rem_pio2+0x60>
 80070b8:	4b92      	ldr	r3, [pc, #584]	; (8007304 <__ieee754_rem_pio2+0x274>)
 80070ba:	429e      	cmp	r6, r3
 80070bc:	dc3b      	bgt.n	8007136 <__ieee754_rem_pio2+0xa6>
 80070be:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 80070c2:	2d00      	cmp	r5, #0
 80070c4:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 80072c0 <__ieee754_rem_pio2+0x230>
 80070c8:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 80070cc:	dd19      	ble.n	8007102 <__ieee754_rem_pio2+0x72>
 80070ce:	ee30 7b46 	vsub.f64	d7, d0, d6
 80070d2:	429e      	cmp	r6, r3
 80070d4:	d00e      	beq.n	80070f4 <__ieee754_rem_pio2+0x64>
 80070d6:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 80072c8 <__ieee754_rem_pio2+0x238>
 80070da:	ee37 5b46 	vsub.f64	d5, d7, d6
 80070de:	ee37 7b45 	vsub.f64	d7, d7, d5
 80070e2:	ed84 5b00 	vstr	d5, [r4]
 80070e6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80070ea:	ed84 7b02 	vstr	d7, [r4, #8]
 80070ee:	2001      	movs	r0, #1
 80070f0:	b008      	add	sp, #32
 80070f2:	bd70      	pop	{r4, r5, r6, pc}
 80070f4:	ed9f 6b76 	vldr	d6, [pc, #472]	; 80072d0 <__ieee754_rem_pio2+0x240>
 80070f8:	ee37 7b46 	vsub.f64	d7, d7, d6
 80070fc:	ed9f 6b76 	vldr	d6, [pc, #472]	; 80072d8 <__ieee754_rem_pio2+0x248>
 8007100:	e7eb      	b.n	80070da <__ieee754_rem_pio2+0x4a>
 8007102:	429e      	cmp	r6, r3
 8007104:	ee30 7b06 	vadd.f64	d7, d0, d6
 8007108:	d00e      	beq.n	8007128 <__ieee754_rem_pio2+0x98>
 800710a:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 80072c8 <__ieee754_rem_pio2+0x238>
 800710e:	ee37 5b06 	vadd.f64	d5, d7, d6
 8007112:	ee37 7b45 	vsub.f64	d7, d7, d5
 8007116:	ed84 5b00 	vstr	d5, [r4]
 800711a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800711e:	f04f 30ff 	mov.w	r0, #4294967295
 8007122:	ed84 7b02 	vstr	d7, [r4, #8]
 8007126:	e7e3      	b.n	80070f0 <__ieee754_rem_pio2+0x60>
 8007128:	ed9f 6b69 	vldr	d6, [pc, #420]	; 80072d0 <__ieee754_rem_pio2+0x240>
 800712c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8007130:	ed9f 6b69 	vldr	d6, [pc, #420]	; 80072d8 <__ieee754_rem_pio2+0x248>
 8007134:	e7eb      	b.n	800710e <__ieee754_rem_pio2+0x7e>
 8007136:	4b74      	ldr	r3, [pc, #464]	; (8007308 <__ieee754_rem_pio2+0x278>)
 8007138:	429e      	cmp	r6, r3
 800713a:	dc70      	bgt.n	800721e <__ieee754_rem_pio2+0x18e>
 800713c:	f000 fc48 	bl	80079d0 <fabs>
 8007140:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8007144:	ed9f 6b66 	vldr	d6, [pc, #408]	; 80072e0 <__ieee754_rem_pio2+0x250>
 8007148:	eea0 7b06 	vfma.f64	d7, d0, d6
 800714c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8007150:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8007154:	ee17 0a90 	vmov	r0, s15
 8007158:	eeb1 4b45 	vneg.f64	d4, d5
 800715c:	ed9f 7b58 	vldr	d7, [pc, #352]	; 80072c0 <__ieee754_rem_pio2+0x230>
 8007160:	eea5 0b47 	vfms.f64	d0, d5, d7
 8007164:	ed9f 7b58 	vldr	d7, [pc, #352]	; 80072c8 <__ieee754_rem_pio2+0x238>
 8007168:	281f      	cmp	r0, #31
 800716a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800716e:	ee30 6b47 	vsub.f64	d6, d0, d7
 8007172:	dc08      	bgt.n	8007186 <__ieee754_rem_pio2+0xf6>
 8007174:	4b65      	ldr	r3, [pc, #404]	; (800730c <__ieee754_rem_pio2+0x27c>)
 8007176:	1e42      	subs	r2, r0, #1
 8007178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800717c:	42b3      	cmp	r3, r6
 800717e:	d002      	beq.n	8007186 <__ieee754_rem_pio2+0xf6>
 8007180:	ed84 6b00 	vstr	d6, [r4]
 8007184:	e026      	b.n	80071d4 <__ieee754_rem_pio2+0x144>
 8007186:	ee16 3a90 	vmov	r3, s13
 800718a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800718e:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8007192:	2b10      	cmp	r3, #16
 8007194:	ea4f 5226 	mov.w	r2, r6, asr #20
 8007198:	ddf2      	ble.n	8007180 <__ieee754_rem_pio2+0xf0>
 800719a:	eeb0 6b40 	vmov.f64	d6, d0
 800719e:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 80072d0 <__ieee754_rem_pio2+0x240>
 80071a2:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 80072d8 <__ieee754_rem_pio2+0x248>
 80071a6:	eea4 6b07 	vfma.f64	d6, d4, d7
 80071aa:	ee30 0b46 	vsub.f64	d0, d0, d6
 80071ae:	eea4 0b07 	vfma.f64	d0, d4, d7
 80071b2:	eeb0 7b40 	vmov.f64	d7, d0
 80071b6:	ee95 7b03 	vfnms.f64	d7, d5, d3
 80071ba:	ee36 3b47 	vsub.f64	d3, d6, d7
 80071be:	ee13 3a90 	vmov	r3, s7
 80071c2:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80071c6:	1ad3      	subs	r3, r2, r3
 80071c8:	2b31      	cmp	r3, #49	; 0x31
 80071ca:	dc17      	bgt.n	80071fc <__ieee754_rem_pio2+0x16c>
 80071cc:	eeb0 0b46 	vmov.f64	d0, d6
 80071d0:	ed84 3b00 	vstr	d3, [r4]
 80071d4:	ed94 6b00 	vldr	d6, [r4]
 80071d8:	2d00      	cmp	r5, #0
 80071da:	ee30 0b46 	vsub.f64	d0, d0, d6
 80071de:	ee30 0b47 	vsub.f64	d0, d0, d7
 80071e2:	ed84 0b02 	vstr	d0, [r4, #8]
 80071e6:	da83      	bge.n	80070f0 <__ieee754_rem_pio2+0x60>
 80071e8:	eeb1 6b46 	vneg.f64	d6, d6
 80071ec:	eeb1 0b40 	vneg.f64	d0, d0
 80071f0:	ed84 6b00 	vstr	d6, [r4]
 80071f4:	ed84 0b02 	vstr	d0, [r4, #8]
 80071f8:	4240      	negs	r0, r0
 80071fa:	e779      	b.n	80070f0 <__ieee754_rem_pio2+0x60>
 80071fc:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 80072e8 <__ieee754_rem_pio2+0x258>
 8007200:	eeb0 0b46 	vmov.f64	d0, d6
 8007204:	eea4 0b03 	vfma.f64	d0, d4, d3
 8007208:	ee36 7b40 	vsub.f64	d7, d6, d0
 800720c:	ed9f 6b38 	vldr	d6, [pc, #224]	; 80072f0 <__ieee754_rem_pio2+0x260>
 8007210:	eea4 7b03 	vfma.f64	d7, d4, d3
 8007214:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8007218:	ee30 6b47 	vsub.f64	d6, d0, d7
 800721c:	e7b0      	b.n	8007180 <__ieee754_rem_pio2+0xf0>
 800721e:	4b3c      	ldr	r3, [pc, #240]	; (8007310 <__ieee754_rem_pio2+0x280>)
 8007220:	429e      	cmp	r6, r3
 8007222:	dd06      	ble.n	8007232 <__ieee754_rem_pio2+0x1a2>
 8007224:	ee30 7b40 	vsub.f64	d7, d0, d0
 8007228:	ed80 7b02 	vstr	d7, [r0, #8]
 800722c:	ed80 7b00 	vstr	d7, [r0]
 8007230:	e740      	b.n	80070b4 <__ieee754_rem_pio2+0x24>
 8007232:	1532      	asrs	r2, r6, #20
 8007234:	ee10 0a10 	vmov	r0, s0
 8007238:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 800723c:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8007240:	ec41 0b17 	vmov	d7, r0, r1
 8007244:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8007248:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 80072f8 <__ieee754_rem_pio2+0x268>
 800724c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8007250:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007254:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007258:	ee27 7b05 	vmul.f64	d7, d7, d5
 800725c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8007260:	a902      	add	r1, sp, #8
 8007262:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8007266:	ee37 7b46 	vsub.f64	d7, d7, d6
 800726a:	ed8d 6b04 	vstr	d6, [sp, #16]
 800726e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8007272:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007276:	2603      	movs	r6, #3
 8007278:	4608      	mov	r0, r1
 800727a:	ed91 7b04 	vldr	d7, [r1, #16]
 800727e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007286:	4633      	mov	r3, r6
 8007288:	f1a1 0108 	sub.w	r1, r1, #8
 800728c:	f106 36ff 	add.w	r6, r6, #4294967295
 8007290:	d0f3      	beq.n	800727a <__ieee754_rem_pio2+0x1ea>
 8007292:	4920      	ldr	r1, [pc, #128]	; (8007314 <__ieee754_rem_pio2+0x284>)
 8007294:	9101      	str	r1, [sp, #4]
 8007296:	2102      	movs	r1, #2
 8007298:	9100      	str	r1, [sp, #0]
 800729a:	4621      	mov	r1, r4
 800729c:	f000 f8a8 	bl	80073f0 <__kernel_rem_pio2>
 80072a0:	2d00      	cmp	r5, #0
 80072a2:	f6bf af25 	bge.w	80070f0 <__ieee754_rem_pio2+0x60>
 80072a6:	ed94 7b00 	vldr	d7, [r4]
 80072aa:	eeb1 7b47 	vneg.f64	d7, d7
 80072ae:	ed84 7b00 	vstr	d7, [r4]
 80072b2:	ed94 7b02 	vldr	d7, [r4, #8]
 80072b6:	eeb1 7b47 	vneg.f64	d7, d7
 80072ba:	ed84 7b02 	vstr	d7, [r4, #8]
 80072be:	e79b      	b.n	80071f8 <__ieee754_rem_pio2+0x168>
 80072c0:	54400000 	.word	0x54400000
 80072c4:	3ff921fb 	.word	0x3ff921fb
 80072c8:	1a626331 	.word	0x1a626331
 80072cc:	3dd0b461 	.word	0x3dd0b461
 80072d0:	1a600000 	.word	0x1a600000
 80072d4:	3dd0b461 	.word	0x3dd0b461
 80072d8:	2e037073 	.word	0x2e037073
 80072dc:	3ba3198a 	.word	0x3ba3198a
 80072e0:	6dc9c883 	.word	0x6dc9c883
 80072e4:	3fe45f30 	.word	0x3fe45f30
 80072e8:	2e000000 	.word	0x2e000000
 80072ec:	3ba3198a 	.word	0x3ba3198a
 80072f0:	252049c1 	.word	0x252049c1
 80072f4:	397b839a 	.word	0x397b839a
 80072f8:	00000000 	.word	0x00000000
 80072fc:	41700000 	.word	0x41700000
 8007300:	3fe921fb 	.word	0x3fe921fb
 8007304:	4002d97b 	.word	0x4002d97b
 8007308:	413921fb 	.word	0x413921fb
 800730c:	08008b60 	.word	0x08008b60
 8007310:	7fefffff 	.word	0x7fefffff
 8007314:	08008be0 	.word	0x08008be0

08007318 <__kernel_cos>:
 8007318:	ee10 1a90 	vmov	r1, s1
 800731c:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8007320:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007324:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8007328:	da05      	bge.n	8007336 <__kernel_cos+0x1e>
 800732a:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800732e:	ee17 3a90 	vmov	r3, s15
 8007332:	2b00      	cmp	r3, #0
 8007334:	d03d      	beq.n	80073b2 <__kernel_cos+0x9a>
 8007336:	ee20 3b00 	vmul.f64	d3, d0, d0
 800733a:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 80073b8 <__kernel_cos+0xa0>
 800733e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 80073c0 <__kernel_cos+0xa8>
 8007342:	eea3 6b07 	vfma.f64	d6, d3, d7
 8007346:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80073c8 <__kernel_cos+0xb0>
 800734a:	eea6 7b03 	vfma.f64	d7, d6, d3
 800734e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 80073d0 <__kernel_cos+0xb8>
 8007352:	eea7 6b03 	vfma.f64	d6, d7, d3
 8007356:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80073d8 <__kernel_cos+0xc0>
 800735a:	4b23      	ldr	r3, [pc, #140]	; (80073e8 <__kernel_cos+0xd0>)
 800735c:	eea6 7b03 	vfma.f64	d7, d6, d3
 8007360:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 80073e0 <__kernel_cos+0xc8>
 8007364:	4299      	cmp	r1, r3
 8007366:	eea7 6b03 	vfma.f64	d6, d7, d3
 800736a:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800736e:	ee26 5b03 	vmul.f64	d5, d6, d3
 8007372:	ee23 7b07 	vmul.f64	d7, d3, d7
 8007376:	ee21 6b40 	vnmul.f64	d6, d1, d0
 800737a:	eea3 6b05 	vfma.f64	d6, d3, d5
 800737e:	dc04      	bgt.n	800738a <__kernel_cos+0x72>
 8007380:	ee37 6b46 	vsub.f64	d6, d7, d6
 8007384:	ee34 0b46 	vsub.f64	d0, d4, d6
 8007388:	4770      	bx	lr
 800738a:	4b18      	ldr	r3, [pc, #96]	; (80073ec <__kernel_cos+0xd4>)
 800738c:	4299      	cmp	r1, r3
 800738e:	dc0d      	bgt.n	80073ac <__kernel_cos+0x94>
 8007390:	2200      	movs	r2, #0
 8007392:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 8007396:	ec43 2b15 	vmov	d5, r2, r3
 800739a:	ee34 0b45 	vsub.f64	d0, d4, d5
 800739e:	ee37 7b45 	vsub.f64	d7, d7, d5
 80073a2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80073a6:	ee30 0b47 	vsub.f64	d0, d0, d7
 80073aa:	4770      	bx	lr
 80073ac:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 80073b0:	e7f3      	b.n	800739a <__kernel_cos+0x82>
 80073b2:	eeb0 0b44 	vmov.f64	d0, d4
 80073b6:	4770      	bx	lr
 80073b8:	be8838d4 	.word	0xbe8838d4
 80073bc:	bda8fae9 	.word	0xbda8fae9
 80073c0:	bdb4b1c4 	.word	0xbdb4b1c4
 80073c4:	3e21ee9e 	.word	0x3e21ee9e
 80073c8:	809c52ad 	.word	0x809c52ad
 80073cc:	be927e4f 	.word	0xbe927e4f
 80073d0:	19cb1590 	.word	0x19cb1590
 80073d4:	3efa01a0 	.word	0x3efa01a0
 80073d8:	16c15177 	.word	0x16c15177
 80073dc:	bf56c16c 	.word	0xbf56c16c
 80073e0:	5555554c 	.word	0x5555554c
 80073e4:	3fa55555 	.word	0x3fa55555
 80073e8:	3fd33332 	.word	0x3fd33332
 80073ec:	3fe90000 	.word	0x3fe90000

080073f0 <__kernel_rem_pio2>:
 80073f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f4:	ed2d 8b06 	vpush	{d8-d10}
 80073f8:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 80073fc:	460f      	mov	r7, r1
 80073fe:	9002      	str	r0, [sp, #8]
 8007400:	49c5      	ldr	r1, [pc, #788]	; (8007718 <__kernel_rem_pio2+0x328>)
 8007402:	98a2      	ldr	r0, [sp, #648]	; 0x288
 8007404:	f8dd e28c 	ldr.w	lr, [sp, #652]	; 0x28c
 8007408:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 800740c:	9301      	str	r3, [sp, #4]
 800740e:	f112 0f14 	cmn.w	r2, #20
 8007412:	bfa8      	it	ge
 8007414:	2018      	movge	r0, #24
 8007416:	f103 31ff 	add.w	r1, r3, #4294967295
 800741a:	bfb8      	it	lt
 800741c:	2000      	movlt	r0, #0
 800741e:	f06f 0417 	mvn.w	r4, #23
 8007422:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 8007700 <__kernel_rem_pio2+0x310>
 8007426:	bfa4      	itt	ge
 8007428:	f1a2 0a03 	subge.w	sl, r2, #3
 800742c:	fb9a f0f0 	sdivge	r0, sl, r0
 8007430:	fb00 4404 	mla	r4, r0, r4, r4
 8007434:	1a46      	subs	r6, r0, r1
 8007436:	4414      	add	r4, r2
 8007438:	eb09 0c01 	add.w	ip, r9, r1
 800743c:	ad1a      	add	r5, sp, #104	; 0x68
 800743e:	eb0e 0886 	add.w	r8, lr, r6, lsl #2
 8007442:	2200      	movs	r2, #0
 8007444:	4562      	cmp	r2, ip
 8007446:	dd10      	ble.n	800746a <__kernel_rem_pio2+0x7a>
 8007448:	9a01      	ldr	r2, [sp, #4]
 800744a:	ab1a      	add	r3, sp, #104	; 0x68
 800744c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8007450:	f50d 7ad4 	add.w	sl, sp, #424	; 0x1a8
 8007454:	f04f 0c00 	mov.w	ip, #0
 8007458:	45cc      	cmp	ip, r9
 800745a:	dc26      	bgt.n	80074aa <__kernel_rem_pio2+0xba>
 800745c:	ed9f 7ba8 	vldr	d7, [pc, #672]	; 8007700 <__kernel_rem_pio2+0x310>
 8007460:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007464:	4616      	mov	r6, r2
 8007466:	2500      	movs	r5, #0
 8007468:	e015      	b.n	8007496 <__kernel_rem_pio2+0xa6>
 800746a:	42d6      	cmn	r6, r2
 800746c:	d409      	bmi.n	8007482 <__kernel_rem_pio2+0x92>
 800746e:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
 8007472:	ee07 3a90 	vmov	s15, r3
 8007476:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800747a:	eca5 7b02 	vstmia	r5!, {d7}
 800747e:	3201      	adds	r2, #1
 8007480:	e7e0      	b.n	8007444 <__kernel_rem_pio2+0x54>
 8007482:	eeb0 7b46 	vmov.f64	d7, d6
 8007486:	e7f8      	b.n	800747a <__kernel_rem_pio2+0x8a>
 8007488:	ecb8 5b02 	vldmia	r8!, {d5}
 800748c:	ed96 6b00 	vldr	d6, [r6]
 8007490:	3501      	adds	r5, #1
 8007492:	eea5 7b06 	vfma.f64	d7, d5, d6
 8007496:	428d      	cmp	r5, r1
 8007498:	f1a6 0608 	sub.w	r6, r6, #8
 800749c:	ddf4      	ble.n	8007488 <__kernel_rem_pio2+0x98>
 800749e:	ecaa 7b02 	vstmia	sl!, {d7}
 80074a2:	f10c 0c01 	add.w	ip, ip, #1
 80074a6:	3208      	adds	r2, #8
 80074a8:	e7d6      	b.n	8007458 <__kernel_rem_pio2+0x68>
 80074aa:	ab06      	add	r3, sp, #24
 80074ac:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8007708 <__kernel_rem_pio2+0x318>
 80074b0:	ed9f ab97 	vldr	d10, [pc, #604]	; 8007710 <__kernel_rem_pio2+0x320>
 80074b4:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 80074b8:	9303      	str	r3, [sp, #12]
 80074ba:	eb0e 0a80 	add.w	sl, lr, r0, lsl #2
 80074be:	464d      	mov	r5, r9
 80074c0:	00eb      	lsls	r3, r5, #3
 80074c2:	9304      	str	r3, [sp, #16]
 80074c4:	ab92      	add	r3, sp, #584	; 0x248
 80074c6:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 80074ca:	f10d 0b18 	add.w	fp, sp, #24
 80074ce:	ab6a      	add	r3, sp, #424	; 0x1a8
 80074d0:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 80074d4:	465e      	mov	r6, fp
 80074d6:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 80074da:	4628      	mov	r0, r5
 80074dc:	2800      	cmp	r0, #0
 80074de:	f1a2 0208 	sub.w	r2, r2, #8
 80074e2:	dc4c      	bgt.n	800757e <__kernel_rem_pio2+0x18e>
 80074e4:	4620      	mov	r0, r4
 80074e6:	9105      	str	r1, [sp, #20]
 80074e8:	f000 faf2 	bl	8007ad0 <scalbn>
 80074ec:	eeb0 8b40 	vmov.f64	d8, d0
 80074f0:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 80074f4:	ee28 0b00 	vmul.f64	d0, d8, d0
 80074f8:	f000 fa76 	bl	80079e8 <floor>
 80074fc:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8007500:	eea0 8b47 	vfms.f64	d8, d0, d7
 8007504:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8007508:	2c00      	cmp	r4, #0
 800750a:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 800750e:	ee17 8a90 	vmov	r8, s15
 8007512:	ee38 8b40 	vsub.f64	d8, d8, d0
 8007516:	9905      	ldr	r1, [sp, #20]
 8007518:	dd43      	ble.n	80075a2 <__kernel_rem_pio2+0x1b2>
 800751a:	1e68      	subs	r0, r5, #1
 800751c:	ab06      	add	r3, sp, #24
 800751e:	f1c4 0c18 	rsb	ip, r4, #24
 8007522:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 8007526:	fa46 f20c 	asr.w	r2, r6, ip
 800752a:	4490      	add	r8, r2
 800752c:	fa02 f20c 	lsl.w	r2, r2, ip
 8007530:	1ab6      	subs	r6, r6, r2
 8007532:	f1c4 0217 	rsb	r2, r4, #23
 8007536:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 800753a:	4116      	asrs	r6, r2
 800753c:	2e00      	cmp	r6, #0
 800753e:	dd3f      	ble.n	80075c0 <__kernel_rem_pio2+0x1d0>
 8007540:	f04f 0c00 	mov.w	ip, #0
 8007544:	f108 0801 	add.w	r8, r8, #1
 8007548:	4660      	mov	r0, ip
 800754a:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 800754e:	4565      	cmp	r5, ip
 8007550:	dc6e      	bgt.n	8007630 <__kernel_rem_pio2+0x240>
 8007552:	2c00      	cmp	r4, #0
 8007554:	dd04      	ble.n	8007560 <__kernel_rem_pio2+0x170>
 8007556:	2c01      	cmp	r4, #1
 8007558:	d07f      	beq.n	800765a <__kernel_rem_pio2+0x26a>
 800755a:	2c02      	cmp	r4, #2
 800755c:	f000 8087 	beq.w	800766e <__kernel_rem_pio2+0x27e>
 8007560:	2e02      	cmp	r6, #2
 8007562:	d12d      	bne.n	80075c0 <__kernel_rem_pio2+0x1d0>
 8007564:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8007568:	ee30 8b48 	vsub.f64	d8, d0, d8
 800756c:	b340      	cbz	r0, 80075c0 <__kernel_rem_pio2+0x1d0>
 800756e:	4620      	mov	r0, r4
 8007570:	9105      	str	r1, [sp, #20]
 8007572:	f000 faad 	bl	8007ad0 <scalbn>
 8007576:	9905      	ldr	r1, [sp, #20]
 8007578:	ee38 8b40 	vsub.f64	d8, d8, d0
 800757c:	e020      	b.n	80075c0 <__kernel_rem_pio2+0x1d0>
 800757e:	ee20 7b09 	vmul.f64	d7, d0, d9
 8007582:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8007586:	3801      	subs	r0, #1
 8007588:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800758c:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8007590:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8007594:	eca6 0a01 	vstmia	r6!, {s0}
 8007598:	ed92 0b00 	vldr	d0, [r2]
 800759c:	ee37 0b00 	vadd.f64	d0, d7, d0
 80075a0:	e79c      	b.n	80074dc <__kernel_rem_pio2+0xec>
 80075a2:	d105      	bne.n	80075b0 <__kernel_rem_pio2+0x1c0>
 80075a4:	1e6a      	subs	r2, r5, #1
 80075a6:	ab06      	add	r3, sp, #24
 80075a8:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 80075ac:	15f6      	asrs	r6, r6, #23
 80075ae:	e7c5      	b.n	800753c <__kernel_rem_pio2+0x14c>
 80075b0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80075b4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80075b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075bc:	da36      	bge.n	800762c <__kernel_rem_pio2+0x23c>
 80075be:	2600      	movs	r6, #0
 80075c0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80075c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075c8:	f040 80aa 	bne.w	8007720 <__kernel_rem_pio2+0x330>
 80075cc:	f105 3bff 	add.w	fp, r5, #4294967295
 80075d0:	4658      	mov	r0, fp
 80075d2:	2200      	movs	r2, #0
 80075d4:	4548      	cmp	r0, r9
 80075d6:	da52      	bge.n	800767e <__kernel_rem_pio2+0x28e>
 80075d8:	2a00      	cmp	r2, #0
 80075da:	f000 8081 	beq.w	80076e0 <__kernel_rem_pio2+0x2f0>
 80075de:	ab06      	add	r3, sp, #24
 80075e0:	3c18      	subs	r4, #24
 80075e2:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	f000 8087 	beq.w	80076fa <__kernel_rem_pio2+0x30a>
 80075ec:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80075f0:	4620      	mov	r0, r4
 80075f2:	f000 fa6d 	bl	8007ad0 <scalbn>
 80075f6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80075fa:	ed9f 6b43 	vldr	d6, [pc, #268]	; 8007708 <__kernel_rem_pio2+0x318>
 80075fe:	a96a      	add	r1, sp, #424	; 0x1a8
 8007600:	f103 0208 	add.w	r2, r3, #8
 8007604:	1888      	adds	r0, r1, r2
 8007606:	4659      	mov	r1, fp
 8007608:	2900      	cmp	r1, #0
 800760a:	f280 80b7 	bge.w	800777c <__kernel_rem_pio2+0x38c>
 800760e:	4659      	mov	r1, fp
 8007610:	2900      	cmp	r1, #0
 8007612:	f2c0 80d5 	blt.w	80077c0 <__kernel_rem_pio2+0x3d0>
 8007616:	a86a      	add	r0, sp, #424	; 0x1a8
 8007618:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
 800761c:	ed9f 7b38 	vldr	d7, [pc, #224]	; 8007700 <__kernel_rem_pio2+0x310>
 8007620:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 800771c <__kernel_rem_pio2+0x32c>
 8007624:	2400      	movs	r4, #0
 8007626:	ebab 0001 	sub.w	r0, fp, r1
 800762a:	e0be      	b.n	80077aa <__kernel_rem_pio2+0x3ba>
 800762c:	2602      	movs	r6, #2
 800762e:	e787      	b.n	8007540 <__kernel_rem_pio2+0x150>
 8007630:	f8db 2000 	ldr.w	r2, [fp]
 8007634:	b958      	cbnz	r0, 800764e <__kernel_rem_pio2+0x25e>
 8007636:	b122      	cbz	r2, 8007642 <__kernel_rem_pio2+0x252>
 8007638:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 800763c:	f8cb 2000 	str.w	r2, [fp]
 8007640:	2201      	movs	r2, #1
 8007642:	f10c 0c01 	add.w	ip, ip, #1
 8007646:	f10b 0b04 	add.w	fp, fp, #4
 800764a:	4610      	mov	r0, r2
 800764c:	e77f      	b.n	800754e <__kernel_rem_pio2+0x15e>
 800764e:	ebae 0202 	sub.w	r2, lr, r2
 8007652:	f8cb 2000 	str.w	r2, [fp]
 8007656:	4602      	mov	r2, r0
 8007658:	e7f3      	b.n	8007642 <__kernel_rem_pio2+0x252>
 800765a:	f105 3cff 	add.w	ip, r5, #4294967295
 800765e:	ab06      	add	r3, sp, #24
 8007660:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8007664:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8007668:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 800766c:	e778      	b.n	8007560 <__kernel_rem_pio2+0x170>
 800766e:	f105 3cff 	add.w	ip, r5, #4294967295
 8007672:	ab06      	add	r3, sp, #24
 8007674:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8007678:	f3c2 0215 	ubfx	r2, r2, #0, #22
 800767c:	e7f4      	b.n	8007668 <__kernel_rem_pio2+0x278>
 800767e:	ab06      	add	r3, sp, #24
 8007680:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007684:	3801      	subs	r0, #1
 8007686:	431a      	orrs	r2, r3
 8007688:	e7a4      	b.n	80075d4 <__kernel_rem_pio2+0x1e4>
 800768a:	f10c 0c01 	add.w	ip, ip, #1
 800768e:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8007692:	2800      	cmp	r0, #0
 8007694:	d0f9      	beq.n	800768a <__kernel_rem_pio2+0x29a>
 8007696:	9b04      	ldr	r3, [sp, #16]
 8007698:	f503 7312 	add.w	r3, r3, #584	; 0x248
 800769c:	eb0d 0203 	add.w	r2, sp, r3
 80076a0:	9b01      	ldr	r3, [sp, #4]
 80076a2:	18e8      	adds	r0, r5, r3
 80076a4:	ab1a      	add	r3, sp, #104	; 0x68
 80076a6:	1c6e      	adds	r6, r5, #1
 80076a8:	3a98      	subs	r2, #152	; 0x98
 80076aa:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80076ae:	4465      	add	r5, ip
 80076b0:	42b5      	cmp	r5, r6
 80076b2:	f6ff af05 	blt.w	80074c0 <__kernel_rem_pio2+0xd0>
 80076b6:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
 80076ba:	f8dd e008 	ldr.w	lr, [sp, #8]
 80076be:	ee07 3a90 	vmov	s15, r3
 80076c2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80076c6:	f04f 0c00 	mov.w	ip, #0
 80076ca:	eca0 7b02 	vstmia	r0!, {d7}
 80076ce:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8007700 <__kernel_rem_pio2+0x310>
 80076d2:	4680      	mov	r8, r0
 80076d4:	458c      	cmp	ip, r1
 80076d6:	dd07      	ble.n	80076e8 <__kernel_rem_pio2+0x2f8>
 80076d8:	eca2 7b02 	vstmia	r2!, {d7}
 80076dc:	3601      	adds	r6, #1
 80076de:	e7e7      	b.n	80076b0 <__kernel_rem_pio2+0x2c0>
 80076e0:	9a03      	ldr	r2, [sp, #12]
 80076e2:	f04f 0c01 	mov.w	ip, #1
 80076e6:	e7d2      	b.n	800768e <__kernel_rem_pio2+0x29e>
 80076e8:	ecbe 5b02 	vldmia	lr!, {d5}
 80076ec:	ed38 6b02 	vldmdb	r8!, {d6}
 80076f0:	f10c 0c01 	add.w	ip, ip, #1
 80076f4:	eea5 7b06 	vfma.f64	d7, d5, d6
 80076f8:	e7ec      	b.n	80076d4 <__kernel_rem_pio2+0x2e4>
 80076fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80076fe:	e76e      	b.n	80075de <__kernel_rem_pio2+0x1ee>
	...
 800770c:	3e700000 	.word	0x3e700000
 8007710:	00000000 	.word	0x00000000
 8007714:	41700000 	.word	0x41700000
 8007718:	08008d28 	.word	0x08008d28
 800771c:	08008ce8 	.word	0x08008ce8
 8007720:	4260      	negs	r0, r4
 8007722:	eeb0 0b48 	vmov.f64	d0, d8
 8007726:	f000 f9d3 	bl	8007ad0 <scalbn>
 800772a:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8007908 <__kernel_rem_pio2+0x518>
 800772e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8007732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007736:	db18      	blt.n	800776a <__kernel_rem_pio2+0x37a>
 8007738:	ed9f 7b75 	vldr	d7, [pc, #468]	; 8007910 <__kernel_rem_pio2+0x520>
 800773c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8007740:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8007744:	aa06      	add	r2, sp, #24
 8007746:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800774a:	eea5 0b46 	vfms.f64	d0, d5, d6
 800774e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8007752:	f105 0b01 	add.w	fp, r5, #1
 8007756:	ee10 3a10 	vmov	r3, s0
 800775a:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800775e:	ee17 3a10 	vmov	r3, s14
 8007762:	3418      	adds	r4, #24
 8007764:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 8007768:	e740      	b.n	80075ec <__kernel_rem_pio2+0x1fc>
 800776a:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800776e:	aa06      	add	r2, sp, #24
 8007770:	ee10 3a10 	vmov	r3, s0
 8007774:	46ab      	mov	fp, r5
 8007776:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800777a:	e737      	b.n	80075ec <__kernel_rem_pio2+0x1fc>
 800777c:	ac06      	add	r4, sp, #24
 800777e:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 8007782:	9401      	str	r4, [sp, #4]
 8007784:	ee07 4a90 	vmov	s15, r4
 8007788:	3901      	subs	r1, #1
 800778a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800778e:	ee27 7b00 	vmul.f64	d7, d7, d0
 8007792:	ee20 0b06 	vmul.f64	d0, d0, d6
 8007796:	ed20 7b02 	vstmdb	r0!, {d7}
 800779a:	e735      	b.n	8007608 <__kernel_rem_pio2+0x218>
 800779c:	ecbc 5b02 	vldmia	ip!, {d5}
 80077a0:	ecb5 6b02 	vldmia	r5!, {d6}
 80077a4:	3401      	adds	r4, #1
 80077a6:	eea5 7b06 	vfma.f64	d7, d5, d6
 80077aa:	454c      	cmp	r4, r9
 80077ac:	dc01      	bgt.n	80077b2 <__kernel_rem_pio2+0x3c2>
 80077ae:	4284      	cmp	r4, r0
 80077b0:	ddf4      	ble.n	800779c <__kernel_rem_pio2+0x3ac>
 80077b2:	ac42      	add	r4, sp, #264	; 0x108
 80077b4:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 80077b8:	ed80 7b00 	vstr	d7, [r0]
 80077bc:	3901      	subs	r1, #1
 80077be:	e727      	b.n	8007610 <__kernel_rem_pio2+0x220>
 80077c0:	99a2      	ldr	r1, [sp, #648]	; 0x288
 80077c2:	2902      	cmp	r1, #2
 80077c4:	dc0a      	bgt.n	80077dc <__kernel_rem_pio2+0x3ec>
 80077c6:	2900      	cmp	r1, #0
 80077c8:	dc2c      	bgt.n	8007824 <__kernel_rem_pio2+0x434>
 80077ca:	d045      	beq.n	8007858 <__kernel_rem_pio2+0x468>
 80077cc:	f008 0007 	and.w	r0, r8, #7
 80077d0:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 80077d4:	ecbd 8b06 	vpop	{d8-d10}
 80077d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077dc:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 80077de:	2a03      	cmp	r2, #3
 80077e0:	d1f4      	bne.n	80077cc <__kernel_rem_pio2+0x3dc>
 80077e2:	aa42      	add	r2, sp, #264	; 0x108
 80077e4:	4413      	add	r3, r2
 80077e6:	461a      	mov	r2, r3
 80077e8:	4619      	mov	r1, r3
 80077ea:	4658      	mov	r0, fp
 80077ec:	2800      	cmp	r0, #0
 80077ee:	f1a1 0108 	sub.w	r1, r1, #8
 80077f2:	dc54      	bgt.n	800789e <__kernel_rem_pio2+0x4ae>
 80077f4:	4659      	mov	r1, fp
 80077f6:	2901      	cmp	r1, #1
 80077f8:	f1a2 0208 	sub.w	r2, r2, #8
 80077fc:	dc5f      	bgt.n	80078be <__kernel_rem_pio2+0x4ce>
 80077fe:	ed9f 7b46 	vldr	d7, [pc, #280]	; 8007918 <__kernel_rem_pio2+0x528>
 8007802:	3308      	adds	r3, #8
 8007804:	f1bb 0f01 	cmp.w	fp, #1
 8007808:	dc69      	bgt.n	80078de <__kernel_rem_pio2+0x4ee>
 800780a:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 800780e:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 8007812:	2e00      	cmp	r6, #0
 8007814:	d16a      	bne.n	80078ec <__kernel_rem_pio2+0x4fc>
 8007816:	ed87 5b00 	vstr	d5, [r7]
 800781a:	ed87 6b02 	vstr	d6, [r7, #8]
 800781e:	ed87 7b04 	vstr	d7, [r7, #16]
 8007822:	e7d3      	b.n	80077cc <__kernel_rem_pio2+0x3dc>
 8007824:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8007918 <__kernel_rem_pio2+0x528>
 8007828:	ab42      	add	r3, sp, #264	; 0x108
 800782a:	441a      	add	r2, r3
 800782c:	465b      	mov	r3, fp
 800782e:	2b00      	cmp	r3, #0
 8007830:	da26      	bge.n	8007880 <__kernel_rem_pio2+0x490>
 8007832:	b35e      	cbz	r6, 800788c <__kernel_rem_pio2+0x49c>
 8007834:	eeb1 7b46 	vneg.f64	d7, d6
 8007838:	ed87 7b00 	vstr	d7, [r7]
 800783c:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8007840:	aa44      	add	r2, sp, #272	; 0x110
 8007842:	2301      	movs	r3, #1
 8007844:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007848:	459b      	cmp	fp, r3
 800784a:	da22      	bge.n	8007892 <__kernel_rem_pio2+0x4a2>
 800784c:	b10e      	cbz	r6, 8007852 <__kernel_rem_pio2+0x462>
 800784e:	eeb1 7b47 	vneg.f64	d7, d7
 8007852:	ed87 7b02 	vstr	d7, [r7, #8]
 8007856:	e7b9      	b.n	80077cc <__kernel_rem_pio2+0x3dc>
 8007858:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8007918 <__kernel_rem_pio2+0x528>
 800785c:	ab42      	add	r3, sp, #264	; 0x108
 800785e:	441a      	add	r2, r3
 8007860:	f1bb 0f00 	cmp.w	fp, #0
 8007864:	da05      	bge.n	8007872 <__kernel_rem_pio2+0x482>
 8007866:	b10e      	cbz	r6, 800786c <__kernel_rem_pio2+0x47c>
 8007868:	eeb1 7b47 	vneg.f64	d7, d7
 800786c:	ed87 7b00 	vstr	d7, [r7]
 8007870:	e7ac      	b.n	80077cc <__kernel_rem_pio2+0x3dc>
 8007872:	ed32 6b02 	vldmdb	r2!, {d6}
 8007876:	f10b 3bff 	add.w	fp, fp, #4294967295
 800787a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800787e:	e7ef      	b.n	8007860 <__kernel_rem_pio2+0x470>
 8007880:	ed32 7b02 	vldmdb	r2!, {d7}
 8007884:	3b01      	subs	r3, #1
 8007886:	ee36 6b07 	vadd.f64	d6, d6, d7
 800788a:	e7d0      	b.n	800782e <__kernel_rem_pio2+0x43e>
 800788c:	eeb0 7b46 	vmov.f64	d7, d6
 8007890:	e7d2      	b.n	8007838 <__kernel_rem_pio2+0x448>
 8007892:	ecb2 6b02 	vldmia	r2!, {d6}
 8007896:	3301      	adds	r3, #1
 8007898:	ee37 7b06 	vadd.f64	d7, d7, d6
 800789c:	e7d4      	b.n	8007848 <__kernel_rem_pio2+0x458>
 800789e:	ed91 7b00 	vldr	d7, [r1]
 80078a2:	ed91 5b02 	vldr	d5, [r1, #8]
 80078a6:	3801      	subs	r0, #1
 80078a8:	ee37 6b05 	vadd.f64	d6, d7, d5
 80078ac:	ee37 7b46 	vsub.f64	d7, d7, d6
 80078b0:	ed81 6b00 	vstr	d6, [r1]
 80078b4:	ee37 7b05 	vadd.f64	d7, d7, d5
 80078b8:	ed81 7b02 	vstr	d7, [r1, #8]
 80078bc:	e796      	b.n	80077ec <__kernel_rem_pio2+0x3fc>
 80078be:	ed92 7b00 	vldr	d7, [r2]
 80078c2:	ed92 5b02 	vldr	d5, [r2, #8]
 80078c6:	3901      	subs	r1, #1
 80078c8:	ee37 6b05 	vadd.f64	d6, d7, d5
 80078cc:	ee37 7b46 	vsub.f64	d7, d7, d6
 80078d0:	ed82 6b00 	vstr	d6, [r2]
 80078d4:	ee37 7b05 	vadd.f64	d7, d7, d5
 80078d8:	ed82 7b02 	vstr	d7, [r2, #8]
 80078dc:	e78b      	b.n	80077f6 <__kernel_rem_pio2+0x406>
 80078de:	ed33 6b02 	vldmdb	r3!, {d6}
 80078e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80078e6:	ee37 7b06 	vadd.f64	d7, d7, d6
 80078ea:	e78b      	b.n	8007804 <__kernel_rem_pio2+0x414>
 80078ec:	eeb1 5b45 	vneg.f64	d5, d5
 80078f0:	eeb1 6b46 	vneg.f64	d6, d6
 80078f4:	ed87 5b00 	vstr	d5, [r7]
 80078f8:	eeb1 7b47 	vneg.f64	d7, d7
 80078fc:	ed87 6b02 	vstr	d6, [r7, #8]
 8007900:	e78d      	b.n	800781e <__kernel_rem_pio2+0x42e>
 8007902:	bf00      	nop
 8007904:	f3af 8000 	nop.w
 8007908:	00000000 	.word	0x00000000
 800790c:	41700000 	.word	0x41700000
 8007910:	00000000 	.word	0x00000000
 8007914:	3e700000 	.word	0x3e700000
	...

08007920 <__kernel_sin>:
 8007920:	ee10 3a90 	vmov	r3, s1
 8007924:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007928:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800792c:	da04      	bge.n	8007938 <__kernel_sin+0x18>
 800792e:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8007932:	ee17 3a90 	vmov	r3, s15
 8007936:	b35b      	cbz	r3, 8007990 <__kernel_sin+0x70>
 8007938:	ee20 6b00 	vmul.f64	d6, d0, d0
 800793c:	ee20 5b06 	vmul.f64	d5, d0, d6
 8007940:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8007998 <__kernel_sin+0x78>
 8007944:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80079a0 <__kernel_sin+0x80>
 8007948:	eea6 4b07 	vfma.f64	d4, d6, d7
 800794c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80079a8 <__kernel_sin+0x88>
 8007950:	eea4 7b06 	vfma.f64	d7, d4, d6
 8007954:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80079b0 <__kernel_sin+0x90>
 8007958:	eea7 4b06 	vfma.f64	d4, d7, d6
 800795c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80079b8 <__kernel_sin+0x98>
 8007960:	eea4 7b06 	vfma.f64	d7, d4, d6
 8007964:	b930      	cbnz	r0, 8007974 <__kernel_sin+0x54>
 8007966:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80079c0 <__kernel_sin+0xa0>
 800796a:	eea6 4b07 	vfma.f64	d4, d6, d7
 800796e:	eea4 0b05 	vfma.f64	d0, d4, d5
 8007972:	4770      	bx	lr
 8007974:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8007978:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 800797c:	eea1 7b04 	vfma.f64	d7, d1, d4
 8007980:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8007984:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80079c8 <__kernel_sin+0xa8>
 8007988:	eea5 1b07 	vfma.f64	d1, d5, d7
 800798c:	ee30 0b41 	vsub.f64	d0, d0, d1
 8007990:	4770      	bx	lr
 8007992:	bf00      	nop
 8007994:	f3af 8000 	nop.w
 8007998:	5acfd57c 	.word	0x5acfd57c
 800799c:	3de5d93a 	.word	0x3de5d93a
 80079a0:	8a2b9ceb 	.word	0x8a2b9ceb
 80079a4:	be5ae5e6 	.word	0xbe5ae5e6
 80079a8:	57b1fe7d 	.word	0x57b1fe7d
 80079ac:	3ec71de3 	.word	0x3ec71de3
 80079b0:	19c161d5 	.word	0x19c161d5
 80079b4:	bf2a01a0 	.word	0xbf2a01a0
 80079b8:	1110f8a6 	.word	0x1110f8a6
 80079bc:	3f811111 	.word	0x3f811111
 80079c0:	55555549 	.word	0x55555549
 80079c4:	bfc55555 	.word	0xbfc55555
 80079c8:	55555549 	.word	0x55555549
 80079cc:	3fc55555 	.word	0x3fc55555

080079d0 <fabs>:
 80079d0:	ec51 0b10 	vmov	r0, r1, d0
 80079d4:	ee10 2a10 	vmov	r2, s0
 80079d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80079dc:	ec43 2b10 	vmov	d0, r2, r3
 80079e0:	4770      	bx	lr
 80079e2:	0000      	movs	r0, r0
 80079e4:	0000      	movs	r0, r0
	...

080079e8 <floor>:
 80079e8:	ee10 1a90 	vmov	r1, s1
 80079ec:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80079f0:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 80079f4:	2b13      	cmp	r3, #19
 80079f6:	b530      	push	{r4, r5, lr}
 80079f8:	ee10 0a10 	vmov	r0, s0
 80079fc:	ee10 5a10 	vmov	r5, s0
 8007a00:	dc31      	bgt.n	8007a66 <floor+0x7e>
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	da15      	bge.n	8007a32 <floor+0x4a>
 8007a06:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8007ac0 <floor+0xd8>
 8007a0a:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007a0e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a16:	dd07      	ble.n	8007a28 <floor+0x40>
 8007a18:	2900      	cmp	r1, #0
 8007a1a:	da4e      	bge.n	8007aba <floor+0xd2>
 8007a1c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007a20:	4318      	orrs	r0, r3
 8007a22:	d001      	beq.n	8007a28 <floor+0x40>
 8007a24:	4928      	ldr	r1, [pc, #160]	; (8007ac8 <floor+0xe0>)
 8007a26:	2000      	movs	r0, #0
 8007a28:	460b      	mov	r3, r1
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	ec43 2b10 	vmov	d0, r2, r3
 8007a30:	e020      	b.n	8007a74 <floor+0x8c>
 8007a32:	4a26      	ldr	r2, [pc, #152]	; (8007acc <floor+0xe4>)
 8007a34:	411a      	asrs	r2, r3
 8007a36:	ea01 0402 	and.w	r4, r1, r2
 8007a3a:	4304      	orrs	r4, r0
 8007a3c:	d01a      	beq.n	8007a74 <floor+0x8c>
 8007a3e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8007ac0 <floor+0xd8>
 8007a42:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007a46:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a4e:	ddeb      	ble.n	8007a28 <floor+0x40>
 8007a50:	2900      	cmp	r1, #0
 8007a52:	bfbe      	ittt	lt
 8007a54:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8007a58:	fa40 f303 	asrlt.w	r3, r0, r3
 8007a5c:	18c9      	addlt	r1, r1, r3
 8007a5e:	ea21 0102 	bic.w	r1, r1, r2
 8007a62:	2000      	movs	r0, #0
 8007a64:	e7e0      	b.n	8007a28 <floor+0x40>
 8007a66:	2b33      	cmp	r3, #51	; 0x33
 8007a68:	dd05      	ble.n	8007a76 <floor+0x8e>
 8007a6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a6e:	d101      	bne.n	8007a74 <floor+0x8c>
 8007a70:	ee30 0b00 	vadd.f64	d0, d0, d0
 8007a74:	bd30      	pop	{r4, r5, pc}
 8007a76:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8007a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8007a7e:	40e2      	lsrs	r2, r4
 8007a80:	4202      	tst	r2, r0
 8007a82:	d0f7      	beq.n	8007a74 <floor+0x8c>
 8007a84:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8007ac0 <floor+0xd8>
 8007a88:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007a8c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a94:	ddc8      	ble.n	8007a28 <floor+0x40>
 8007a96:	2900      	cmp	r1, #0
 8007a98:	da02      	bge.n	8007aa0 <floor+0xb8>
 8007a9a:	2b14      	cmp	r3, #20
 8007a9c:	d103      	bne.n	8007aa6 <floor+0xbe>
 8007a9e:	3101      	adds	r1, #1
 8007aa0:	ea20 0002 	bic.w	r0, r0, r2
 8007aa4:	e7c0      	b.n	8007a28 <floor+0x40>
 8007aa6:	2401      	movs	r4, #1
 8007aa8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8007aac:	fa04 f303 	lsl.w	r3, r4, r3
 8007ab0:	4418      	add	r0, r3
 8007ab2:	42a8      	cmp	r0, r5
 8007ab4:	bf38      	it	cc
 8007ab6:	1909      	addcc	r1, r1, r4
 8007ab8:	e7f2      	b.n	8007aa0 <floor+0xb8>
 8007aba:	2000      	movs	r0, #0
 8007abc:	4601      	mov	r1, r0
 8007abe:	e7b3      	b.n	8007a28 <floor+0x40>
 8007ac0:	8800759c 	.word	0x8800759c
 8007ac4:	7e37e43c 	.word	0x7e37e43c
 8007ac8:	bff00000 	.word	0xbff00000
 8007acc:	000fffff 	.word	0x000fffff

08007ad0 <scalbn>:
 8007ad0:	ee10 1a90 	vmov	r1, s1
 8007ad4:	b510      	push	{r4, lr}
 8007ad6:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8007ada:	b98c      	cbnz	r4, 8007b00 <scalbn+0x30>
 8007adc:	ee10 3a10 	vmov	r3, s0
 8007ae0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007ae4:	430b      	orrs	r3, r1
 8007ae6:	d011      	beq.n	8007b0c <scalbn+0x3c>
 8007ae8:	ed9f 7b31 	vldr	d7, [pc, #196]	; 8007bb0 <scalbn+0xe0>
 8007aec:	4b3c      	ldr	r3, [pc, #240]	; (8007be0 <scalbn+0x110>)
 8007aee:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007af2:	4298      	cmp	r0, r3
 8007af4:	da0b      	bge.n	8007b0e <scalbn+0x3e>
 8007af6:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8007bb8 <scalbn+0xe8>
 8007afa:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007afe:	e005      	b.n	8007b0c <scalbn+0x3c>
 8007b00:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8007b04:	429c      	cmp	r4, r3
 8007b06:	d107      	bne.n	8007b18 <scalbn+0x48>
 8007b08:	ee30 0b00 	vadd.f64	d0, d0, d0
 8007b0c:	bd10      	pop	{r4, pc}
 8007b0e:	ee10 1a90 	vmov	r1, s1
 8007b12:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8007b16:	3c36      	subs	r4, #54	; 0x36
 8007b18:	4404      	add	r4, r0
 8007b1a:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8007b1e:	429c      	cmp	r4, r3
 8007b20:	dd0d      	ble.n	8007b3e <scalbn+0x6e>
 8007b22:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8007bc0 <scalbn+0xf0>
 8007b26:	ed9f 5b28 	vldr	d5, [pc, #160]	; 8007bc8 <scalbn+0xf8>
 8007b2a:	eeb0 6b47 	vmov.f64	d6, d7
 8007b2e:	ee10 3a90 	vmov	r3, s1
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	fe27 7b05 	vselge.f64	d7, d7, d5
 8007b38:	ee27 0b06 	vmul.f64	d0, d7, d6
 8007b3c:	e7e6      	b.n	8007b0c <scalbn+0x3c>
 8007b3e:	2c00      	cmp	r4, #0
 8007b40:	dd0a      	ble.n	8007b58 <scalbn+0x88>
 8007b42:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8007b46:	ec53 2b10 	vmov	r2, r3, d0
 8007b4a:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8007b4e:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8007b52:	ec43 2b10 	vmov	d0, r2, r3
 8007b56:	e7d9      	b.n	8007b0c <scalbn+0x3c>
 8007b58:	f114 0f35 	cmn.w	r4, #53	; 0x35
 8007b5c:	da19      	bge.n	8007b92 <scalbn+0xc2>
 8007b5e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007b62:	4298      	cmp	r0, r3
 8007b64:	ee10 3a90 	vmov	r3, s1
 8007b68:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007b6c:	dd09      	ble.n	8007b82 <scalbn+0xb2>
 8007b6e:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8007bc0 <scalbn+0xf0>
 8007b72:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8007bc8 <scalbn+0xf8>
 8007b76:	eeb0 7b40 	vmov.f64	d7, d0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	fe00 0b06 	vseleq.f64	d0, d0, d6
 8007b80:	e7bb      	b.n	8007afa <scalbn+0x2a>
 8007b82:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8007bb8 <scalbn+0xe8>
 8007b86:	ed9f 6b12 	vldr	d6, [pc, #72]	; 8007bd0 <scalbn+0x100>
 8007b8a:	eeb0 7b40 	vmov.f64	d7, d0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	e7f4      	b.n	8007b7c <scalbn+0xac>
 8007b92:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8007b96:	ec53 2b10 	vmov	r2, r3, d0
 8007b9a:	3436      	adds	r4, #54	; 0x36
 8007b9c:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8007ba0:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8007ba4:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8007bd8 <scalbn+0x108>
 8007ba8:	ec43 2b10 	vmov	d0, r2, r3
 8007bac:	e7a5      	b.n	8007afa <scalbn+0x2a>
 8007bae:	bf00      	nop
 8007bb0:	00000000 	.word	0x00000000
 8007bb4:	43500000 	.word	0x43500000
 8007bb8:	c2f8f359 	.word	0xc2f8f359
 8007bbc:	01a56e1f 	.word	0x01a56e1f
 8007bc0:	8800759c 	.word	0x8800759c
 8007bc4:	7e37e43c 	.word	0x7e37e43c
 8007bc8:	8800759c 	.word	0x8800759c
 8007bcc:	fe37e43c 	.word	0xfe37e43c
 8007bd0:	c2f8f359 	.word	0xc2f8f359
 8007bd4:	81a56e1f 	.word	0x81a56e1f
 8007bd8:	00000000 	.word	0x00000000
 8007bdc:	3c900000 	.word	0x3c900000
 8007be0:	ffff3cb0 	.word	0xffff3cb0

08007be4 <_close>:
 8007be4:	4b02      	ldr	r3, [pc, #8]	; (8007bf0 <_close+0xc>)
 8007be6:	2258      	movs	r2, #88	; 0x58
 8007be8:	601a      	str	r2, [r3, #0]
 8007bea:	f04f 30ff 	mov.w	r0, #4294967295
 8007bee:	4770      	bx	lr
 8007bf0:	2003f1a0 	.word	0x2003f1a0

08007bf4 <_fstat>:
 8007bf4:	4b02      	ldr	r3, [pc, #8]	; (8007c00 <_fstat+0xc>)
 8007bf6:	2258      	movs	r2, #88	; 0x58
 8007bf8:	601a      	str	r2, [r3, #0]
 8007bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8007bfe:	4770      	bx	lr
 8007c00:	2003f1a0 	.word	0x2003f1a0

08007c04 <_getpid>:
 8007c04:	4b02      	ldr	r3, [pc, #8]	; (8007c10 <_getpid+0xc>)
 8007c06:	2258      	movs	r2, #88	; 0x58
 8007c08:	601a      	str	r2, [r3, #0]
 8007c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c0e:	4770      	bx	lr
 8007c10:	2003f1a0 	.word	0x2003f1a0

08007c14 <_isatty>:
 8007c14:	4b02      	ldr	r3, [pc, #8]	; (8007c20 <_isatty+0xc>)
 8007c16:	2258      	movs	r2, #88	; 0x58
 8007c18:	601a      	str	r2, [r3, #0]
 8007c1a:	2000      	movs	r0, #0
 8007c1c:	4770      	bx	lr
 8007c1e:	bf00      	nop
 8007c20:	2003f1a0 	.word	0x2003f1a0

08007c24 <_kill>:
 8007c24:	4b02      	ldr	r3, [pc, #8]	; (8007c30 <_kill+0xc>)
 8007c26:	2258      	movs	r2, #88	; 0x58
 8007c28:	601a      	str	r2, [r3, #0]
 8007c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c2e:	4770      	bx	lr
 8007c30:	2003f1a0 	.word	0x2003f1a0

08007c34 <_lseek>:
 8007c34:	4b02      	ldr	r3, [pc, #8]	; (8007c40 <_lseek+0xc>)
 8007c36:	2258      	movs	r2, #88	; 0x58
 8007c38:	601a      	str	r2, [r3, #0]
 8007c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c3e:	4770      	bx	lr
 8007c40:	2003f1a0 	.word	0x2003f1a0

08007c44 <_read>:
 8007c44:	4b02      	ldr	r3, [pc, #8]	; (8007c50 <_read+0xc>)
 8007c46:	2258      	movs	r2, #88	; 0x58
 8007c48:	601a      	str	r2, [r3, #0]
 8007c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c4e:	4770      	bx	lr
 8007c50:	2003f1a0 	.word	0x2003f1a0

08007c54 <_sbrk>:
 8007c54:	4a04      	ldr	r2, [pc, #16]	; (8007c68 <_sbrk+0x14>)
 8007c56:	6811      	ldr	r1, [r2, #0]
 8007c58:	4603      	mov	r3, r0
 8007c5a:	b909      	cbnz	r1, 8007c60 <_sbrk+0xc>
 8007c5c:	4903      	ldr	r1, [pc, #12]	; (8007c6c <_sbrk+0x18>)
 8007c5e:	6011      	str	r1, [r2, #0]
 8007c60:	6810      	ldr	r0, [r2, #0]
 8007c62:	4403      	add	r3, r0
 8007c64:	6013      	str	r3, [r2, #0]
 8007c66:	4770      	bx	lr
 8007c68:	2003f1a8 	.word	0x2003f1a8
 8007c6c:	2003f1ac 	.word	0x2003f1ac

08007c70 <_write>:
 8007c70:	4b02      	ldr	r3, [pc, #8]	; (8007c7c <_write+0xc>)
 8007c72:	2258      	movs	r2, #88	; 0x58
 8007c74:	601a      	str	r2, [r3, #0]
 8007c76:	f04f 30ff 	mov.w	r0, #4294967295
 8007c7a:	4770      	bx	lr
 8007c7c:	2003f1a0 	.word	0x2003f1a0

08007c80 <_exit>:
 8007c80:	e7fe      	b.n	8007c80 <_exit>
	...

08007c84 <_init>:
 8007c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c86:	bf00      	nop
 8007c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c8a:	bc08      	pop	{r3}
 8007c8c:	469e      	mov	lr, r3
 8007c8e:	4770      	bx	lr

08007c90 <_fini>:
 8007c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c92:	bf00      	nop
 8007c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c96:	bc08      	pop	{r3}
 8007c98:	469e      	mov	lr, r3
 8007c9a:	4770      	bx	lr
