#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu May 26 11:27:53 2016
# Process ID: 6296
# Current directory: F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1
# Command line: vivado.exe -log embv_p1300c_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source embv_p1300c_wrapper.tcl
# Log file: F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/embv_p1300c_wrapper.vds
# Journal file: F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source embv_p1300c_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Avnet/hdl/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 340.371 ; gain = 130.613
================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.4
  Build 1412921 on Wed Nov 18 09:58:55 AM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [HLS-10] Running 'C:/Xilinx/Vivado_HLS/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'Yasura' on host 'yasuralaptop' (Windows NT_amd64 version 6.2) on Thu May 26 11:28:53 +0530 2016
            in directory 'F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1'
@I [HLS-10] Creating and opening project 'F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/embv_p1300c_v_tpg_0_0'.
@I [HLS-10] Adding design file 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg_config.h' to the project
@I [HLS-10] Adding design file 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp' to the project
@I [HLS-10] Adding design file 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.h' to the project
@I [HLS-10] Adding design file 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
@I [HLS-10] Creating and opening solution 'F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/embv_p1300c_v_tpg_0_0/prj'.
@I [HLS-10] Setting target device to 'xc7z020clg400-1'
@I [SYN-201] Setting up clock 'ap_clk' with a period of 7ns.
@I [HLS-10] Analyzing design file 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp' ... 
In file included from f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:7:
In file included from f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.h:4:
In file included from C:/Xilinx/Vivado_HLS/2015.4/include\hls_video.h:48:
In file included from C:/Xilinx/Vivado_HLS/2015.4/include/hls/hls_axi_io.h:39:
C:/Xilinx/Vivado_HLS/2015.4/include\ap_axi_sdata.h:86:9: warning: 'AP_INT_MAX_W' macro redefined
#define AP_INT_MAX_W 4096
        ^
C:/Xilinx/Vivado_HLS/2015.4/include\etc/ap_private.h:92:9: note: previous definition is here
#define AP_INT_MAX_W 1024
        ^
1 warning generated.
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:674: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternZonePlate'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalRamp'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalHorizontalRamp'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternTemporalRamp'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternSolidWhite'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternSolidRed'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternSolidGreen'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlue'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternRainbow'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternHorizontalRamp'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgBackground' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2.1' (f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:644) in function 'MultiPixStream2AXIvideo' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternZonePlate' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalRamp' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalHorizontalRamp' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternTemporalRamp' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidWhite' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidRed' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidGreen' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlue' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternRainbow' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely.
@I [XFORM-501] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternHorizontalRamp' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternColorBars' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.3' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.4' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.5' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.6' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.7' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.8' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.9' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.10' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.11' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.12' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.13' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.14' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.15' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.16' in function 'tpgBackground' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1' (C:/Xilinx/Vivado_HLS/2015.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2' (f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:668) in function 'MultiPixStream2AXIvideo' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2.1' (f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:670) in function 'MultiPixStream2AXIvideo' completely.
@I [XFORM-102] Partitioning array 'xCount.V.2' automatically.
@I [XFORM-102] Partitioning array 'xCount.V.1' automatically.
@I [XFORM-102] Partitioning array 'xCount.V' automatically.
@I [XFORM-102] Partitioning array 'xBar.V' automatically.
@I [XFORM-102] Partitioning array 'hBarSel.3' automatically.
@I [XFORM-102] Partitioning array 'hBarSel.2' automatically.
@I [XFORM-102] Partitioning array 'hBarSel' automatically.
@I [XFORM-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
@I [XFORM-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
@I [XFORM-101] Partitioning array 'pix.val.V' (f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:601) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'map.V' (f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:634) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
@W [XFORM-732] An internal stream 'bckgndYUV.V.val[0].V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@W [XFORM-732] An internal stream 'bckgndYUV.V.val[1].V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@W [XFORM-732] An internal stream 'bckgndYUV.V.val[2].V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@W [XFORM-732] An internal stream 'ovrlayYUV.V.val[0].V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@W [XFORM-732] An internal stream 'ovrlayYUV.V.val[1].V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@W [XFORM-732] An internal stream 'ovrlayYUV.V.val[2].V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@I [XFORM-712] Applying dataflow to function 'v_tpg', detected/extracted 3 process function(s):
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternZonePlate'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternVerticalHorizontalRamp'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidWhite'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidRed'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidGreen'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlue'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternRainbow'... converting 10 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternColorBars'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:638:7) to (f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:636:56) in function 'MultiPixStream2AXIvideo'... converting 4 basic blocks.
@I [XFORM-11] Balancing expressions in function 'tpgPatternRainbow'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'tpgPatternBox'...3 expression(s) balanced.
@W [XFORM-631] Renaming function 'tpgPatternVerticalHorizontalRamp' into tpgPatternVerticalHorizontalRa.
@W [SYN-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
@W [SYN-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
@I [HLS-111] Elapsed time: 87.238 seconds; current memory usage: 666 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'v_tpg' ...
@W [SYN-103] Legalizing function name 'v_tpg_reg<int>' to 'v_tpg_reg_int_s'.
@W [SYN-103] Legalizing function name 'v_tpg_reg<unsigned short>' to 'v_tpg_reg_unsigned_short_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPRBS' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPRBS'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.205 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPRBS' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.425 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternCheckerBoard' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternCheckerBoard'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.214 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternCheckerBoard' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.565 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternVerticalHorizontalRa' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternVerticalHorizontalRa'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.304 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternVerticalHorizontalRa' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.324 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternRainbow' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SYN-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp8', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:879)
   b  constant 32896
   c  'bitconcatenate' operation ('tmp_67', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:879)

@I [SYN-351] The following objects are mapped to a ternary adder tree.
   a  'mul' operation ('tmp_63', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:878)
   b  'mul' operation ('tmp_201_cast', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:878)
   c  constant -32640

@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternRainbow'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.252 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternRainbow' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.492 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternCrossHatch' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternCrossHatch'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.337 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternCrossHatch' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.597 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternTartanColorBars' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternTartanColorBars'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.336 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternTartanColorBars' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.552 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_reg_int_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_reg<int>'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.301 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_reg_int_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.251 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternZonePlate' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('tpgSinTableArray_load', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:935) on array 'tpgSinTableArray'
   b  constant 221
  DSP48 Expression: tmp_33_tr = 221 * tmp_15
@I [SYN-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_Delta'
   b  'call' operation ('tmp_2', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:929) to 'v_tpg_reg<int>'
   c  'add' operation ('tmp', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:933)
  DSP48 Expression: tmp_12 = tmp + Zplate_Hor_Control_Delta_read * tmp_20
@I [SYN-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_Start'
   b  wire read on port 'x'
   c  'select' operation ('zonePlateVAddr_new_1', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:920)
  DSP48 Expression: tmp = Zplate_Hor_Control_Start_read * x_read + zonePlateVAddr_new_1
@I [SYN-351] The following objects are mapped to a DSP48.
   a  constant -1
   b  wire read on port 'x'
   d  wire read on port 'x'
  DSP48 Expression: tmp_3 = (-1 + tmp_8_cast) * tmp_8
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternZonePlate'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@W [SCHED-21] Estimated clock period (8.77ns) exceeds the target (target clock period: 7ns, clock uncertainty: 0.875ns, effective delay budget: 6.13ns).
@W [SCHED-21] The critical path consists of the following:
	'call' operation ('tmp_2', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:929) to 'v_tpg_reg<int>' (0 ns)
	'mul' operation ('tmp_10', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:929) (3.36 ns)
	'add' operation ('tmp_12', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:933) (3.02 ns)
	'partselect' operation ('tmp_13', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:935) (0 ns)
	'getelementptr' operation ('tpgSinTableArray_addr', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:935) (0 ns)
	'load' operation ('tpgSinTableArray_load', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:935) on array 'tpgSinTableArray' (2.39 ns)
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.153 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternZonePlate' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.468 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternColorBars' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SYN-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_0_load', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:838) on static variable 'xBar_V_0'
   b  constant 1
   c  'partselect' operation ('barWidth.V', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:829)

@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternColorBars'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.344 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternColorBars' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.031 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternSolidWhite' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternSolidWhite'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.265 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternSolidWhite' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.332 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternSolidBlack' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternSolidBlack'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.146 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternSolidBlack' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.287 seconds; current memory usage: 666 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternSolidBlue' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternSolidBlue'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.144 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternSolidBlue' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.311 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternSolidGreen' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternSolidGreen'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.148 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternSolidGreen' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.578 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternSolidRed' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternSolidRed'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.148 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternSolidRed' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.326 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternTemporalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternTemporalRamp'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.151 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternTemporalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.551 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternVerticalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternVerticalRamp'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternVerticalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.293 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternHorizontalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternHorizontalRamp'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.245 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternHorizontalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.499 seconds; current memory usage: 667 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgBackground' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (8.77ns) of 'call' operation ('call_ret', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:366) to 'v_tpg_tpgPatternZonePlate' exceeds the target cycle time (target cycle time: 7ns, clock uncertainty: 0.875ns, effective cycle time: 6.13ns).
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 10.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@W [SCHED-21] Estimated clock period (8.77ns) exceeds the target (target clock period: 7ns, clock uncertainty: 0.875ns, effective delay budget: 6.13ns).
@W [SCHED-21] The critical path consists of the following:
	'call' operation ('call_ret', f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/src/v_tpg.cpp:366) to 'v_tpg_tpgPatternZonePlate' (8.77 ns)
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.23 seconds; current memory usage: 669 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgBackground' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.35 seconds; current memory usage: 669 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternCrossHair' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternCrossHair'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.51 seconds; current memory usage: 670 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternCrossHair' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.354 seconds; current memory usage: 670 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternBox' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternBox'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.526 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternBox' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.455 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgPatternMask' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_tpg_tpgPatternMask'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.292 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgPatternMask' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.433 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_tpgForeground' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.264 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_tpgForeground' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.484 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_reg_unsigned_short_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.272 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_reg_unsigned_short_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.694 seconds; current memory usage: 671 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg_MultiPixStream2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining loop 'Loop 2.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.197 seconds; current memory usage: 672 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg_MultiPixStream2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.813 seconds; current memory usage: 672 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_tpg' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.528 seconds; current memory usage: 672 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_tpg' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.807 seconds; current memory usage: 672 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPRBS' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'rSerie_V' is power-on initialization.
@W [RTGEN-101] Register 'gSerie_V' is power-on initialization.
@W [RTGEN-101] Register 'bSerie_V' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPRBS'.
@I [HLS-111] Elapsed time: 0.448 seconds; current memory usage: 673 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternCheckerBoard' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'vBarSel_1' is power-on initialization.
@W [RTGEN-101] Register 'yCount_V' is power-on initialization.
@W [RTGEN-101] Register 'hBarSel_2_0' is power-on initialization.
@W [RTGEN-101] Register 'xCount_V_0' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternCheckerBoard'.
@I [HLS-111] Elapsed time: 0.461 seconds; current memory usage: 674 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternVerticalHorizontalRa' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'hdata' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternVerticalHorizontalRa'.
@I [HLS-111] Elapsed time: 0.908 seconds; current memory usage: 674 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternRainbow' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'v_tpg_mul_8ns_6ns_14_2': 1 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mul_8ns_6s_14_2': 1 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mul_8ns_7s_15_2': 1 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mul_8ns_8ns_15_2': 1 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mul_8ns_8s_16_2': 2 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mul_8ns_9ns_16_2': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternRainbow'.
@I [HLS-111] Elapsed time: 0.472 seconds; current memory usage: 675 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternCrossHatch' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'yCount_V_3' is power-on initialization.
@W [RTGEN-101] Register 'vHatch' is power-on initialization.
@W [RTGEN-101] Register 'xCount_V_1_0' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternCrossHatch'.
@I [HLS-111] Elapsed time: 1.348 seconds; current memory usage: 675 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternTartanColorBars' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'vBarSel' is power-on initialization.
@W [RTGEN-101] Register 'yCount_V_2' is power-on initialization.
@W [RTGEN-101] Register 'hBarSel_3_0' is power-on initialization.
@W [RTGEN-101] Register 'xCount_V_2_0' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternTartanColorBars'.
@I [HLS-111] Elapsed time: 0.698 seconds; current memory usage: 675 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_reg_int_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_reg_int_s'.
@I [HLS-111] Elapsed time: 0.529 seconds; current memory usage: 676 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternZonePlate' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'guard_variable_for_tpgPatternZ_1' is power-on initialization.
@W [RTGEN-101] Register 'zonePlateVAddr' is power-on initialization.
@W [RTGEN-101] Register 'guard_variable_for_tpgPatternZ' is power-on initialization.
@W [RTGEN-101] Register 'zonePlateVDelta' is power-on initialization.
@I [RTGEN-100] Generating core module 'v_tpg_am_addmul_1s_16ns_16ns_32_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mac_muladd_16s_16s_16ns_16_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mac_muladd_16s_16s_16s_16_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'v_tpg_mul_mul_9ns_20s_27_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternZonePlate'.
@I [HLS-111] Elapsed time: 0.272 seconds; current memory usage: 676 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternColorBars' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'hBarSel_0' is power-on initialization.
@W [RTGEN-101] Register 'xBar_V_0' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternColorBars'.
@I [HLS-111] Elapsed time: 0.903 seconds; current memory usage: 677 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternSolidWhite' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternSolidWhite'.
@I [HLS-111] Elapsed time: 0.782 seconds; current memory usage: 677 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternSolidBlack' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternSolidBlack'.
@I [HLS-111] Elapsed time: 0.362 seconds; current memory usage: 678 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternSolidBlue' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternSolidBlue'.
@I [HLS-111] Elapsed time: 0.555 seconds; current memory usage: 678 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternSolidGreen' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternSolidGreen'.
@I [HLS-111] Elapsed time: 0.772 seconds; current memory usage: 678 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternSolidRed' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternSolidRed'.
@I [HLS-111] Elapsed time: 0.39 seconds; current memory usage: 678 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternTemporalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternTemporalRamp'.
@I [HLS-111] Elapsed time: 0.604 seconds; current memory usage: 678 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternVerticalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'rampVal_1' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternVerticalRamp'.
@I [HLS-111] Elapsed time: 0.54 seconds; current memory usage: 678 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternHorizontalRamp' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'rampVal' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternHorizontalRamp'.
@I [HLS-111] Elapsed time: 0.424 seconds; current memory usage: 679 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgBackground' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'rampStart' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgBackground'.
@I [HLS-111] Elapsed time: 1.005 seconds; current memory usage: 681 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternCrossHair' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternCrossHair'.
@I [HLS-111] Elapsed time: 0.853 seconds; current memory usage: 681 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternBox' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'boxHCoord' is power-on initialization.
@W [RTGEN-101] Register 'boxVCoord' is power-on initialization.
@W [RTGEN-101] Register 'hDir' is power-on initialization.
@W [RTGEN-101] Register 'vDir' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternBox'.
@I [HLS-111] Elapsed time: 0.435 seconds; current memory usage: 681 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgPatternMask' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgPatternMask'.
@I [HLS-111] Elapsed time: 0.55 seconds; current memory usage: 682 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_tpgForeground' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_tpgForeground'.
@I [HLS-111] Elapsed time: 0.374 seconds; current memory usage: 682 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_reg_unsigned_short_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_reg_unsigned_short_s'.
@I [HLS-111] Elapsed time: 0.501 seconds; current memory usage: 682 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg_MultiPixStream2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'v_tpg_mux_3to1_sel2_8_1': 3 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'v_tpg_MultiPixStream2AXIvideo'.
@I [HLS-111] Elapsed time: 0.31 seconds; current memory usage: 683 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_tpg' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
@W [RTGEN-101] No memory core is bound to array [p_str1805].
@I [RTGEN-100] Finished creating RTL model for 'v_tpg'.
@I [HLS-111] Elapsed time: 0.886 seconds; current memory usage: 683 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom' using distributed ROMs.
@I [RTMG-282] Generating pipelined core: 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8ns_15_2_MulnS_0'
@I [RTMG-282] Generating pipelined core: 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_9ns_16_2_MulnS_1'
@I [RTMG-282] Generating pipelined core: 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6ns_14_2_MulnS_2'
@I [RTMG-282] Generating pipelined core: 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_7s_15_2_MulnS_3'
@I [RTMG-282] Generating pipelined core: 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8s_16_2_MulnS_4'
@I [RTMG-282] Generating pipelined core: 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6s_14_2_MulnS_5'
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom' using block ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp_rom' using distributed ROMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'v_tpg' with prefix 'embv_p1300c_v_tpg_0_0_'.
@I [WVHDL-304] Generating RTL VHDL for 'v_tpg' with prefix 'embv_p1300c_v_tpg_0_0_'.
@I [WVLOG-307] Generating RTL Verilog for 'v_tpg' with prefix 'embv_p1300c_v_tpg_0_0_'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 26 11:31:22 2016...
@I [HLS-112] Total elapsed time: 178.583 seconds; peak memory usage: 683 MB.
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:03:41 . Memory (MB): peak = 340.371 ; gain = 0.000
Command: synth_design -top embv_p1300c_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:04:10 . Memory (MB): peak = 431.809 ; gain = 261.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_wrapper' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c_wrapper.vhd:57]
INFO: [Synth 8-3491] module 'embv_p1300c' declared at 'F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:4105' bound to instance 'embv_p1300c_i' of component 'embv_p1300c' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c_wrapper.vhd:101]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:4152]
INFO: [Synth 8-3491] module 'embv_p1300c_avnet_hdmi_out_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_avnet_hdmi_out_0_0/synth/embv_p1300c_avnet_hdmi_out_0_0.vhd:59' bound to instance 'avnet_hdmi_out_0' of component 'embv_p1300c_avnet_hdmi_out_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:5263]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_avnet_hdmi_out_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_avnet_hdmi_out_0_0/synth/embv_p1300c_avnet_hdmi_out_0_0.vhd:76]
INFO: [Synth 8-3491] module 'avnet_hdmi_out' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:72' bound to instance 'U0' of component 'avnet_hdmi_out' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_avnet_hdmi_out_0_0/synth/embv_p1300c_avnet_hdmi_out_0_0.vhd:114]
INFO: [Synth 8-638] synthesizing module 'avnet_hdmi_out' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:159]
INFO: [Synth 8-3491] module 'adv7511_embed_syncs' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/adv7511_embed_syncs.vhd:40' bound to instance 'embed_syncs_l' of component 'adv7511_embed_syncs' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:202]
INFO: [Synth 8-638] synthesizing module 'adv7511_embed_syncs' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/adv7511_embed_syncs.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'vblank_d_reg' and it is trimmed from '6' to '5' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/adv7511_embed_syncs.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'adv7511_embed_syncs' (1#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/adv7511_embed_syncs.vhd:55]
INFO: [Synth 8-113] binding component instance 'ODDR_hdmio_clk_o' to cell 'ODDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:324]
INFO: [Synth 8-113] binding component instance 'ODDR_hdmio_clk_t' to cell 'ODDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:338]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_spdif' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:360]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_clk' to cell 'OBUFT' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'avnet_hdmi_out' (2#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/avnet_hdmi_out.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_avnet_hdmi_out_0_0' (3#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_avnet_hdmi_out_0_0/synth/embv_p1300c_avnet_hdmi_out_0_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_axi_mem_intercon_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:2054]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1URISJX' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:100]
INFO: [Synth 8-3491] module 'embv_p1300c_auto_pc_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_auto_pc_0/synth/embv_p1300c_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'embv_p1300c_auto_pc_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:343]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_auto_pc_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_auto_pc_0/synth/embv_p1300c_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' (4#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (5#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (5#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (6#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5403]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem' (7#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory' (8#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (9#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'compare' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare' (10#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (11#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (12#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (13#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (14#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (15#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (16#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (17#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (18#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (19#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (20#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (21#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' (22#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' (23#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (23#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (23#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (23#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (23#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (23#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (23#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (23#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' (23#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized0' (23#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' (23#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' (23#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' (24#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' (25#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (25#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (25#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (25#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (25#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (25#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (25#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (25#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' (25#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized1' (25#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized1' (25#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized1' (25#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' (25#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' (26#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' (27#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (28#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_auto_pc_0' (29#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_auto_pc_0/synth/embv_p1300c_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1URISJX' (30#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:100]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7XUO7X' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1622]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7XUO7X' (31#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1622]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_10F74AR' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1709]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_10F74AR' (32#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1709]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1WWPTNK' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1799]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1WWPTNK' (33#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1799]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_SPURY6' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_SPURY6' (34#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1886]
INFO: [Synth 8-3491] module 'embv_p1300c_xbar_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_xbar_0/synth/embv_p1300c_xbar_0.v:57' bound to instance 'xbar' of component 'embv_p1300c_xbar_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:2690]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_xbar_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_xbar_0/synth/embv_p1300c_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (35#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (36#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (37#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (38#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' (39#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' (40#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (41#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor' (42#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (42#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' (42#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (43#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_router' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' (44#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_router' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized1' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized2' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized9' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (45#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' (46#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (47#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (48#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (48#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (48#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (48#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (49#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (50#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' (50#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' (50#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' (50#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' (50#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (50#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' (50#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (51#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (51#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (51#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '4' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' (52#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar' (53#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (54#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_xbar_0' (55#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_xbar_0/synth/embv_p1300c_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_axi_mem_intercon_0' (56#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:2054]
INFO: [Synth 8-3491] module 'embv_p1300c_axi_vdma_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_0_0/synth/embv_p1300c_axi_vdma_0_0.vhd:59' bound to instance 'axi_vdma_0' of component 'embv_p1300c_axi_vdma_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:5389]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_axi_vdma_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_0_0/synth/embv_p1300c_axi_vdma_0_0.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_0_0/synth/embv_p1300c_axi_vdma_0_0.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:316]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:318]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:219]
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:232]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:269]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:279]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:289]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:299]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:309]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:320]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:330]
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:339]
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:347]
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:355]
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:364]
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:374]
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:383]
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (57#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (57#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (57#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (57#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (57#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (57#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (57#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (58#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:396]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:397]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (59#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:392]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:334]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:338]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:378]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:219]
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:232]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:269]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:279]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:289]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:299]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:309]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:320]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:330]
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:339]
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:347]
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:355]
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:364]
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:374]
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:383]
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (59#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:219]
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:232]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:269]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:279]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:289]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:299]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (59#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (60#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized8' (60#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized9' (60#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (61#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (62#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (63#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (64#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (65#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (66#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (67#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (68#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (69#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (70#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (71#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (72#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (73#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (74#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (74#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (75#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[4:0]' into 'DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:825]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (76#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (77#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:236]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized10' (77#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized11' (77#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized12' (77#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized13' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized13' (77#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized14' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized14' (77#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized15' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized15' (77#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (78#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (79#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:411]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (79#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32616]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_builtin' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31633]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31772]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31776]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31780]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31784]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31788]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (79#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'reset_builtin' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23881]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23890]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23891]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23893]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23894]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23899]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23900]
INFO: [Synth 8-256] done synthesizing module 'reset_builtin' (80#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23881]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30728]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30818]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29310]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29454]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29455]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29499]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29502]
INFO: [Synth 8-638] synthesizing module 'builtin_prim_v6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:28623]
INFO: [Synth 8-256] done synthesizing module 'builtin_prim_v6' (81#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:28623]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6' (82#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29310]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6' (83#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30728]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (83#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
WARNING: [Synth 8-3848] Net int_clk_i in module/entity fifo_generator_v13_0_1_builtin does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31733]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_builtin' (84#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31633]
WARNING: [Synth 8-3848] Net DATA_COUNT in module/entity fifo_generator_top__parameterized2 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32408]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (84#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' (84#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized2' (84#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin' (85#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (86#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized16' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized16' (86#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized17' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized17' (86#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized18' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized18' (86#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized19' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized19' (86#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized20' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized20' (86#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized21' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized21' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized22' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized22' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized23' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized23' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized24' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized24' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized1' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:366]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:367]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2465]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2466]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32616]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_builtin__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31633]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31772]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31776]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31780]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31784]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31788]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30728]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30818]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29310]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29499]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29502]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6__parameterized0' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29310]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6__parameterized0' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30728]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
WARNING: [Synth 8-3848] Net int_clk_i in module/entity fifo_generator_v13_0_1_builtin__parameterized0 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31733]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_builtin__parameterized0' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31633]
WARNING: [Synth 8-3848] Net DATA_COUNT in module/entity fifo_generator_top__parameterized3 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32408]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized3' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin__parameterized0' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized25' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized25' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized26' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized26' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized27' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized27' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized28' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized28' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized29' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized29' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized30' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized30' (87#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (88#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (89#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (90#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (91#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (92#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (93#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (94#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (94#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (94#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (94#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (94#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (95#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (96#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (97#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (97#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (98#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (98#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (98#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (98#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (98#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (99#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (100#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (100#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (100#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (100#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (100#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (101#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (101#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (101#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (101#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (101#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized5' (101#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized6' (101#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (101#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (102#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (103#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (104#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (105#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (106#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (107#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth' (108#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1' (109#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (109#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (109#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (109#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (109#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized2' (109#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (109#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (110#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (111#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (112#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (112#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (112#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (112#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized3' (112#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized4' (112#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (112#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (113#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (113#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (113#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (113#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (113#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized4' (113#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized4' (113#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (114#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (115#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (116#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (117#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (118#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (119#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (119#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (119#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (119#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (119#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (120#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (121#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (121#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (122#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (122#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (122#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (122#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (122#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (122#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (123#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (124#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized7' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized5' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized6' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized7' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized8' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized9' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized5' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized5' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized8' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized9' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized10' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized11' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized12' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized1' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized13' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized13' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized14' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized14' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized6' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized6' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (125#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (126#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (127#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (127#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (127#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (127#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (127#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (127#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (127#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (127#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (127#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (127#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (128#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (129#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (130#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (131#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (132#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (133#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_axi_vdma_0_0' (134#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_0_0/synth/embv_p1300c_axi_vdma_0_0.vhd:131]
INFO: [Synth 8-3491] module 'embv_p1300c_axi_vdma_1_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_1_0/synth/embv_p1300c_axi_vdma_1_0.vhd:59' bound to instance 'axi_vdma_1' of component 'embv_p1300c_axi_vdma_1_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:5459]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_axi_vdma_1_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_1_0/synth/embv_p1300c_axi_vdma_1_0.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_1_0/synth/embv_p1300c_axi_vdma_1_0.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_axi_vdma_1_0' (135#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_1_0/synth/embv_p1300c_axi_vdma_1_0.vhd:131]
INFO: [Synth 8-3491] module 'embv_p1300c_axis_tdata_subset_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/synth/embv_p1300c_axis_tdata_subset_0.v:57' bound to instance 'axis_tdata_subset' of component 'embv_p1300c_axis_tdata_subset_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:5529]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_axis_tdata_subset_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/synth/embv_p1300c_axis_tdata_subset_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_axis_subset_converter_embv_p1300c_axis_tdata_subset_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_embv_p1300c_axis_tdata_subset_0.v:68]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_core' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_core' (136#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tdata_remap_embv_p1300c_axis_tdata_subset_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_embv_p1300c_axis_tdata_subset_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tdata_remap_embv_p1300c_axis_tdata_subset_0' (137#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_embv_p1300c_axis_tdata_subset_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tuser_remap_embv_p1300c_axis_tdata_subset_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_embv_p1300c_axis_tdata_subset_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tuser_remap_embv_p1300c_axis_tdata_subset_0' (138#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_embv_p1300c_axis_tdata_subset_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tid_remap_embv_p1300c_axis_tdata_subset_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_embv_p1300c_axis_tdata_subset_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tid_remap_embv_p1300c_axis_tdata_subset_0' (139#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_embv_p1300c_axis_tdata_subset_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tdest_remap_embv_p1300c_axis_tdata_subset_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_embv_p1300c_axis_tdata_subset_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tdest_remap_embv_p1300c_axis_tdata_subset_0' (140#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_embv_p1300c_axis_tdata_subset_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tstrb_remap_embv_p1300c_axis_tdata_subset_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_embv_p1300c_axis_tdata_subset_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tstrb_remap_embv_p1300c_axis_tdata_subset_0' (141#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_embv_p1300c_axis_tdata_subset_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tkeep_remap_embv_p1300c_axis_tdata_subset_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_embv_p1300c_axis_tdata_subset_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tkeep_remap_embv_p1300c_axis_tdata_subset_0' (142#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_embv_p1300c_axis_tdata_subset_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tlast_remap_embv_p1300c_axis_tdata_subset_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_embv_p1300c_axis_tdata_subset_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tlast_remap_embv_p1300c_axis_tdata_subset_0' (143#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_embv_p1300c_axis_tdata_subset_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_axis_subset_converter_embv_p1300c_axis_tdata_subset_0' (144#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_embv_p1300c_axis_tdata_subset_0.v:68]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_axis_tdata_subset_0' (145#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axis_tdata_subset_0/synth/embv_p1300c_axis_tdata_subset_0.v:57]
INFO: [Synth 8-3491] module 'embv_p1300c_clk_wiz_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_clk_wiz_0_0/embv_p1300c_clk_wiz_0_0.v:69' bound to instance 'clk_wiz_0' of component 'embv_p1300c_clk_wiz_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:5552]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_clk_wiz_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_clk_wiz_0_0/embv_p1300c_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_clk_wiz_0_0_clk_wiz' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_clk_wiz_0_0/embv_p1300c_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (146#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:32655]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (147#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:32655]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (148#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_clk_wiz_0_0_clk_wiz' (149#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_clk_wiz_0_0/embv_p1300c_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_clk_wiz_0_0' (150#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_clk_wiz_0_0/embv_p1300c_clk_wiz_0_0.v:69]
INFO: [Synth 8-3491] module 'embv_p1300c_onsemi_python_cam_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_onsemi_python_cam_0_0/synth/embv_p1300c_onsemi_python_cam_0_0.vhd:59' bound to instance 'onsemi_python_cam_0' of component 'embv_p1300c_onsemi_python_cam_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:5557]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_onsemi_python_cam_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_onsemi_python_cam_0_0/synth/embv_p1300c_onsemi_python_cam_0_0.vhd:107]
INFO: [Synth 8-3491] module 'onsemi_vita_cam_v3_1' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1.vhd:64' bound to instance 'U0' of component 'onsemi_vita_cam_v3_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_onsemi_python_cam_0_0/synth/embv_p1300c_onsemi_python_cam_0_0.vhd:217]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_cam_v3_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1.vhd:147]
INFO: [Synth 8-3491] module 'onsemi_vita_cam_v3_1_S00_AXI' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:186' bound to instance 'onsemi_vita_cam_v3_1_S00_AXI_inst' of component 'onsemi_vita_cam_v3_1_S00_AXI' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1.vhd:226]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_cam_v3_1_S00_AXI' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:305]
WARNING: [Synth 8-614] signal 'slv_reg3_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg4_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg14_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg15_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg16_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg17_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg18_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg19_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg20_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg21_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg22_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg29_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg48_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg49_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg50_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg51_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
INFO: [Synth 8-3491] module 'onsemi_vita_cam_core' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:108' bound to instance 'onsemi_vita_cam_core_inst' of component 'onsemi_vita_cam_core' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:2011]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_cam_core' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:230]
INFO: [Synth 8-3491] module 'iserdes_interface' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:53' bound to instance 'vita_iserdes' of component 'iserdes_interface' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:946]
INFO: [Synth 8-638] synthesizing module 'iserdes_interface' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:180]
INFO: [Synth 8-3491] module 'iserdes_idelayctrl' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_idelayctrl.vhd:42' bound to instance 'serdesidelayrefclk' of component 'iserdes_idelayctrl' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:445]
INFO: [Synth 8-638] synthesizing module 'iserdes_idelayctrl' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_idelayctrl.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'iserdes_idelayctrl' (151#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_idelayctrl.vhd:57]
INFO: [Synth 8-3491] module 'iserdes_compare' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_compare.vhd:46' bound to instance 'co' of component 'iserdes_compare' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:462]
INFO: [Synth 8-638] synthesizing module 'iserdes_compare' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_compare.vhd:69]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_compare.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'iserdes_compare' (152#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_compare.vhd:69]
INFO: [Synth 8-3491] module 'iserdes_clocks' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_clocks.vhd:56' bound to instance 'ic' of component 'iserdes_clocks' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:483]
INFO: [Synth 8-638] synthesizing module 'iserdes_clocks' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_clocks.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_clocks.vhd:405]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_clocks.vhd:406]
INFO: [Synth 8-256] done synthesizing module 'iserdes_clocks' (153#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_clocks.vhd:148]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-638] synthesizing module 'iserdes_datadeser' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:126]
WARNING: [Synth 8-5640] Port 'bit_width' is missing in component declaration [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:128]
INFO: [Synth 8-3491] module 'iserdes_control' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:59' bound to instance 'cb' of component 'iserdes_control' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:381]
INFO: [Synth 8-638] synthesizing module 'iserdes_control' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:118]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:307]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:414]
WARNING: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:426]
WARNING: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:427]
WARNING: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:428]
INFO: [Synth 8-256] done synthesizing module 'iserdes_control' (154#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_control.vhd:118]
INFO: [Synth 8-3491] module 'iserdes_sync' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_sync.vhd:46' bound to instance 'ss' of component 'iserdes_sync' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:436]
INFO: [Synth 8-638] synthesizing module 'iserdes_sync' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_sync.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'iserdes_sync' (155#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_sync.vhd:103]
INFO: [Synth 8-3491] module 'iserdes_mux' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_mux.vhd:56' bound to instance 'im' of component 'iserdes_mux' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:490]
INFO: [Synth 8-638] synthesizing module 'iserdes_mux' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_mux.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'iserdes_mux' (156#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_mux.vhd:96]
INFO: [Synth 8-3491] module 'iserdes_core' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:88' bound to instance 'ic' of component 'iserdes_core' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:535]
INFO: [Synth 8-638] synthesizing module 'iserdes_core' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'iserdes_core' (157#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_core.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'iserdes_datadeser' (158#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:126]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-256] done synthesizing module 'iserdes_interface' (159#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/iserdes_interface.vhd:180]
INFO: [Synth 8-3491] module 'syncchanneldecoder' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:54' bound to instance 'vita_syncchanneldecoder' of component 'syncchanneldecoder' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1058]
INFO: [Synth 8-638] synthesizing module 'syncchanneldecoder' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:146]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:692]
WARNING: [Synth 8-3848] Net Monitor0HighCnt in module/entity syncchanneldecoder does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:136]
WARNING: [Synth 8-3848] Net Monitor0LowCnt in module/entity syncchanneldecoder does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:137]
WARNING: [Synth 8-3848] Net Monitor1HighCnt in module/entity syncchanneldecoder does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:138]
WARNING: [Synth 8-3848] Net Monitor1LowCnt in module/entity syncchanneldecoder does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'syncchanneldecoder' (160#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/syncchanneldecoder.vhd:146]
INFO: [Synth 8-3491] module 'crc_checker' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:55' bound to instance 'vita_crc_checker' of component 'crc_checker' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1151]
INFO: [Synth 8-638] synthesizing module 'crc_checker' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:104]
INFO: [Synth 8-3491] module 'crc_calc' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:172]
INFO: [Synth 8-638] synthesizing module 'crc_calc' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_calc.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'crc_calc' (161#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_calc.vhd:78]
INFO: [Synth 8-3491] module 'crc_comp' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:189]
INFO: [Synth 8-638] synthesizing module 'crc_comp' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_comp.vhd:71]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_comp.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'crc_comp' (162#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_comp.vhd:71]
INFO: [Synth 8-3491] module 'crc_calc' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:172]
INFO: [Synth 8-3491] module 'crc_comp' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:189]
INFO: [Synth 8-3491] module 'crc_calc' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:172]
INFO: [Synth 8-3491] module 'crc_comp' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:189]
INFO: [Synth 8-3491] module 'crc_calc' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:172]
INFO: [Synth 8-3491] module 'crc_comp' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:189]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'crc_checker' (163#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/crc_check.vhd:104]
INFO: [Synth 8-3491] module 'remapper' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/remapper.vhd:54' bound to instance 'vita_remapper' of component 'remapper' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1202]
INFO: [Synth 8-638] synthesizing module 'remapper' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/remapper.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'remapper' (164#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/remapper.vhd:98]
INFO: [Synth 8-3491] module 'triggergenerator' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/triggergenerator.vhd:53' bound to instance 'vita_triggergenerator' of component 'triggergenerator' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1302]
INFO: [Synth 8-638] synthesizing module 'triggergenerator' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/triggergenerator.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'triggergenerator' (165#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/triggergenerator.vhd:81]
INFO: [Synth 8-3491] module 'pulse_regen' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/pulse_regen.vhd:8' bound to instance 'framestart2_regen_l' of component 'pulse_regen' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1384]
INFO: [Synth 8-638] synthesizing module 'pulse_regen' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/pulse_regen.vhd:26]
WARNING: [Synth 8-5640] Port 'sleep' is missing in component declaration [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/pulse_regen.vhd:32]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/pulse_regen.vhd:32]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/pulse_regen.vhd:32]
INFO: [Synth 8-3491] module 'fifo_generator_v13_0_1' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:137' bound to instance 'pulse_regen_l' of component 'fifo_generator_v13_0_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/pulse_regen.vhd:461]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized10' (165#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized11' (165#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (165#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (165#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (165#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4768]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (166#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (167#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized3' (167#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized15' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized15' (167#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized16' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized16' (167#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (168#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized1' (168#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (168#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (168#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized17' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized17' (168#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized18' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized18' (168#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (169#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (169#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (169#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (169#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (169#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized7' (169#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized8' (169#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'pulse_regen' (170#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/pulse_regen.vhd:26]
INFO: [Synth 8-3491] module 'VideoSyncGen' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/videosyncgen.vhd:54' bound to instance 'syncgen_l' of component 'VideoSyncGen' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1406]
INFO: [Synth 8-638] synthesizing module 'VideoSyncGen' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/videosyncgen.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/videosyncgen.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/videosyncgen.vhd:123]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/videosyncgen.vhd:199]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/videosyncgen.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'VideoSyncGen' (171#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/videosyncgen.vhd:93]
INFO: [Synth 8-3491] module 'afifo_64i_16o' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/afifo_64i_16o.vhd:8' bound to instance 'demux_fifo_l' of component 'afifo_64i_16o' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:1477]
INFO: [Synth 8-638] synthesizing module 'afifo_64i_16o' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/afifo_64i_16o.vhd:30]
WARNING: [Synth 8-5640] Port 'sleep' is missing in component declaration [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/afifo_64i_16o.vhd:36]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/afifo_64i_16o.vhd:36]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/afifo_64i_16o.vhd:36]
INFO: [Synth 8-3491] module 'fifo_generator_v13_0_1' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:137' bound to instance 'afifo_64i_16o_l' of component 'fifo_generator_v13_0_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/afifo_64i_16o.vhd:463]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized12' (171#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized13' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized13' (171#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized8' (171#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6262]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (171#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'bindec' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5128]
INFO: [Synth 8-256] done synthesizing module 'bindec' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5128]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:15568]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16289]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16289]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16289]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16289]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (172#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized1' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized3' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized0' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized1' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized2' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized3' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized0' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized4' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized19' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized19' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized20' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized20' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized0' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized4' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized4' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized21' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized21' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized22' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized22' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized0' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized4' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized8' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized8' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized8' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized10' (173#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'afifo_64i_16o' (174#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/afifo_64i_16o.vhd:30]
WARNING: [Synth 8-3848] Net TIMEOUTONACK in module/entity onsemi_vita_cam_core does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:422]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_cam_core' (175#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_core.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_cam_v3_1_S00_AXI' (176#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_cam_v3_1' (177#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_cam_v3_2/hdl/onsemi_vita_cam_v3_1.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_onsemi_python_cam_0_0' (178#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_onsemi_python_cam_0_0/synth/embv_p1300c_onsemi_python_cam_0_0.vhd:107]
INFO: [Synth 8-3491] module 'embv_p1300c_onsemi_python_spi_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_onsemi_python_spi_0_0/synth/embv_p1300c_onsemi_python_spi_0_0.vhd:59' bound to instance 'onsemi_python_spi_0' of component 'embv_p1300c_onsemi_python_spi_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:5603]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_onsemi_python_spi_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_onsemi_python_spi_0_0/synth/embv_p1300c_onsemi_python_spi_0_0.vhd:90]
INFO: [Synth 8-3491] module 'onsemi_vita_spi_v3_1' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:64' bound to instance 'U0' of component 'onsemi_vita_spi_v3_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_onsemi_python_spi_0_0/synth/embv_p1300c_onsemi_python_spi_0_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_spi_v3_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:122]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:125]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:125]
INFO: [Synth 8-3491] module 'onsemi_vita_spi_v3_1_S00_AXI' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:83' bound to instance 'onsemi_vita_spi_v3_1_S00_AXI_inst' of component 'onsemi_vita_spi_v3_1_S00_AXI' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:169]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_spi_v3_1_S00_AXI' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:173]
WARNING: [Synth 8-614] signal 'slv_reg4_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:493]
WARNING: [Synth 8-614] signal 'slv_reg7_r1' is read in the process but is not in the sensitivity list [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:493]
INFO: [Synth 8-3491] module 'onsemi_vita_spi_core' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:108' bound to instance 'onsemi_vita_spicore_inst' of component 'onsemi_vita_spi_core' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:612]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_spi_core' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:140]
INFO: [Synth 8-3491] module 'spi_top' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_top.vhd:52' bound to instance 'vita_spi' of component 'spi_top' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:274]
INFO: [Synth 8-638] synthesizing module 'spi_top' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_top.vhd:123]
INFO: [Synth 8-3491] module 'spi_seq' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_seq.vhd:52' bound to instance 'the_spi_seq' of component 'spi_seq' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_top.vhd:239]
INFO: [Synth 8-638] synthesizing module 'spi_seq' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_seq.vhd:97]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_seq.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'spi_seq' (179#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_seq.vhd:97]
INFO: [Synth 8-3491] module 'spi_lowlevel' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_lowlevel.vhd:57' bound to instance 'the_spi_lowlevel' of component 'spi_lowlevel' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_top.vhd:277]
INFO: [Synth 8-638] synthesizing module 'spi_lowlevel' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_lowlevel.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'spi_lowlevel' (180#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_lowlevel.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'spi_top' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/spi_top.vhd:123]
INFO: [Synth 8-3491] module 'afifo_32' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:9' bound to instance 'vita_spi_txfifo_l' of component 'afifo_32' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'afifo_32' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:31]
WARNING: [Synth 8-5640] Port 'sleep' is missing in component declaration [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:37]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:37]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:37]
INFO: [Synth 8-3491] module 'fifo_generator_v13_0_1' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:137' bound to instance 'afifo_32_l' of component 'fifo_generator_v13_0_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:466]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized14' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized14' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized15' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized15' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized9' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized5' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized5' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized5' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized5' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized9' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized9' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized9' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized12' (181#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'afifo_32' (182#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:31]
INFO: [Synth 8-3491] module 'afifo_32' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/afifo_32.vhd:9' bound to instance 'vita_spi_rxfifo_l' of component 'afifo_32' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:367]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_spi_core' (183#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_core.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_spi_v3_1_S00_AXI' (184#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_spi_v3_1' (185#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/onsemi_vita_spi_v3_2/hdl/onsemi_vita_spi_v3_1.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_onsemi_python_spi_0_0' (186#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_onsemi_python_spi_0_0/synth/embv_p1300c_onsemi_python_spi_0_0.vhd:90]
INFO: [Synth 8-3491] module 'embv_p1300c_processing_system7_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/synth/embv_p1300c_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'embv_p1300c_processing_system7_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_processing_system7_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/synth/embv_p1300c_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (187#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (188#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (189#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (190#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/synth/embv_p1300c_processing_system7_0_0.v:469]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_processing_system7_0_0' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/synth/embv_p1300c_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_processing_system7_0_axi_periph_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:3045]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_LD69LC' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:475]
INFO: [Synth 8-3491] module 'embv_p1300c_auto_cc_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_auto_cc_0/synth/embv_p1300c_auto_cc_0.v:57' bound to instance 'auto_cc' of component 'embv_p1300c_auto_cc_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:605]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_auto_cc_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_auto_cc_0/synth/embv_p1300c_auto_cc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized13' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized16' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized16' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized17' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized17' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized10' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized5' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized8' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized1' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized6' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized6' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized6' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized6' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized10' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized8' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized10' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized18' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized18' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized11' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized6' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized9' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized2' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized7' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized7' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized7' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized7' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized11' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized9' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized11' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized19' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized19' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized12' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized7' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized10' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized3' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized8' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized8' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized8' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized8' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized12' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized10' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized12' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized13' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized20' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized20' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized13' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized13' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized8' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized11' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized4' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized9' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized9' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized9' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized9' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized13' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized13' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized11' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized13' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized14' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized21' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized21' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized14' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized14' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized9' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized12' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized5' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized10' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized10' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized10' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized10' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized14' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized14' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized12' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized14' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized10' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized13' (191#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter' (192#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_auto_cc_0' (193#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_auto_cc_0/synth/embv_p1300c_auto_cc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_LD69LC' (194#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:475]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1MI7632' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:696]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1MI7632' (195#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:696]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1B3S7ZH' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:794]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1B3S7ZH' (196#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:794]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_F0MFW3' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:899]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_F0MFW3' (197#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:899]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_QMLW2Z' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1006]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_QMLW2Z' (198#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1006]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1HB6L9X' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1105]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1HB6L9X' (199#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1FY8GD2' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1207]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1FY8GD2' (200#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1207]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_18O7I80' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1337]
INFO: [Synth 8-3491] module 'embv_p1300c_auto_pc_1' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_auto_pc_1/synth/embv_p1300c_auto_pc_1.v:57' bound to instance 'auto_pc' of component 'embv_p1300c_auto_pc_1' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1520]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_auto_pc_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_auto_pc_1/synth/embv_p1300c_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (201#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (202#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (203#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (204#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (205#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (206#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (206#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (207#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (208#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (209#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (209#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (209#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' (210#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (211#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' (211#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_auto_pc_1' (212#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_auto_pc_1/synth/embv_p1300c_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_18O7I80' (213#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:1337]
INFO: [Synth 8-3491] module 'embv_p1300c_xbar_1' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_xbar_1/synth/embv_p1300c_xbar_1.v:57' bound to instance 'xbar' of component 'embv_p1300c_xbar_1' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:3947]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_xbar_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_xbar_1/synth/embv_p1300c_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (213#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (213#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (213#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (213#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (213#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (213#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (213#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' (213#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' (213#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' (214#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' (214#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (214#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (214#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (214#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (214#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (214#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (214#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' (214#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' (214#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' (214#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' (214#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' (215#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' (215#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_xbar_1' (216#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_xbar_1/synth/embv_p1300c_xbar_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_processing_system7_0_axi_periph_0' (217#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:3045]
INFO: [Synth 8-3491] module 'embv_p1300c_rst_processing_system7_0_108M_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_108M_0/synth/embv_p1300c_rst_processing_system7_0_108M_0.vhd:59' bound to instance 'rst_processing_system7_0_108M' of component 'embv_p1300c_rst_processing_system7_0_108M_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:5936]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_rst_processing_system7_0_108M_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_108M_0/synth/embv_p1300c_rst_processing_system7_0_108M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_108M_0/synth/embv_p1300c_rst_processing_system7_0_108M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266' bound to instance 'POR_SRL_I' of component 'SRL16' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (218#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized31' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized31' (218#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized32' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized32' (218#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (219#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (220#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (221#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (222#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_rst_processing_system7_0_108M_0' (223#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_108M_0/synth/embv_p1300c_rst_processing_system7_0_108M_0.vhd:74]
INFO: [Synth 8-3491] module 'embv_p1300c_rst_processing_system7_0_149M_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_149M_0/synth/embv_p1300c_rst_processing_system7_0_149M_0.vhd:59' bound to instance 'rst_processing_system7_0_149M' of component 'embv_p1300c_rst_processing_system7_0_149M_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:5949]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_rst_processing_system7_0_149M_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_149M_0/synth/embv_p1300c_rst_processing_system7_0_149M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_149M_0/synth/embv_p1300c_rst_processing_system7_0_149M_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_rst_processing_system7_0_149M_0' (224#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_149M_0/synth/embv_p1300c_rst_processing_system7_0_149M_0.vhd:74]
INFO: [Synth 8-3491] module 'embv_p1300c_rst_processing_system7_0_76M_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_76M_0/synth/embv_p1300c_rst_processing_system7_0_76M_0.vhd:59' bound to instance 'rst_processing_system7_0_76M' of component 'embv_p1300c_rst_processing_system7_0_76M_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:5962]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_rst_processing_system7_0_76M_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_76M_0/synth/embv_p1300c_rst_processing_system7_0_76M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_76M_0/synth/embv_p1300c_rst_processing_system7_0_76M_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_rst_processing_system7_0_76M_0' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_76M_0/synth/embv_p1300c_rst_processing_system7_0_76M_0.vhd:74]
INFO: [Synth 8-3491] module 'embv_p1300c_v_axi4s_vid_out_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_axi4s_vid_out_0_0/synth/embv_p1300c_v_axi4s_vid_out_0_0.v:57' bound to instance 'v_axi4s_vid_out_0' of component 'embv_p1300c_v_axi4s_vid_out_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:5975]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_axi4s_vid_out_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_axi4s_vid_out_0_0/synth/embv_p1300c_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0.v:76]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_coupler' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized14' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized22' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized22' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized15' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized13' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized23' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized23' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized15' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized15' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized13' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16289]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized2' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized5' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized13' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized4' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized5' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized6' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized7' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized6' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized11' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized23' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized23' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized24' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized24' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized1' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized2' (225#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-638] synthesizing module 'rd_dc_fwft_ext_as' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10629]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_fwft_ext_as' (226#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10629]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized11' (226#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized11' (226#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized25' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized25' (226#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized26' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized26' (226#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized1' (226#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'wr_dc_fwft_ext_as' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15738]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_fwft_ext_as' (227#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15738]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
WARNING: [Synth 8-3848] Net WR_ACK in module/entity wr_handshaking_flags__parameterized0 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15400]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags__parameterized0' (227#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized11' (227#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized15' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized15' (227#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized13' (227#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized15' (227#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized11' (227#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized14' (227#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
WARNING: [Synth 8-350] instance 'FIFO_INST' of module 'fifo_generator_v13_0_1' requires 231 connections, but only 116 given [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:392]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_coupler' (228#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:65]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_sync' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:504]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:202]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_sync' (229#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:61]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_formatter' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_formatter.v:62]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_formatter' (230#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_formatter.v:62]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1' (231#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0.v:76]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_axi4s_vid_out_0_0' (232#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_axi4s_vid_out_0_0/synth/embv_p1300c_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-3491] module 'embv_p1300c_v_cfa_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_cfa_0_0/synth/embv_p1300c_v_cfa_0_0.vhd:59' bound to instance 'v_cfa_0' of component 'embv_p1300c_v_cfa_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:6008]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_cfa_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_cfa_0_0/synth/embv_p1300c_v_cfa_0_0.vhd:98]
INFO: [Synth 8-3491] module 'v_cfa' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:7758' bound to instance 'U0' of component 'v_cfa' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_cfa_0_0/synth/embv_p1300c_v_cfa_0_0.vhd:205]
INFO: [Synth 8-638] synthesizing module 'v_cfa' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:7890]
INFO: [Synth 8-638] synthesizing module 'video_ctrl' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (233#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (233#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (234#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (235#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (236#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3925]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3932]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross' (237#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3925]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3925]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized0' (237#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3925]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_6_mux_tree' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_6_mux_tree' (238#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_6_mux_tree__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_6_mux_tree__parameterized0' (238#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4773]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl' (239#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-638] synthesizing module 'cfa_top' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:7432]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_axis_input_buffer' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:5877]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_synch_fifo' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1583]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_dp_ram' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1252]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_dp_ram' (240#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1252]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_synch_fifo' (241#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1583]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_axis_input_buffer' (242#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:5877]
INFO: [Synth 8-638] synthesizing module 'axi4s_control' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control' (243#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:487]
INFO: [Synth 8-638] synthesizing module 'cfa_core' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:7263]
INFO: [Synth 8-638] synthesizing module 'var_min_cfa' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:6445]
INFO: [Synth 8-638] synthesizing module 'timing_delay' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:3998]
INFO: [Synth 8-256] done synthesizing module 'timing_delay' (244#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:3998]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_7_DELAY does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY' (245#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_7_DELAY__parameterized0 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized0' (245#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_7_DELAY__parameterized1 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized1' (245#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized2 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized2' (245#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'pix_matrix' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2624]
INFO: [Synth 8-638] synthesizing module 'dpram' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1055]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1046]
INFO: [Synth 8-256] done synthesizing module 'dpram' (246#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1055]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized3 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized3' (246#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized4 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized4' (246#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized5 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized5' (246#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized6 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized6' (246#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized7 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized7' (246#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized8 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized8' (246#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'pix_matrix' (247#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2624]
INFO: [Synth 8-638] synthesizing module 'interpolate_G' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:6207]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_delay_sclr' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_delay_sclr' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized9 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized9' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'var_min_interpolate_G' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:5224]
INFO: [Synth 8-638] synthesizing module 'ave_var_sd' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:4136]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized10 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized10' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized11 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized11' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized12 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized12' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized13' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized13 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized13' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized14' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized14 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized14' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized15' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized15 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized15' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized16' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized16 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized16' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized17' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized17 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized17' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized18' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized18 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized18' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized19' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized19 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized19' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized20' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized20 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized20' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized21' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized21 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized21' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized22' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized22 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized22' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized23' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized23 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized23' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized24' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized24 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized24' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized25' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized25 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized25' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized26' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized26 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized26' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized27' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized27 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized27' (248#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'ave_var_sd' (249#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:4136]
INFO: [Synth 8-638] synthesizing module 'reciprocal' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1124]
INFO: [Synth 8-256] done synthesizing module 'reciprocal' (250#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1124]
INFO: [Synth 8-638] synthesizing module 'normalize_weights' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:4799]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:4810]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_radd_sub_sclr_no' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:481]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized0' (250#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_radd_sub_sclr_no' (251#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:481]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_radd_sub_sclr_no__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:481]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized1' (251#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_radd_sub_sclr_no__parameterized0' (251#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:481]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized28' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized28 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized28' (251#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized29' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized29 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized29' (251#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized30' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized30 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized30' (251#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized31' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized31 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized31' (251#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'reciprocal__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1124]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized2' (251#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'reciprocal__parameterized0' (251#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1124]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized3' (251#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_mac' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_get_round_addend' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_get_round_addend' (252#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_mac' (253#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-256] done synthesizing module 'normalize_weights' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:4799]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized32' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized32 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized32' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized33' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized33 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized33' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized34' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized34 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized34' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized35' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized35 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized35' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized36' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized36 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized36' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized37' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized37 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized37' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized38' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized38 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized38' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized39' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized39 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized39' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_mac__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized0' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_mac__parameterized0' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_mac__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized1' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_mac__parameterized1' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_mac__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized2' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_mac__parameterized2' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_mac__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_get_round_addend__parameterized3' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_mac__parameterized3' (254#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:624]
INFO: [Synth 8-256] done synthesizing module 'var_min_interpolate_G' (255#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:5224]
INFO: [Synth 8-638] synthesizing module 'bilinear_G' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2507]
INFO: [Synth 8-256] done synthesizing module 'bilinear_G' (256#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2507]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized40' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized40 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized40' (256#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'interpolate_G' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:6207]
INFO: [Synth 8-638] synthesizing module 'pix_matrix__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2624]
INFO: [Synth 8-638] synthesizing module 'dpram__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1055]
INFO: [Synth 8-256] done synthesizing module 'dpram__parameterized0' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1055]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized41' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized41 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized41' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized42' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized42 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized42' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized43' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized43 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized43' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'pix_matrix__parameterized0' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2624]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized44' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized44 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized44' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized45' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized45 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized45' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized46' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized46 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized46' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized47' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized47 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized47' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized48' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized48 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized48' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized49' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized49 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized49' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized50' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized50 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized50' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized51' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized51 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized51' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized52' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized52 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized52' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized53' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized53 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized53' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized54' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized54 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized54' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized55' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized55 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized55' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized56' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized56 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized56' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized57' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized57 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized57' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'interpolate_RB_at_BR' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:3063]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized58' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized58 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized58' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized59' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized59 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized59' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized60' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized60 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized60' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized61' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized61 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized61' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized4' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_delay_sclr__parameterized5' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:400]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized62' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_7_DELAY__parameterized62 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized62' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized63' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_7_DELAY__parameterized63 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized63' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'bilinear_cross' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2209]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized64' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized64 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized64' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized65' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized65 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized65' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized66' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized66 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized66' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized67' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized67 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized67' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized68' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized68 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized68' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized69' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized69 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized69' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized70' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized70 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized70' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized71' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized71 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized71' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized72' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized72 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized72' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized73' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized73 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized73' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized74' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized74 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized74' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized75' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized75 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized75' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized76' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized76 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized76' (257#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'bilinear_cross' (258#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2209]
INFO: [Synth 8-256] done synthesizing module 'interpolate_RB_at_BR' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:3063]
INFO: [Synth 8-638] synthesizing module 'pix_matrix__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2624]
INFO: [Synth 8-638] synthesizing module 'dpram__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1055]
INFO: [Synth 8-256] done synthesizing module 'dpram__parameterized1' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1055]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized77' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized77 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized77' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized78' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized78 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized78' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized79' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized79 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized79' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'pix_matrix__parameterized1' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2624]
INFO: [Synth 8-638] synthesizing module 'interpolate_RB_at_G' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:3297]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized80' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized80 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized80' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized81' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized81 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized81' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized82' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized82 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized82' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized83' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized83 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized83' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized84' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized84 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized84' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized85' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized85 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized85' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized86' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized86 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized86' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized87' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized87 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized87' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized88' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_7_DELAY__parameterized88 does not have driver. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:330]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized88' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized89' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized89' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'bilinear_join_ed' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2815]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized90' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized90' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized91' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized91' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized92' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized92' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized93' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized93' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized94' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized94' (259#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'bilinear_join_ed' (260#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:2815]
INFO: [Synth 8-256] done synthesizing module 'interpolate_RB_at_G' (261#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:3297]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized95' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized95' (261#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized96' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized96' (261#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized97' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_DELAY__parameterized97' (261#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'var_min_cfa' (262#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:6445]
INFO: [Synth 8-256] done synthesizing module 'cfa_core' (263#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:7263]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_axis_output_buffer' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:6030]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_synch_fifo_fallthru' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1821]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_7_dp_ram__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1252]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_dp_ram__parameterized0' (263#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1252]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1976]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_synch_fifo_fallthru' (264#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1821]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_7_axis_output_buffer' (265#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:6030]
INFO: [Synth 8-256] done synthesizing module 'cfa_top' (266#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:7432]
INFO: [Synth 8-256] done synthesizing module 'v_cfa' (267#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:7890]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_cfa_0_0' (268#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_cfa_0_0/synth/embv_p1300c_v_cfa_0_0.vhd:98]
INFO: [Synth 8-3491] module 'embv_p1300c_v_cresample_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_cresample_0_0/synth/embv_p1300c_v_cresample_0_0.vhd:59' bound to instance 'v_cresample_0' of component 'embv_p1300c_v_cresample_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:6045]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_cresample_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_cresample_0_0/synth/embv_p1300c_v_cresample_0_0.vhd:77]
INFO: [Synth 8-3491] module 'v_cresample' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:10006' bound to instance 'U0' of component 'v_cresample' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_cresample_0_0/synth/embv_p1300c_v_cresample_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'v_cresample' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:10144]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-3491] module 'hwt' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4052' bound to instance 'hwt1' of component 'hwt' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5331]
INFO: [Synth 8-638] synthesizing module 'hwt' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4063]
INFO: [Synth 8-256] done synthesizing module 'hwt' (269#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4063]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized0' (269#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-638] synthesizing module 'cresample_top' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:9617]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_7_axis_input_buffer' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:6332]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_7_synch_fifo' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_7_dp_ram' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:2439]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_7_dp_ram' (270#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:2439]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_7_synch_fifo' (271#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:2928]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_7_axis_input_buffer' (272#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:6332]
INFO: [Synth 8-638] synthesizing module 'axi4s_control__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control__parameterized0' (272#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:487]
INFO: [Synth 8-638] synthesizing module 'cresample_core' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:9041]
INFO: [Synth 8-638] synthesizing module 'convert444to422' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:8425]
INFO: [Synth 8-256] done synthesizing module 'convert444to422' (273#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:8425]
INFO: [Synth 8-256] done synthesizing module 'cresample_core' (274#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:9041]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_7_axis_output_buffer' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:6484]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_7_synch_fifo_fallthru' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:5119]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_7_dp_ram__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:2439]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_7_dp_ram__parameterized0' (274#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:2439]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:5272]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_7_synch_fifo_fallthru' (275#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:5119]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_7_axis_output_buffer' (276#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:6484]
INFO: [Synth 8-256] done synthesizing module 'cresample_top' (277#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:9617]
INFO: [Synth 8-256] done synthesizing module 'v_cresample' (278#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:10144]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_cresample_0_0' (279#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_cresample_0_0/synth/embv_p1300c_v_cresample_0_0.vhd:77]
INFO: [Synth 8-3491] module 'embv_p1300c_v_osd_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_osd_0_0/synth/embv_p1300c_v_osd_0_0.vhd:59' bound to instance 'v_osd_0' of component 'embv_p1300c_v_osd_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:6061]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_osd_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_osd_0_0/synth/embv_p1300c_v_osd_0_0.vhd:103]
INFO: [Synth 8-3491] module 'v_osd' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:19637' bound to instance 'U0' of component 'v_osd' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_osd_0_0/synth/embv_p1300c_v_osd_0_0.vhd:419]
INFO: [Synth 8-638] synthesizing module 'v_osd' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:20072]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (279#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (279#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (279#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (279#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (279#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3925]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized1' (279#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3925]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_6_mux_tree__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_6_mux_tree__parameterized1' (279#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_6_mux_tree__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_6_mux_tree__parameterized2' (279#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4292]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '31' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4773]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized1' (279#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-638] synthesizing module 'osd_backbone' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:17282]
INFO: [Synth 8-638] synthesizing module 'osd_counters' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:13616]
INFO: [Synth 8-256] done synthesizing module 'osd_counters' (280#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:13616]
INFO: [Synth 8-638] synthesizing module 'alpha_blend_ctrl' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:13262]
INFO: [Synth 8-256] done synthesizing module 'alpha_blend_ctrl' (281#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:13262]
INFO: [Synth 8-638] synthesizing module 'osd_priority_select' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:14160]
INFO: [Synth 8-256] done synthesizing module 'osd_priority_select' (282#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:14160]
INFO: [Synth 8-638] synthesizing module 'osd_priority_select__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:14160]
INFO: [Synth 8-256] done synthesizing module 'osd_priority_select__parameterized0' (282#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:14160]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_9_axis_input_buffer' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:16728]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_9_synch_fifo' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:995]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_9_dp_ram' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:506]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_9_dp_ram' (283#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:506]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_9_synch_fifo' (284#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:995]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_9_axis_input_buffer' (285#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:16728]
INFO: [Synth 8-638] synthesizing module 'osd_priority_mux' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:13924]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_9_mux_tree' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:12645]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_9_mux_tree' (286#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:12645]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_9_mux_tree__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:12645]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_9_mux_tree__parameterized0' (286#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:12645]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_9_mux_tree__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:12645]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_9_mux_tree__parameterized1' (286#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:12645]
INFO: [Synth 8-256] done synthesizing module 'osd_priority_mux' (287#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:13924]
INFO: [Synth 8-638] synthesizing module 'alpha_blend_elem_rtl_add_mult_add' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:13075]
INFO: [Synth 8-638] synthesizing module 'mult_add_pipeline' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:12860]
INFO: [Synth 8-256] done synthesizing module 'mult_add_pipeline' (288#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:12860]
INFO: [Synth 8-256] done synthesizing module 'alpha_blend_elem_rtl_add_mult_add' (289#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:13075]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_9_axis_output_buffer' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:16554]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_9_synch_fifo_fallthru' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:3184]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '4' to '3' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:3338]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_9_synch_fifo_fallthru' (290#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:3184]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_9_axis_output_buffer' (291#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:16554]
INFO: [Synth 8-256] done synthesizing module 'osd_backbone' (292#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:17282]
INFO: [Synth 8-256] done synthesizing module 'v_osd' (293#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:20072]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_osd_0_0' (294#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_osd_0_0/synth/embv_p1300c_v_osd_0_0.vhd:103]
INFO: [Synth 8-3491] module 'embv_p1300c_v_rgb2ycrcb_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_rgb2ycrcb_0_0/synth/embv_p1300c_v_rgb2ycrcb_0_0.vhd:59' bound to instance 'v_rgb2ycrcb_0' of component 'embv_p1300c_v_rgb2ycrcb_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:6103]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_rgb2ycrcb_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_rgb2ycrcb_0_0/synth/embv_p1300c_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-3491] module 'v_rgb2ycrcb' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6372' bound to instance 'U0' of component 'v_rgb2ycrcb' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_rgb2ycrcb_0_0/synth/embv_p1300c_v_rgb2ycrcb_0_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6475]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized2' (294#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-638] synthesizing module 'rgb2ycrcb_top' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6047]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_axis_input_buffer' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4458]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_synch_fifo' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_dp_ram' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1400]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_dp_ram' (295#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1400]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_synch_fifo' (296#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_axis_input_buffer' (297#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4458]
INFO: [Synth 8-638] synthesizing module 'axi4s_control__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control__parameterized1' (297#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:487]
INFO: [Synth 8-638] synthesizing module 'rgb2ycrcb_core' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:5339]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr' (298#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no' (299#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr' (300#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_mult' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:769]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized0' (300#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_mult' (301#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:769]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_mac' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:824]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend' (302#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_mac' (303#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:824]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized1' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized0' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized0' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay__parameterized0' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay__parameterized1' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized2' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized1' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized1' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized3' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized2' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized2' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_mac__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:824]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend__parameterized0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend__parameterized0' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_mac__parameterized0' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:824]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_mac__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:824]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend__parameterized1' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_mac__parameterized1' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:824]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_round' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:708]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_get_round_addend__parameterized2' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:642]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized4' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr_no__parameterized3' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:518]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_radd_sub_sclr__parameterized3' (304#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:572]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_round' (305#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:708]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay__parameterized2' (305#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:325]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_max_sat' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:913]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized5' (305#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_max_sat' (306#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:913]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_min_sat' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:952]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized6' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_delay_sclr__parameterized6' (306#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_min_sat' (307#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:952]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycrcb_core' (308#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:5339]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_axis_output_buffer' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4610]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_6_synch_fifo_fallthru' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4085]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4239]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_synch_fifo_fallthru' (309#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4085]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_6_axis_output_buffer' (310#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4610]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycrcb_top' (311#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6047]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb' (312#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6475]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_rgb2ycrcb_0_0' (313#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_rgb2ycrcb_0_0/synth/embv_p1300c_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-3491] module 'embv_p1300c_v_tc_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tc_0_0/synth/embv_p1300c_v_tc_0_0.vhd:59' bound to instance 'v_tc_0' of component 'embv_p1300c_v_tc_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:6119]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tc_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tc_0_0/synth/embv_p1300c_v_tc_0_0.vhd:74]
INFO: [Synth 8-3491] module 'v_tc' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7275' bound to instance 'U0' of component 'v_tc' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tc_0_0/synth/embv_p1300c_v_tc_0_0.vhd:228]
INFO: [Synth 8-638] synthesizing module 'v_tc' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7486]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized3' (313#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4549]
INFO: [Synth 8-638] synthesizing module 'tc_top' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6113]
INFO: [Synth 8-638] synthesizing module 'tc_generator' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:938]
INFO: [Synth 8-256] done synthesizing module 'tc_generator' (314#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:938]
INFO: [Synth 8-256] done synthesizing module 'tc_top' (315#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6113]
INFO: [Synth 8-256] done synthesizing module 'v_tc' (316#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7486]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tc_0_0' (317#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tc_0_0/synth/embv_p1300c_v_tc_0_0.vhd:74]
INFO: [Synth 8-3491] module 'embv_p1300c_v_tpg_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/synth/embv_p1300c_v_tpg_0_0.v:57' bound to instance 'v_tpg_0' of component 'embv_p1300c_v_tpg_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:6132]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/synth/embv_p1300c_v_tpg_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg.v:55]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_CTRL_s_axi' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_CTRL_s_axi.v:323]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_CTRL_s_axi' (318#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgBackground' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgBackground.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:71]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:31]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:32]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom' (319#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit' (320#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:71]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8ns_15_2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8ns_15_2.v:29]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8ns_15_2_MulnS_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8ns_15_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8ns_15_2_MulnS_0' (321#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8ns_15_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8ns_15_2' (322#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8ns_15_2.v:29]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_9ns_16_2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_9ns_16_2.v:29]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_9ns_16_2_MulnS_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_9ns_16_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_9ns_16_2_MulnS_1' (323#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_9ns_16_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_9ns_16_2' (324#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_9ns_16_2.v:29]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6ns_14_2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6ns_14_2.v:29]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6ns_14_2_MulnS_2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6ns_14_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6ns_14_2_MulnS_2' (325#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6ns_14_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6ns_14_2' (326#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6ns_14_2.v:29]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_7s_15_2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_7s_15_2.v:29]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_7s_15_2_MulnS_3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_7s_15_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_7s_15_2_MulnS_3' (327#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_7s_15_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_7s_15_2' (328#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_7s_15_2.v:29]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8s_16_2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8s_16_2.v:29]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8s_16_2_MulnS_4' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8s_16_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8s_16_2_MulnS_4' (329#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8s_16_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8s_16_2' (330#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_8s_16_2.v:29]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6s_14_2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6s_14_2.v:29]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6s_14_2_MulnS_5' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6s_14_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6s_14_2_MulnS_5' (331#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6s_14_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6s_14_2' (332#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_8ns_6s_14_2.v:29]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:824]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow' (333#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom' (334#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray' (335#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_reg_int_s' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_reg_int_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_reg_int_s' (336#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_reg_int_s.v:10]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_0' (337#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1' (338#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:34]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_DSP48_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_DSP48_1' (339#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1' (340#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:34]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_DSP48_2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_DSP48_2' (341#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1' (342#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1.v:14]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_3' (343#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1' (344#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_27_1.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:643]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate' (345#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray_rom' (346#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray' (347#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232_rom' (348#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232' (349#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r232.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229_rom' (350#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229' (351#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y229.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235_rom' (352#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235' (353#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g235.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223_rom' (354#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223' (355#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v223.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226_rom' (356#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226' (357#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u226.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238_rom' (358#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238' (359#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b238.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:657]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:713]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:721]
WARNING: [Synth 8-3936] Found unconnected internal register 'vBarSel_1_loc_2_phi_fu_196_p8_reg' and it is trimmed from '5' to '1' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:567]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard' (360#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray_rom' (361#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray' (362#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:569]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:571]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:573]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:700]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars' (363#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom' (364#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1' (365#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom' (366#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1' (367#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:357]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:363]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:444]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch' (368#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternColorBars' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:461]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:463]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:465]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:519]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:557]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternColorBars' (369#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternColorBars.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternVerticalRamp' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternVerticalRamp.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternVerticalRamp.v:193]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternVerticalRamp' (370#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternVerticalRamp.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom' (371#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv' (372#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:247]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:249]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue' (373#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlue.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom' (374#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv' (375#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:247]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:249]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen' (376#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidGreen.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternVerticalHorizontalRa' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternVerticalHorizontalRa.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternVerticalHorizontalRa.v:169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternVerticalHorizontalRa.v:171]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternVerticalHorizontalRa' (377#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternVerticalHorizontalRa.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv_rom' (378#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv' (379#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed_redYuv.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:247]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:253]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed' (380#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidRed.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidWhite' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidWhite.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidWhite.v:223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidWhite.v:225]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidWhite.v:238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidWhite.v:242]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidWhite' (381#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidWhite.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlack' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlack.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlack.v:221]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlack.v:223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlack.v:238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlack.v:240]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlack' (382#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternSolidBlack.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPRBS' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPRBS.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPRBS.v:261]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPRBS' (383#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPRBS.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternHorizontalRamp' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternHorizontalRamp.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternHorizontalRamp.v:165]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternHorizontalRamp.v:167]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternHorizontalRamp' (384#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternHorizontalRamp.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTemporalRamp' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTemporalRamp.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTemporalRamp.v:74]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTemporalRamp' (385#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTemporalRamp.v:48]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgBackground' (386#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgBackground.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgForeground' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgForeground.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:424]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:428]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:505]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:539]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox' (387#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom' (388#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2' (389#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:279]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:281]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:283]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:291]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair' (390#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHair.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternMask' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternMask.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternMask.v:89]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternMask.v:91]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternMask.v:93]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternMask' (391#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternMask.v:48]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_tpgForeground' (392#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgForeground.v:48]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp_rom' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:9]
INFO: [Synth 8-3876] $readmem data file './embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp_rom.dat' is read successfully [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:24]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp_rom' (393#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:9]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp' (394#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:43]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_reg_unsigned_short_s' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_reg_unsigned_short_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_reg_unsigned_short_s' (395#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_reg_unsigned_short_s.v:10]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mux_3to1_sel2_8_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mux_3to1_sel2_8_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_mux_3to1_sel2_8_1' (396#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_mux_3to1_sel2_8_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo.v:681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo.v:683]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo' (397#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V_shiftReg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V_shiftReg' (398#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V' (399#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V_shiftReg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V_shiftReg' (400#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V' (401#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V_shiftReg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V_shiftReg' (402#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V' (403#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V_shiftReg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V_shiftReg' (404#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V' (405#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V_shiftReg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V_shiftReg' (406#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V' (407#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V_shiftReg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V_shiftReg' (408#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V' (409#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:45]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0_v_tpg' (410#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg.v:55]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_tpg_0_0' (411#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/synth/embv_p1300c_v_tpg_0_0.v:57]
INFO: [Synth 8-3491] module 'embv_p1300c_v_vid_in_axi4s_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_vid_in_axi4s_0_0/synth/embv_p1300c_v_vid_in_axi4s_0_0.v:57' bound to instance 'v_vid_in_axi4s_0' of component 'embv_p1300c_v_vid_in_axi4s_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:6164]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_v_vid_in_axi4s_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_vid_in_axi4s_0_0/synth/embv_p1300c_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0.v:73]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_1_formatter' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v:64]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_1_formatter' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v:64]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_1_coupler' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v:63]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized15' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized24' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized24' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized16' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized14' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized25' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized25' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized16' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized16' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized14' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized3' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:15575]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized3' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized3' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized3' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized7' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized14' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized7' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized8' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized8' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized9' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized9' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized10' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized10' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized11' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized11' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized7' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized12' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized27' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized27' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized28' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized28' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized2' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized3' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized3' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized12' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized12' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized12' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized2' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized29' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized29' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized30' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized30' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized2' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags__parameterized1' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized12' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized16' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized16' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized14' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized16' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized12' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized15' (412#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
WARNING: [Synth 8-350] instance 'FIFO_INST' of module 'fifo_generator_v13_0_1' requires 231 connections, but only 116 given [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v:382]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_1_coupler' (413#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_1' (414#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0.v:73]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_v_vid_in_axi4s_0_0' (415#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_vid_in_axi4s_0_0/synth/embv_p1300c_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-3491] module 'embv_p1300c_xlconstant_0_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_xlconstant_0_0/sim/embv_p1300c_xlconstant_0_0.vhd:29' bound to instance 'xlconstant_0' of component 'embv_p1300c_xlconstant_0_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:6195]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_xlconstant_0_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_xlconstant_0_0/sim/embv_p1300c_xlconstant_0_0.vhd:35]
INFO: [Synth 8-3491] module 'xlconstant' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_xlconstant_0_0/sim/embv_p1300c_xlconstant_0_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (416#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_xlconstant_0_0' (417#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_xlconstant_0_0/sim/embv_p1300c_xlconstant_0_0.vhd:35]
INFO: [Synth 8-3491] module 'embv_p1300c_xlconstant_1_0' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_xlconstant_1_0/sim/embv_p1300c_xlconstant_1_0.vhd:29' bound to instance 'xlconstant_1' of component 'embv_p1300c_xlconstant_1_0' [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:6199]
INFO: [Synth 8-638] synthesizing module 'embv_p1300c_xlconstant_1_0' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_xlconstant_1_0/sim/embv_p1300c_xlconstant_1_0.vhd:35]
INFO: [Synth 8-3491] module 'xlconstant' declared at 'f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_xlconstant_1_0/sim/embv_p1300c_xlconstant_1_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (417#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_xlconstant_1_0' (418#1) [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_xlconstant_1_0/sim/embv_p1300c_xlconstant_1_0.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c' (419#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c.vhd:4152]
INFO: [Synth 8-256] done synthesizing module 'embv_p1300c_wrapper' (420#1) [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/hdl/embv_p1300c_wrapper.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:23:40 ; elapsed = 00:27:42 . Memory (MB): peak = 1056.652 ; gain = 885.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[71] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[70] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[69] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[68] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[67] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[66] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[65] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[64] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[63] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[62] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[61] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[60] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[59] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[58] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[57] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[56] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[55] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[54] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[53] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[52] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[51] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[50] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[49] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[48] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[47] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[46] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[45] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[44] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[43] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[42] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[41] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[40] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[39] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[38] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[37] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[36] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[35] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[34] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[33] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[32] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[31] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[30] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[29] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[28] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[27] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[26] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[25] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[24] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[23] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[22] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[21] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[20] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[19] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[18] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \v7_bi_fifo.fblk :INT_CLK to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32005]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[71] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[70] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[69] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[68] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[67] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[66] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[65] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[64] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[63] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[62] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[61] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[60] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[59] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[58] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[57] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[56] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[55] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[54] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[53] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[52] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[51] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[50] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[49] to constant 0 [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:23:47 ; elapsed = 00:27:51 . Memory (MB): peak = 1056.652 ; gain = 885.902
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1359 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'embv_p1300c_i/clk_wiz_0/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_clk_wiz_0_0/embv_p1300c_clk_wiz_0_0_clk_wiz.v:76]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/embv_p1300c_processing_system7_0_0.xdc] for cell 'embv_p1300c_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/embv_p1300c_processing_system7_0_0.xdc] for cell 'embv_p1300c_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_processing_system7_0_0/embv_p1300c_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_p1300c_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_p1300c_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_0_0/embv_p1300c_axi_vdma_0_0.xdc] for cell 'embv_p1300c_i/axi_vdma_0/U0'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_0_0/embv_p1300c_axi_vdma_0_0.xdc] for cell 'embv_p1300c_i/axi_vdma_0/U0'
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_1_0/embv_p1300c_axi_vdma_1_0.xdc] for cell 'embv_p1300c_i/axi_vdma_1/U0'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_1_0/embv_p1300c_axi_vdma_1_0.xdc] for cell 'embv_p1300c_i/axi_vdma_1/U0'
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_clk_wiz_0_0/embv_p1300c_clk_wiz_0_0_board.xdc] for cell 'embv_p1300c_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_clk_wiz_0_0/embv_p1300c_clk_wiz_0_0_board.xdc] for cell 'embv_p1300c_i/clk_wiz_0/inst'
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_clk_wiz_0_0/embv_p1300c_clk_wiz_0_0.xdc] for cell 'embv_p1300c_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_clk_wiz_0_0/embv_p1300c_clk_wiz_0_0.xdc] for cell 'embv_p1300c_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_clk_wiz_0_0/embv_p1300c_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_p1300c_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_p1300c_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_108M_0/embv_p1300c_rst_processing_system7_0_108M_0_board.xdc] for cell 'embv_p1300c_i/rst_processing_system7_0_108M'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_108M_0/embv_p1300c_rst_processing_system7_0_108M_0_board.xdc] for cell 'embv_p1300c_i/rst_processing_system7_0_108M'
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_108M_0/embv_p1300c_rst_processing_system7_0_108M_0.xdc] for cell 'embv_p1300c_i/rst_processing_system7_0_108M'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_108M_0/embv_p1300c_rst_processing_system7_0_108M_0.xdc] for cell 'embv_p1300c_i/rst_processing_system7_0_108M'
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_149M_0/embv_p1300c_rst_processing_system7_0_149M_0_board.xdc] for cell 'embv_p1300c_i/rst_processing_system7_0_149M'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_149M_0/embv_p1300c_rst_processing_system7_0_149M_0_board.xdc] for cell 'embv_p1300c_i/rst_processing_system7_0_149M'
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_149M_0/embv_p1300c_rst_processing_system7_0_149M_0.xdc] for cell 'embv_p1300c_i/rst_processing_system7_0_149M'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_149M_0/embv_p1300c_rst_processing_system7_0_149M_0.xdc] for cell 'embv_p1300c_i/rst_processing_system7_0_149M'
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_76M_0/embv_p1300c_rst_processing_system7_0_76M_0_board.xdc] for cell 'embv_p1300c_i/rst_processing_system7_0_76M'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_76M_0/embv_p1300c_rst_processing_system7_0_76M_0_board.xdc] for cell 'embv_p1300c_i/rst_processing_system7_0_76M'
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_76M_0/embv_p1300c_rst_processing_system7_0_76M_0.xdc] for cell 'embv_p1300c_i/rst_processing_system7_0_76M'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_rst_processing_system7_0_76M_0/embv_p1300c_rst_processing_system7_0_76M_0.xdc] for cell 'embv_p1300c_i/rst_processing_system7_0_76M'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [F:/Avnet/hdl/Projects/embv_p1300c/embv_python1300.xdc]
INFO: [Timing 38-2] Deriving generated clocks [F:/Avnet/hdl/Projects/embv_p1300c/embv_python1300.xdc:109]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_embv_python1300c_fb_clk_wiz_0_0'. [F:/Avnet/hdl/Projects/embv_p1300c/embv_python1300.xdc:109]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [F:/Avnet/hdl/Projects/embv_p1300c/embv_python1300.xdc:109]
WARNING: [Vivado 12-627] No clocks matched 'vita_clk_div4_l_n_0_1'. [F:/Avnet/hdl/Projects/embv_p1300c/embv_python1300.xdc:109]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [F:/Avnet/hdl/Projects/embv_p1300c/embv_python1300.xdc:109]
Finished Parsing XDC File [F:/Avnet/hdl/Projects/embv_p1300c/embv_python1300.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/Avnet/hdl/Projects/embv_p1300c/embv_python1300.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/embv_p1300c_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Avnet/hdl/Projects/embv_p1300c/embv_python1300.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_p1300c_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_p1300c_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_p1300c_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_p1300c_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_cfa_0_0/embv_p1300c_v_cfa_0_0_clocks.xdc] for cell 'embv_p1300c_i/v_cfa_0/U0'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_cfa_0_0/embv_p1300c_v_cfa_0_0_clocks.xdc] for cell 'embv_p1300c_i/v_cfa_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_cfa_0_0/embv_p1300c_v_cfa_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_p1300c_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_p1300c_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_cresample_0_0/embv_p1300c_v_cresample_0_0_clocks.xdc] for cell 'embv_p1300c_i/v_cresample_0/U0'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_cresample_0_0/embv_p1300c_v_cresample_0_0_clocks.xdc] for cell 'embv_p1300c_i/v_cresample_0/U0'
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_osd_0_0/embv_p1300c_v_osd_0_0_clocks.xdc] for cell 'embv_p1300c_i/v_osd_0/U0'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_osd_0_0/embv_p1300c_v_osd_0_0_clocks.xdc] for cell 'embv_p1300c_i/v_osd_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_osd_0_0/embv_p1300c_v_osd_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_p1300c_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_p1300c_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_rgb2ycrcb_0_0/embv_p1300c_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'embv_p1300c_i/v_rgb2ycrcb_0/U0'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_rgb2ycrcb_0_0/embv_p1300c_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'embv_p1300c_i/v_rgb2ycrcb_0/U0'
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tc_0_0/embv_p1300c_v_tc_0_0_clocks.xdc] for cell 'embv_p1300c_i/v_tc_0/U0'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tc_0_0/embv_p1300c_v_tc_0_0_clocks.xdc] for cell 'embv_p1300c_i/v_tc_0/U0'
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/embv_p1300c_v_tpg_0_0.xdc] for cell 'embv_p1300c_i/v_tpg_0/inst'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/embv_p1300c_v_tpg_0_0.xdc] for cell 'embv_p1300c_i/v_tpg_0/inst'
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_0_0/embv_p1300c_axi_vdma_0_0_clocks.xdc] for cell 'embv_p1300c_i/axi_vdma_0/U0'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_0_0/embv_p1300c_axi_vdma_0_0_clocks.xdc] for cell 'embv_p1300c_i/axi_vdma_0/U0'
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_1_0/embv_p1300c_axi_vdma_1_0_clocks.xdc] for cell 'embv_p1300c_i/axi_vdma_1/U0'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_axi_vdma_1_0/embv_p1300c_axi_vdma_1_0_clocks.xdc] for cell 'embv_p1300c_i/axi_vdma_1/U0'
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_axi4s_vid_out_0_0/embv_p1300c_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'embv_p1300c_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_axi4s_vid_out_0_0/embv_p1300c_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'embv_p1300c_i/v_axi4s_vid_out_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_axi4s_vid_out_0_0/embv_p1300c_v_axi4s_vid_out_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_p1300c_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_p1300c_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_vid_in_axi4s_0_0/embv_p1300c_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'embv_p1300c_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_vid_in_axi4s_0_0/embv_p1300c_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'embv_p1300c_i/v_vid_in_axi4s_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_vid_in_axi4s_0_0/embv_p1300c_v_vid_in_axi4s_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_p1300c_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_p1300c_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_auto_cc_0/embv_p1300c_auto_cc_0_clocks.xdc] for cell 'embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_auto_cc_0/embv_p1300c_auto_cc_0_clocks.xdc] for cell 'embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_auto_cc_0/embv_p1300c_auto_cc_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_p1300c_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_p1300c_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1246 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  FDR => FDRE: 1236 instances
  FIFO18 => FIFO18E1: 5 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1274.195 ; gain = 1.016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:25:21 ; elapsed = 00:30:53 . Memory (MB): peak = 1275.047 ; gain = 1104.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:25:21 ; elapsed = 00:30:53 . Memory (MB): peak = 1275.047 ; gain = 1104.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for embv_p1300c_i/processing_system7_0/inst. (constraint file  F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_cfa_0/U0. (constraint file  F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc, line 97).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_cresample_0/U0. (constraint file  F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc, line 102).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_osd_0/U0. (constraint file  F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc, line 107).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_rgb2ycrcb_0/U0. (constraint file  F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc, line 112).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_tc_0/U0. (constraint file  F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_tpg_0/inst. (constraint file  F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc, line 122).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/axi_vdma_0/U0. (constraint file  F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc, line 129).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/axi_vdma_1/U0. (constraint file  F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc, line 137).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/clk_wiz_0/inst. (constraint file  F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc, line 147).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_axi4s_vid_out_0/inst. (constraint file  F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc, line 181).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_vid_in_axi4s_0/inst. (constraint file  F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc, line 186).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst. (constraint file  F:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.runs/synth_1/dont_touch.xdc, line 195).
Applied set_property DONT_TOUCH = true for embv_p1300c_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/avnet_hdmi_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/axi_vdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/axis_tdata_subset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/onsemi_python_cam_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/onsemi_python_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/processing_system7_0_axi_periph/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/rst_processing_system7_0_108M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/rst_processing_system7_0_149M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/rst_processing_system7_0_76M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_cfa_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_cresample_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_osd_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_rgb2ycrcb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_tpg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_p1300c_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:25:22 ; elapsed = 00:30:59 . Memory (MB): peak = 1275.047 ; gain = 1104.297
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'vblank_d_reg' and it is trimmed from '5' to '4' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/adv7511_embed_syncs.vhd:93]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:231]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address5" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address6" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address7" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8414]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1714]
INFO: [Synth 8-5546] ROM "sig_token_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_offset_cntr_eq_max" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1309]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:734]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8414]
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_num_set" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "lvar_num_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_offset_cntr_eq_max" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:764]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:764]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:3430]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:3998]
INFO: [Synth 8-802] inferred FSM for state register 'TriggerState_reg' in module 'triggergenerator'
INFO: [Synth 8-5544] ROM "TriggerState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DeA1_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'lockedmonitorstate_reg' in module 'iserdes_clocks'
INFO: [Synth 8-5544] ROM "lockedmonitorstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lockedmonitorstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'syncstate_reg' in module 'iserdes_sync'
INFO: [Synth 8-802] inferred FSM for state register 'spi_seq_reg' in module 'spi_seq'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'clockstate_reg' in module 'spi_lowlevel'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clockstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'v_axi4s_vid_out_v4_0_1_sync'
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[5][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4981]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[6][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4981]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4981]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:1666]
INFO: [Synth 8-5547] Trying to map ROM "sp_rom" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "sp_rom" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cresample_v4_0/hdl/v_cresample_v4_0_vh_rfs.vhd:3010]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[52].GEN_MUX_REG.data_out_reg_reg[52][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[53].GEN_MUX_REG.data_out_reg_reg[53][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[54].GEN_MUX_REG.data_out_reg_reg[54][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[55].GEN_MUX_REG.data_out_reg_reg[55][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[56].GEN_MUX_REG.data_out_reg_reg[56][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[57].GEN_MUX_REG.data_out_reg_reg[57][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[58].GEN_MUX_REG.data_out_reg_reg[58][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[59].GEN_MUX_REG.data_out_reg_reg[59][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[60].GEN_MUX_REG.data_out_reg_reg[60][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[61].GEN_MUX_REG.data_out_reg_reg[61][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[62].GEN_MUX_REG.data_out_reg_reg[62][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4368]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[2][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5037]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[17][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[18][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[19][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[20][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[21][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[22][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[23][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[24][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[25][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[26][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[27][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[28][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[29][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[30][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[31][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[32][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[33][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[34][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[35][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[37][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5064]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_osd_v6_0/hdl/v_osd_v6_0_vh_rfs.vhd:1077]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1973]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1168]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1179]
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:770]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:764]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:762]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:716]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:770]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:764]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:762]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:716]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:770]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:764]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:762]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:716]
INFO: [Synth 8-5546] ROM "tmp_fu_122_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp3_fu_443_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_11_fu_223_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_217_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:401]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:649]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:649]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_phiprechg_vBarSel_1_loc_2_reg_192pp0_it1_reg' and it is trimmed from '5' to '1' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:370]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCheckerBoard.v:649]
INFO: [Synth 8-5546] ROM "tmp_91_fu_290_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_90_fu_284_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_84_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:384]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:630]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:630]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternTartanColorBars.v:630]
INFO: [Synth 8-5546] ROM "tmp_32_fu_286_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_31_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_26_fu_268_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternCrossHatch.v:251]
INFO: [Synth 8-5546] ROM "tmp_69_fu_240_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_70_fu_246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_59_fu_206_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_76_fu_187_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_fu_181_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_77_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_76_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_50_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_54_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_40_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_24_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:503]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:505]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:483]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:481]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:483]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:481]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:483]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternBox.v:481]
INFO: [Synth 8-5546] ROM "tmp_s_fu_253_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_73_fu_110_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_498_reg' and it is trimmed from '16' to '12' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_MultiPixStream2AXIvideo.v:434]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               trig0high |                              001 |                              001
                trig0low |                              010 |                              010
               trig1high |                              011 |                              011
                trig1low |                              100 |                              100
               trig2high |                              101 |                              101
                trig2low |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TriggerState_reg' using encoding 'sequential' in module 'triggergenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                             0000
            assertreset2 |                          0000010 |                             0100
             waitlocked2 |                          0000100 |                             0101
            checklocked2 |                          0001000 |                             0110
            assertreset3 |                          0010000 |                             0111
             waitlocked3 |                          0100000 |                             1000
            checklocked3 |                          1000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lockedmonitorstate_reg' using encoding 'one-hot' in module 'iserdes_clocks'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           waitdatavalid |                               01 |                               01
              waitreqlow |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncstate_reg' using encoding 'sequential' in module 'iserdes_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
          read_en_active |                             0001 |                             0101
         read_en_active2 |                             0010 |                             0110
            getfifovalue |                             0011 |                             0111
               waitsync1 |                             0100 |                             0001
          waitsync1first |                             0101 |                             0010
               waitsync2 |                             0110 |                             0011
               dospicomm |                             0111 |                             1000
      wait_spi_comm_busy |                             1000 |                             1001
  wait_spi_comm_busy_off |                             1001 |                             1010
        check_fifo_empty |                             1010 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_seq_reg' using encoding 'sequential' in module 'spi_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  bridge |                              001 |                              001
               cs_active |                              010 |                              010
           first_clk_low |                              011 |                              011
                clk_high |                              100 |                              100
           enable_active |                              101 |                              110
                 clk_low |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockstate_reg' using encoding 'sequential' in module 'spi_lowlevel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             C_SYNC_IDLE |                             0000 |                             0000
    C_SYNC_CALN_SOF_FIFO |                             0001 |                             0010
     C_SYNC_CALN_SOF_VTG |                             0010 |                             0001
      C_SYNC_FALN_ACTIVE |                             0011 |                             0111
 C_SYNC_FALN_EOL_LEADING |                             0100 |                             0011
 C_SYNC_FALN_EOL_LAGGING |                             0101 |                             0100
 C_SYNC_FALN_SOF_LEADING |                             0110 |                             0101
 C_SYNC_FALN_SOF_LAGGING |                             0111 |                             0110
        C_SYNC_FALN_LOCK |                             1000 |                             1000
 C_SYNC_LALN_EOL_LEADING |                             1001 |                             1001
 C_SYNC_LALN_EOL_LAGGING |                             1010 |                             1010
 C_SYNC_LALN_SOF_LEADING |                             1011 |                             1011
 C_SYNC_LALN_SOF_LAGGING |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'v_axi4s_vid_out_v4_0_1_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:26:11 ; elapsed = 00:31:55 . Memory (MB): peak = 1275.047 ; gain = 1104.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |avnet_hdmi_out__GC0                  |           1|       571|
|2     |axi_vdma                             |           2|     16453|
|3     |embv_p1300c_clk_wiz_0_0_clk_wiz__GC0 |           1|         3|
|4     |iserdes_clocks__GC0                  |           1|       473|
|5     |iserdes_core__GC0                    |           1|         5|
|6     |iserdes_datadeser__GC0               |           1|      3088|
|7     |iserdes_interface__GC0               |           1|        32|
|8     |onsemi_vita_cam_core__GC0            |           1|     22685|
|9     |onsemi_vita_cam_v3_1_S00_AXI__GC0    |           1|      9403|
|10    |onsemi_vita_spi_core__GC0            |           1|      1172|
|11    |onsemi_vita_spi_v3_1_S00_AXI__GC0    |           1|      1040|
|12    |embv_p1300c__GCB0                    |           1|     30922|
|13    |embv_p1300c__GCB1                    |           1|      4629|
|14    |embv_p1300c__GCB2                    |           1|     33909|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:26:14 ; elapsed = 00:31:58 . Memory (MB): peak = 1275.047 ; gain = 1104.297
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:714]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:716]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:764]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:762]
INFO: [Synth 8-5546] ROM "icmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_122_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp3_fu_443_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'embed_syncs_l/vblank_d_reg' and it is trimmed from '4' to '3' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/avnet/avnet_hdmi_out_v3_1/hdl/vhdl/adv7511_embed_syncs.vhd:93]
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:234]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:229]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15:0]' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:944]
INFO: [Synth 8-5545] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-5545] ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:691]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:754]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:780]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:781]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:1287]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:1320]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:1321]
INFO: [Synth 8-4471] merging register 'ar_reg[8:0]' into 'ar_reg[8:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:864]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:865]
INFO: [Synth 8-4471] merging register 'ar_reg[10:0]' into 'ar_reg[10:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:864]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:865]
INFO: [Synth 8-4471] merging register 'ar_reg[10:0]' into 'ar_reg[10:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:864]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:865]
WARNING: [Synth 8-115] binding instance 'i_3_57' in module 'partition' to reference 'logic__6354' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3_58' in module 'partition' to reference 'logic__6355' which has no pins
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:661]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:662]
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:661]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:662]
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:661]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:662]
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:661]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:662]
INFO: [Synth 8-4471] merging register 'br_reg[10:0]' into 'br_reg[10:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:662]
INFO: [Synth 8-4471] merging register 'ar_reg[11:0]' into 'ar_reg[11:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:661]
INFO: [Synth 8-4471] merging register 'br_reg[10:0]' into 'br_reg[10:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:662]
INFO: [Synth 8-4471] merging register 'ar_reg[11:0]' into 'ar_reg[11:0]' [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/v_cfa_v7_0/hdl/v_cfa_v7_0_vh_rfs.vhd:661]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15802]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10672]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15802]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10672]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:716]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:714]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:764]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow.v:762]
INFO: [Synth 8-5546] ROM "icmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_int_s_fu_178/ap_return_reg' and it is trimmed from '31' to '16' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_reg_int_s.v:34]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_unsigned_short_s_fu_243/ap_return_reg' and it is trimmed from '16' to '12' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_reg_unsigned_short_s.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_unsigned_short_s_fu_249/ap_return_reg' and it is trimmed from '16' to '12' bits. [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ip/embv_p1300c_v_tpg_0_0/hdl/verilog/embv_p1300c_v_tpg_0_0_v_tpg_reg_unsigned_short_s.v:63]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:26:50 ; elapsed = 00:32:36 . Memory (MB): peak = 1275.047 ; gain = 1104.297
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:26:50 ; elapsed = 00:32:36 . Memory (MB): peak = 1275.047 ; gain = 1104.297

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |avnet_hdmi_out__GC0                  |           1|       633|
|2     |axi_vdma                             |           2|     16636|
|3     |embv_p1300c_clk_wiz_0_0_clk_wiz__GC0 |           1|         3|
|4     |iserdes_clocks__GC0                  |           1|       471|
|5     |iserdes_core__GC0                    |           5|         5|
|6     |iserdes_datadeser__GC0               |           5|      3162|
|7     |iserdes_interface__GC0               |           1|        31|
|8     |onsemi_vita_cam_core__GC0            |           1|     17570|
|9     |onsemi_vita_cam_v3_1_S00_AXI__GC0    |           1|     10448|
|10    |onsemi_vita_spi_core__GC0            |           1|      1122|
|11    |onsemi_vita_spi_v3_1_S00_AXI__GC0    |           1|      1037|
|12    |embv_p1300c__GCB0                    |           1|     32060|
|13    |embv_p1300c__GCB1                    |           1|      4241|
|14    |embv_p1300c__GCB2                    |           1|     36702|
+------+-------------------------------------+------------+----------+
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_control/active_delay_i_reg ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/field_id_reg ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][31] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][30] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][29] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][28] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][27] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][26] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][25] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][24] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][23] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][22] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][21] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][20] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][19] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][18] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][17] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][16] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][15] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][14] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][13] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][12] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][11] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][10] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][9] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][8] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][7] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][6] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][4] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][3] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][2] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][1] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][0] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][31] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][30] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][29] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][15] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][14] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][13] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][31] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][30] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][29] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][28] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][27] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][26] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][25] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][24] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][23] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][22] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][21] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][20] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][19] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][18] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][17] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][16] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][15] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][14] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][13] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][12] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][11] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][9] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][8] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][7] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][6] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][5] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][4] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][2] ) is unused and will be removed from module video_ctrl.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[0] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[20] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[1] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[21] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[2] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[22] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[3] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[23] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[4] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[24] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[5] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[25] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[6] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[26] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[7] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[27] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[8] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[28] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[9] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[29] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[10] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[30] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[11] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[31] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[12] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[32] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[13] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[33] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[14] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[34] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/video_data_d1_reg[15] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[35] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/vblank_d_reg[1] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[38] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\embed_syncs_l/hblank_d_reg[1] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[37] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[0] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[1] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[1] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[2] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[2] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[3] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[3] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[4] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[4] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[5] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[5] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[6] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[6] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[7] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[7] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[8] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[8] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[9] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[9] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[10] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[10] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[11] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[11] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[12] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[12] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[13] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[13] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[14] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[14] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[15] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\hdmio_video_t_reg[15] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/hdmio_spdif_t_reg'
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[17] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[18] '
INFO: [Synth 8-3886] merging instance 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[18] ' (FD) to 'embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[39] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/avnet_hdmi_out_0/U0i_3_0/\debug_o_reg[39] )
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[8] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[64] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[65] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[65] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[66] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[66] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[68] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[68] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[69] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[69] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[70] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[70] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[71] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[71] )
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[65] ' (FDE) to 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[64] ' (FDE) to 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[31] ' (FDE) to 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30] ' (FDE) to 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[2] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\num_fstore_minus1_reg[0] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[3] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\num_fstore_minus1_reg[0] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[4] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\num_fstore_minus1_reg[0] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[3] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[4] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[4] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[5] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[3] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[5] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[4] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[5] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[4] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\num_fstore_minus1_reg[0] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[2] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\num_fstore_minus1_reg[0] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[3] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\num_fstore_minus1_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I /\I_DMA_REGISTER/GEN_FOR_NO_FLUSH.fsize_err_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[31] )
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\num_fstore_minus1_reg[3] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\num_fstore_minus1_reg[0] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\num_fstore_minus1_reg[4] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\num_fstore_minus1_reg[0] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\num_fstore_minus1_reg[0] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\num_fstore_minus1_reg[2] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\I_STS_MNGR/ftch_idle_d1_reg ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\num_fstore_minus1_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\num_fstore_minus1_reg[2] )
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\num_fstore_minus1_reg[3] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\num_fstore_minus1_reg[0] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\num_fstore_minus1_reg[4] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\num_fstore_minus1_reg[0] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\num_fstore_minus1_reg[2] ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\num_fstore_minus1_reg[0] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\I_STS_MNGR/ftch_idle_d1_reg ' (FDR) to 'axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\num_fstore_minus1_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\num_fstore_minus1_reg[0] )
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg_reg ' (FD) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_reg[0] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_reg[1] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[65] ' (FDE) to 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[64] ' (FDE) to 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[31] ' (FDE) to 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[30] ' (FDE) to 'axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[4] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[4] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[5] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[5] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[6] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[6] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[7] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[7] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[8] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[8] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[9] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[9] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[10] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[10] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[11] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[11] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[12] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[12] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[13] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[13] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[14] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[14] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[15] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[15] )
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_reg_out_reg[0] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[1] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg ' (FD) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg ' (FD) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg ' (FDS) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg ' (FD) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg ' (FDS) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg ' (FD) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg ' (FDS) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/I_AXI_DMA_INTRPT/\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg )
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[8] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[9] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[10] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[11] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7] '
INFO: [Synth 8-3886] merging instance 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[12] ' (FDRE) to 'axi_vdma:/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF /sig_stop_request_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I /\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_stop_request_reg )
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (\GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_core_insti_3_12/vita_remapper/\WINDOW_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_core_insti_3_12/\debug_video_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_core_insti_3_12/\debug_triggen_o_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_core_insti_3_12/\debug_iserdes_o_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_core_insti_3_12/vita_remapper/\WINDOW_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_core_insti_3_12/vita_remapper/\WINDOW_r2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_core_insti_3_12/vita_remapper/\WINDOW_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_core_insti_3_12/\debug_decoder_o_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_core_insti_3_12/vita_remapper/\WINDOW_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_core_insti_3_12/\debug_decoder_o_reg[186] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\slv_reg3_r1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_3_13/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spicore_insti_3_0/\vita_spi/the_spi_seq/synctriggers_prev_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spicore_insti_3_0/\vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spicore_insti_3_0/\vita_spi/the_spi_seq/BUSY_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spicore_insti_3_0/\debug_spi_o_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_3_1/\slv_reg4_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_3_1/\slv_reg4_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_3_1/\slv_reg4_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_3_1/\slv_reg4_r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_3_1/\slv_reg4_r1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_3_1/\slv_reg4_r1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_3_1/\slv_reg4_r1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_3_1/\slv_reg4_r1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_3_1/\slv_reg4_r1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_3_1/\slv_reg4_r1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_p1300c_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_3_1/\slv_reg4_r1_reg[13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:28:36 ; elapsed = 00:34:32 . Memory (MB): peak = 1275.047 ; gain = 1104.297
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:28:36 ; elapsed = 00:34:32 . Memory (MB): peak = 1275.047 ; gain = 1104.297

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |avnet_hdmi_out__GC0                  |           1|       336|
|2     |axi_vdma                             |           2|     10081|
|3     |embv_p1300c_clk_wiz_0_0_clk_wiz__GC0 |           1|         3|
|4     |iserdes_clocks__GC0                  |           1|       213|
|5     |iserdes_core__GC0                    |           5|         5|
|6     |iserdes_datadeser__GC0               |           5|      1233|
|7     |iserdes_interface__GC0               |           1|        30|
|8     |onsemi_vita_cam_core__GC0            |           1|      5774|
|9     |onsemi_vita_cam_v3_1_S00_AXI__GC0    |           1|      4039|
|10    |onsemi_vita_spi_core__GC0            |           1|       873|
|11    |onsemi_vita_spi_v3_1_S00_AXI__GC0    |           1|       511|
|12    |embv_p1300c__GCB0                    |           1|     21835|
|13    |embv_p1300c__GCB1                    |           1|      4017|
|14    |embv_p1300c__GCB2                    |           1|     26471|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'embv_p1300c_i/clk_wiz_0/inst/clk_in1' to pin 'processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O'
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:29:12 ; elapsed = 00:35:13 . Memory (MB): peak = 1401.824 ; gain = 1231.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:29:29 ; elapsed = 00:35:30 . Memory (MB): peak = 1421.891 ; gain = 1251.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |avnet_hdmi_out__GC0                   |           1|       336|
|2     |axi_vdma                              |           2|     10081|
|3     |embv_p1300c_clk_wiz_0_0_clk_wiz__GC0  |           1|         3|
|4     |iserdes_clocks__GC0                   |           1|       213|
|5     |iserdes_core__GC0                     |           5|         5|
|6     |iserdes_datadeser__GC0                |           5|      1233|
|7     |iserdes_interface__GC0                |           1|        30|
|8     |onsemi_vita_spi_core__GC0             |           1|       873|
|9     |onsemi_vita_spi_v3_1_S00_AXI__GC0     |           1|       511|
|10    |embv_p1300c__GCB0                     |           1|     21835|
|11    |embv_p1300c__GCB1                     |           1|      4017|
|12    |embv_p1300c__GCB2                     |           1|     26471|
|13    |embv_p1300c_onsemi_python_cam_0_0_GT0 |           1|      9809|
|14    |embv_p1300c_onsemi_python_cam_0_0_GT2 |           1|         2|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_3_256 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3_256 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3_381 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3_381 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/one_over/block_ram.data_o_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternRainbow_fu_331/tpgSinTableArray_9bit_U/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom_U/q0_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternRainbow_fu_331/tpgSinTableArray_9bit_U/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom_U/q0_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternRainbow_fu_331/tpgSinTableArray_9bit_U/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom_U/q1_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternZonePlate_fu_340/tpgSinTableArray_U/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom_U/q0_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternZonePlate_fu_340/tpgSinTableArray_U/embv_p1300c_v_tpg_0_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom_U/q0_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:30:23 ; elapsed = 00:36:33 . Memory (MB): peak = 1448.773 ; gain = 1278.023
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:30:23 ; elapsed = 00:36:33 . Memory (MB): peak = 1448.773 ; gain = 1278.023

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:30:23 ; elapsed = 00:36:33 . Memory (MB): peak = 1448.773 ; gain = 1278.023
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_spdif_o_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop cfa_top_inst/intcore/var_min_cfa_instance/active_to_G_delay_reg[12] is being inverted and renamed to cfa_top_inst/intcore/var_min_cfa_instance/active_to_G_delay_reg[12]_inv.
INFO: [Synth 8-5365] Flop cfa_top_inst/intcore/var_min_cfa_instance/active_to_RB_BR_delay_reg[12] is being inverted and renamed to cfa_top_inst/intcore/var_min_cfa_instance/active_to_RB_BR_delay_reg[12]_inv.
INFO: [Synth 8-5365] Flop cfa_top_inst/intcore/var_min_cfa_instance/active_to_OutMux_delay_reg[12] is being inverted and renamed to cfa_top_inst/intcore/var_min_cfa_instance/active_to_OutMux_delay_reg[12]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 3 on net \U_OSD_TOP/enable . Fanout reduced from 588 to 3 by creating 196 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13639]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13639]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13402]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13402]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13402]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13402]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7995]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7995]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7995]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7995]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12828]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12534]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12523]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11234]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11121]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11121]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12622]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12622]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12622]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12582]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13640]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12563]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12563]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12829]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12548]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12536]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12522]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8619]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [f:/Avnet/hdl/Projects/embv_p1300c/MZ7020_EMBV/embv_p1300c.srcs/sources_1/bd/embv_p1300c/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:30:31 ; elapsed = 00:36:43 . Memory (MB): peak = 1448.773 ; gain = 1278.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:30:32 ; elapsed = 00:36:43 . Memory (MB): peak = 1448.773 ; gain = 1278.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_3_0' in module 'fifo_generator_v13_0_1_synth__parameterized5' to reference 'reset_blk_ramfifo_225' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3_0' in module 'fifo_generator_v13_0_1_synth__parameterized6' to reference 'reset_blk_ramfifo__parameterized8' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3_0' in module 'fifo_generator_v13_0_1_synth__parameterized4' to reference 'reset_blk_ramfifo__parameterized5' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3_0' in module 'fifo_generator_v13_0_1_synth__parameterized3' to reference 'reset_blk_ramfifo__parameterized4' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3_0' in module 'fifo_generator_v13_0_1_synth__parameterized2' to reference 'reset_blk_ramfifo__parameterized3' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3_0' in module 'fifo_generator_v13_0_1_synth__parameterized5_346' to reference 'reset_blk_ramfifo_348' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3_0' in module 'fifo_generator_v13_0_1_synth__parameterized6_363' to reference 'reset_blk_ramfifo__parameterized8_365' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3_0' in module 'fifo_generator_v13_0_1_synth__parameterized4_416' to reference 'reset_blk_ramfifo__parameterized5_418' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3_0' in module 'fifo_generator_v13_0_1_synth__parameterized3_448' to reference 'reset_blk_ramfifo__parameterized4_450' which has no pins
WARNING: [Synth 8-115] binding instance 'i_3_0' in module 'fifo_generator_v13_0_1_synth__parameterized2_476' to reference 'reset_blk_ramfifo__parameterized3_478' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:30:48 ; elapsed = 00:37:00 . Memory (MB): peak = 1448.773 ; gain = 1278.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:30:50 ; elapsed = 00:37:02 . Memory (MB): peak = 1448.773 ; gain = 1278.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:30:52 ; elapsed = 00:37:05 . Memory (MB): peak = 1448.773 ; gain = 1278.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:30:52 ; elapsed = 00:37:05 . Memory (MB): peak = 1448.773 ; gain = 1278.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |BIBUF        |   130|
|2     |BUFG         |     5|
|3     |BUFGMUX_CTRL |     1|
|4     |BUFIO        |     1|
|5     |BUFR         |     1|
|6     |BUFR_1       |     1|
|7     |CARRY4       |  1411|
|8     |DSP48E1      |     6|
|9     |DSP48E1_1    |     8|
|10    |DSP48E1_2    |     9|
|11    |DSP48E1_4    |     1|
|12    |DSP48E1_7    |     1|
|13    |DSP48E1_8    |     1|
|14    |DSP48E1_9    |     1|
|15    |FIFO18       |     5|
|16    |FIFO36E1     |     4|
|17    |IDELAYCTRL   |     1|
|18    |IDELAYE2     |     5|
|19    |ISERDESE2    |     5|
|20    |ISERDESE2_1  |     5|
|21    |LUT1         |  2076|
|22    |LUT2         |  3677|
|23    |LUT3         |  3775|
|24    |LUT4         |  3323|
|25    |LUT5         |  2549|
|26    |LUT6         |  5330|
|27    |MUXCY        |    66|
|28    |MUXF7        |   260|
|29    |MUXF8        |    37|
|30    |ODDR         |     4|
|31    |PLLE2_ADV    |     1|
|32    |PS7          |     1|
|33    |RAM16X1D     |     3|
|34    |RAM32M       |    68|
|35    |RAM32X1D     |     1|
|36    |RAM64X1S     |     1|
|37    |RAMB18E1     |     1|
|38    |RAMB18E1_1   |     2|
|39    |RAMB18E1_2   |     2|
|40    |RAMB18E1_3   |     1|
|41    |RAMB18E1_4   |     2|
|42    |RAMB18E1_5   |     1|
|43    |RAMB36E1     |     4|
|44    |RAMB36E1_1   |     3|
|45    |RAMB36E1_2   |     4|
|46    |RAMB36E1_3   |     4|
|47    |RAMB36E1_4   |     1|
|48    |RAMB36E1_5   |     1|
|49    |RAMB36E1_6   |     1|
|50    |SRL16        |     3|
|51    |SRL16E       |  1157|
|52    |SRLC32E      |   119|
|53    |FDCE         |  2393|
|54    |FDPE         |   890|
|55    |FDR          |   672|
|56    |FDRE         | 20329|
|57    |FDSE         |   562|
|58    |IBUF         |     4|
|59    |IBUFDS       |     6|
|60    |OBUFT        |    26|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:30:52 ; elapsed = 00:37:05 . Memory (MB): peak = 1448.773 ; gain = 1278.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1394 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:41 ; elapsed = 00:31:34 . Memory (MB): peak = 1448.773 ; gain = 890.008
Synthesis Optimization Complete : Time (s): cpu = 00:30:53 ; elapsed = 00:37:07 . Memory (MB): peak = 1448.773 ; gain = 1278.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. embv_p1300c_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 3 inverter(s) to 14 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 800 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 24 instances
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  FDR => FDRE: 672 instances
  FIFO18 => FIFO18E1: 5 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 68 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  SRL16 => SRL16E: 3 instances
  SRLC32E => SRL16E: 22 instances

INFO: [Common 17-83] Releasing license: Synthesis
3494 Infos, 464 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:31:11 ; elapsed = 00:34:23 . Memory (MB): peak = 1448.773 ; gain = 1108.402
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1448.773 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.382 . Memory (MB): peak = 1448.773 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 26 12:06:28 2016...
