Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Feb 25 20:27:36 2026
| Host         : PTO0709 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3_control_sets_placed.rpt
| Design       : lab3
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           19 |
| No           | No                    | Yes                    |               7 |            4 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |              38 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------+----------------------------------------+------------------+----------------+--------------+
| Clock Signal |              Enable Signal             |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clk_BUFG    | coinEdgeDetector/E[0]                  | resetSyncronizer/rstSynchronizer/AR[0] |                2 |              4 |         2.00 |
|  clk_BUFG    | reel[2]                                | resetSyncronizer/rstSynchronizer/AR[0] |                1 |              4 |         4.00 |
|  clk_BUFG    | reel[0]                                | resetSyncronizer/rstSynchronizer/AR[0] |                1 |              4 |         4.00 |
|  clk_BUFG    | reel[1]                                | resetSyncronizer/rstSynchronizer/AR[0] |                1 |              4 |         4.00 |
|  clk_BUFG    | coinDebouncer/p_2_in                   | coinDebouncer/timer.count[14]_i_1_n_0  |                3 |              8 |         2.67 |
|  clk_BUFG    | goDebouncer/timer.count[14]_i_2__0_n_0 | goDebouncer/timer.count[14]_i_1__0_n_0 |                3 |              8 |         2.67 |
|  clk_BUFG    |                                        | resetSyncronizer/rstSynchronizer/AR[0] |                6 |             11 |         1.83 |
|  clk_BUFG    | coinDebouncer/timer.count[18]_i_1_n_0  | resetSyncronizer/rstSynchronizer/AR[0] |                2 |             11 |         5.50 |
|  clk_BUFG    | goDebouncer/timer.count[18]_i_1_n_0    | resetSyncronizer/rstSynchronizer/AR[0] |                4 |             11 |         2.75 |
|  clk_BUFG    |                                        |                                        |               19 |             48 |         2.53 |
+--------------+----------------------------------------+----------------------------------------+------------------+----------------+--------------+


