
build/microtests/10a_ops.riscv:     file format elf32-littleriscv

Contents of section .text:
 0000 93001001 13013000 b3812000 33822040  ......0... .3. @
 0010 b3a22000 33b32000 b3231100 33341100  .. .3. ..#..34..
 0020 b3942000 33d52000 b3d52040 33f62000  .. .3. ... @3. .
 0030 b3e62000 33c72000 1308f0fe 930830fe  .. .3. .......0.
 0040 33091801 b3091841 332a1801 b33a1801  3......A3*...:..
 0050 33ab0801 b3bb0801 331c1801 b35c1801  3.......3....\..
 0060 335d1841 b37d1801 336e1801 b34e1801  3].A.}..3n...N..
 0070 731000c0 b70501f0 938585ff 13060000  s...............
 0080 23a0c500                             #...            
Contents of section .riscv.attributes:
 0000 41190000 00726973 63760001 0f000000  A....riscv......
 0010 05727633 32693270 3000               .rv32i2p0.      

Disassembly of section .text:

00000000 <start>:
   0:	01100093          	addi	x1,x0,17
   4:	00300113          	addi	x2,x0,3
   8:	002081b3          	add	x3,x1,x2
   c:	40208233          	sub	x4,x1,x2
  10:	0020a2b3          	slt	x5,x1,x2
  14:	0020b333          	sltu	x6,x1,x2
  18:	001123b3          	slt	x7,x2,x1
  1c:	00113433          	sltu	x8,x2,x1
  20:	002094b3          	sll	x9,x1,x2
  24:	0020d533          	srl	x10,x1,x2
  28:	4020d5b3          	sra	x11,x1,x2
  2c:	0020f633          	and	x12,x1,x2
  30:	0020e6b3          	or	x13,x1,x2
  34:	0020c733          	xor	x14,x1,x2
  38:	fef00813          	addi	x16,x0,-17
  3c:	fe300893          	addi	x17,x0,-29
  40:	01180933          	add	x18,x16,x17
  44:	411809b3          	sub	x19,x16,x17
  48:	01182a33          	slt	x20,x16,x17
  4c:	01183ab3          	sltu	x21,x16,x17
  50:	0108ab33          	slt	x22,x17,x16
  54:	0108bbb3          	sltu	x23,x17,x16
  58:	01181c33          	sll	x24,x16,x17
  5c:	01185cb3          	srl	x25,x16,x17
  60:	41185d33          	sra	x26,x16,x17
  64:	01187db3          	and	x27,x16,x17
  68:	01186e33          	or	x28,x16,x17
  6c:	01184eb3          	xor	x29,x16,x17
  70:	c0001073          	unimp
  74:	f00105b7          	lui	x11,0xf0010
  78:	ff858593          	addi	x11,x11,-8 # f000fff8 <start+0xf000fff8>
  7c:	00000613          	addi	x12,x0,0
  80:	00c5a023          	sw	x12,0(x11)
