CONTENTS OF DAY4 AND THEIR SCREENSHOTS

https://github.com/Vigneshr2106/ADVANCED-PHYSICAL-DESIGN-USING-OPENLANE-BY-VIGNESH/issues/4#issue-2216604235

SCREENSHOTS OF THEORY AND LAB IN THE ABOVE LINK

CONTENTS ARE AS FOLLOWS:-

DAY 4 : Pre-Layout Timing Analysis and Importance of Good Clock Tree

Timing Modelling Using Delay Tables

Lab Steps To Convert Grid Information Into Track Information

Lab Steps to Convert Magic Layout to STD Cell LEF

Introduction of Timing libs and Steps To Include New Cell in Synthesis

Delay Tables

Lab Steps To Configure Synthesis Settings to Fix Slack and Include VSDINV

Timing Analysis With Ideal Clocks Using Open STA

Setup Timing Analysis And Introduction to Flip-Flop Setup Time

Introduction to Clock Jitter and Uncertainty

Lab Steps to Configure OpenSTA for Post-Synth Timings Analysis

Lab Steps to Optimize Synthesis to Reduce Setup Violations

Lab Steps to do Basic Timing ECO

Clock Tree Synthesis TritonCTS and Signal Integrity

Clock Tree Routing and Buffering Using H-Tree Algorithm

Crosswalk and Clock Net Shielding

Lab Steps to run CTS using TritonCTS

Lab Steps to Verify CTS Runs

Timing Analysis With Real Clocks Using Open STA

Setup Timing Analysis Using Real Clocks

Lab Steps to Analyse Timing With Real Clocks Using OpenSTA

Lab Steps to Excecute OpenSTA With Right Timing Libraries and CTS Assignment

Lab Steps to Observe Impact of Bigger CTS Buffers On Setup And Hold Timing
