// Seed: 921218889
module module_0 (
    input  tri0 id_0,
    output wor  id_1
);
  assign id_1 = 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd50,
    parameter id_4 = 32'd25
) (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wand _id_3,
    input wand _id_4,
    input tri0 id_5,
    input wire id_6
);
  assign id_0 = "" | (id_3);
  module_0 modCall_1 (
      id_5,
      id_0
  );
  logic [7:0] id_8;
  ;
  always @(negedge -1'b0) id_8[-1] = -1'h0 != id_1;
  initial begin : LABEL_0
    if (-1) id_8[{(id_4) {id_3}} :-1'b0] <= -1;
  end
endmodule
