-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Mon Jun 19 20:12:31 2023
-- Host        : PSC-Home-Linux running 64-bit Manjaro Linux
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvu47p-fsvh2892-3-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    grp_DCT_1D_fu_874_input_0_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[26]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_6_ce0 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_i_77 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_cs_fsm_reg[10]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_75__0_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_76_n_0 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_7_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
  A(15 downto 0) <= \^a\(15 downto 0);
  \ap_CS_fsm_reg[10]\(0) <= \^ap_cs_fsm_reg[10]\(0);
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
  \ap_CS_fsm_reg[7]\ <= \^ap_cs_fsm_reg[7]\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
\output_offset_read_reg_1203[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0FFF0FFFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(12),
      I3 => Q(14),
      I4 => Q(10),
      I5 => Q(8),
      O => grp_DCT_1D_fu_874_input_0_address0(0)
    );
\p_i_105__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^a\(15),
      I1 => p_i_77(0),
      O => S(0)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4) => \^ap_cs_fsm_reg[10]\(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \^a\(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_in_buf_col_6_ce0,
      ENBWREN => WEBWE(0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEBWE(0),
      WEA(0) => WEBWE(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
ram_reg_bram_0_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(11),
      I2 => Q(9),
      I3 => Q(5),
      O => \^ap_cs_fsm_reg[7]\
    );
\ram_reg_bram_0_i_39__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => Q(18),
      I1 => Q(17),
      I2 => Q(19),
      I3 => Q(16),
      I4 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm_reg[26]\
    );
ram_reg_bram_0_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => Q(2),
      I2 => Q(12),
      I3 => Q(6),
      I4 => \ram_reg_bram_0_i_75__0_n_0\,
      I5 => ram_reg_bram_0_i_76_n_0,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\ram_reg_bram_0_i_42__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF45"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(8),
      I4 => Q(12),
      O => \^ap_cs_fsm_reg[6]\
    );
\ram_reg_bram_0_i_5__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5D0000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => Q(10),
      I2 => Q(12),
      I3 => Q(14),
      I4 => \^ap_enable_reg_pp0_iter1_reg\,
      O => \^ap_cs_fsm_reg[10]\(0)
    );
\ram_reg_bram_0_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(10),
      I2 => Q(0),
      I3 => Q(14),
      I4 => Q(15),
      I5 => Q(4),
      O => \ram_reg_bram_0_i_75__0_n_0\
    );
ram_reg_bram_0_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(13),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \^ap_cs_fsm_reg[7]\,
      O => ram_reg_bram_0_i_76_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_171 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_6_ce0 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_171 : entity is "DCT_2D_DCT_1D_in_yd2_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_171;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_171 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_6_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => A(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_in_buf_col_6_ce0,
      ENBWREN => WEBWE(0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEBWE(0),
      WEA(0) => WEBWE(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_172 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_DCT_1D_fu_874_input_0_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[26]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_5_ce0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_i_29 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_172 : entity is "DCT_2D_DCT_1D_in_yd2_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_172;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_172 is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_5_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
  A(15 downto 0) <= \^a\(15 downto 0);
\output_offset_read_reg_1203[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      O => grp_DCT_1D_fu_874_input_0_address0(0)
    );
\p_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^a\(15),
      I1 => p_i_29(0),
      O => S(0)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \^a\(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_in_buf_col_5_ce0,
      ENBWREN => WEA(0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
\ram_reg_bram_0_i_39__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      O => \ap_CS_fsm_reg[26]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_173 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_5_ce0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_173 : entity is "DCT_2D_DCT_1D_in_yd2_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_173;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_173 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_4_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => A(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_in_buf_col_5_ce0,
      ENBWREN => WEA(0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_174 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[22]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_2_ce0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_i_57 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_174 : entity is "DCT_2D_DCT_1D_in_yd2_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_174;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_174 is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_3_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
  A(15 downto 0) <= \^a\(15 downto 0);
\p_i_88__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^a\(15),
      I1 => p_i_57(0),
      O => S(0)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \^a\(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_in_buf_col_2_ce0,
      ENBWREN => WEA(0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
\ram_reg_bram_0_i_40__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33333337"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      O => \ap_CS_fsm_reg[22]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_175 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_2_ce0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_175 : entity is "DCT_2D_DCT_1D_in_yd2_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_175;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_175 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_2_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => A(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_in_buf_col_2_ce0,
      ENBWREN => WEA(0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_176 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_1_ce0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_i_9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_176 : entity is "DCT_2D_DCT_1D_in_yd2_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_176;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_176 is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_1_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
  A(15 downto 0) <= \^a\(15 downto 0);
\p_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^a\(15),
      I1 => p_i_9(0),
      O => S(0)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \^a\(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_in_buf_col_1_ce0,
      ENBWREN => WEA(0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_177 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_1_ce0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_177 : entity is "DCT_2D_DCT_1D_in_yd2_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_177;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_177 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => A(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_in_buf_col_1_ce0,
      ENBWREN => WEA(0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram is
  port (
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC;
    \q0_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    add_ln52_7_fu_734_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram is
  signal ram_reg_0_7_0_0_n_0 : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_7_10_10_n_0 : STD_LOGIC;
  signal ram_reg_0_7_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_7_11_11_n_0 : STD_LOGIC;
  signal ram_reg_0_7_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_7_12_12_n_0 : STD_LOGIC;
  signal ram_reg_0_7_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_7_13_13_n_0 : STD_LOGIC;
  signal ram_reg_0_7_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_7_14_14_n_0 : STD_LOGIC;
  signal ram_reg_0_7_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_7_15_15_n_0 : STD_LOGIC;
  signal ram_reg_0_7_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_0 : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_0 : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_0 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_7_4_4_n_0 : STD_LOGIC;
  signal ram_reg_0_7_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_7_5_5_n_0 : STD_LOGIC;
  signal ram_reg_0_7_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_7_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_7_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_7_7_7_n_0 : STD_LOGIC;
  signal ram_reg_0_7_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_7_8_8_n_0 : STD_LOGIC;
  signal ram_reg_0_7_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_7_9_9_n_0 : STD_LOGIC;
  signal ram_reg_0_7_9_9_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 7;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 7;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 7;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 7;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 7;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 7;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 7;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 7;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 7;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 7;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 7;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 7;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 7;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 7;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 7;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      O => \ap_CS_fsm_reg[18]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => \q0_reg[15]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_10_10_n_1,
      Q => \q0_reg[15]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_11_11_n_1,
      Q => \q0_reg[15]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_12_12_n_1,
      Q => \q0_reg[15]_0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_13_13_n_1,
      Q => \q0_reg[15]_0\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_14_14_n_1,
      Q => \q0_reg[15]_0\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_15_15_n_1,
      Q => \q0_reg[15]_0\(15),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => \q0_reg[15]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => \q0_reg[15]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => \q0_reg[15]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_4_4_n_1,
      Q => \q0_reg[15]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_5_5_n_1,
      Q => \q0_reg[15]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_6_6_n_1,
      Q => \q0_reg[15]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_7_7_n_1,
      Q => \q0_reg[15]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_8_8_n_1,
      Q => \q0_reg[15]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_9_9_n_1,
      Q => \q0_reg[15]_0\(9),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_0_0_n_0,
      Q => \q1_reg[15]_0\(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_10_10_n_0,
      Q => \q1_reg[15]_0\(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_11_11_n_0,
      Q => \q1_reg[15]_0\(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_12_12_n_0,
      Q => \q1_reg[15]_0\(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_13_13_n_0,
      Q => \q1_reg[15]_0\(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_14_14_n_0,
      Q => \q1_reg[15]_0\(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_15_15_n_0,
      Q => \q1_reg[15]_0\(15),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_1_1_n_0,
      Q => \q1_reg[15]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_2_2_n_0,
      Q => \q1_reg[15]_0\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_3_3_n_0,
      Q => \q1_reg[15]_0\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_4_4_n_0,
      Q => \q1_reg[15]_0\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_5_5_n_0,
      Q => \q1_reg[15]_0\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_6_6_n_0,
      Q => \q1_reg[15]_0\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_7_7_n_0,
      Q => \q1_reg[15]_0\(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_8_8_n_0,
      Q => \q1_reg[15]_0\(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_9_9_n_0,
      Q => \q1_reg[15]_0\(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(0),
      DPO => ram_reg_0_7_0_0_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_0_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[0]_1\,
      O => \ap_CS_fsm_reg[15]\
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(10),
      DPO => ram_reg_0_7_10_10_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_10_10_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(11),
      DPO => ram_reg_0_7_11_11_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_11_11_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(12),
      DPO => ram_reg_0_7_12_12_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_12_12_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(13),
      DPO => ram_reg_0_7_13_13_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_13_13_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(14),
      DPO => ram_reg_0_7_14_14_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_14_14_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(15),
      DPO => ram_reg_0_7_15_15_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_15_15_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(1),
      DPO => ram_reg_0_7_1_1_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(2),
      DPO => ram_reg_0_7_2_2_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(3),
      DPO => ram_reg_0_7_3_3_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(4),
      DPO => ram_reg_0_7_4_4_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_4_4_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(5),
      DPO => ram_reg_0_7_5_5_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_5_5_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(6),
      DPO => ram_reg_0_7_6_6_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_6_6_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(7),
      DPO => ram_reg_0_7_7_7_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_7_7_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(8),
      DPO => ram_reg_0_7_8_8_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_8_8_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_7_fu_734_p2(9),
      DPO => ram_reg_0_7_9_9_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_9_9_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_164 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    add_ln52_6_fu_698_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_164 : entity is "DCT_2D_DCT_1D_outGfk_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_164;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_164 is
  signal ram_reg_0_7_0_0_n_0 : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_7_10_10_n_0 : STD_LOGIC;
  signal ram_reg_0_7_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_7_11_11_n_0 : STD_LOGIC;
  signal ram_reg_0_7_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_7_12_12_n_0 : STD_LOGIC;
  signal ram_reg_0_7_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_7_13_13_n_0 : STD_LOGIC;
  signal ram_reg_0_7_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_7_14_14_n_0 : STD_LOGIC;
  signal ram_reg_0_7_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_7_15_15_n_0 : STD_LOGIC;
  signal ram_reg_0_7_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_0 : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_0 : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_0 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_7_4_4_n_0 : STD_LOGIC;
  signal ram_reg_0_7_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_7_5_5_n_0 : STD_LOGIC;
  signal ram_reg_0_7_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_7_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_7_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_7_7_7_n_0 : STD_LOGIC;
  signal ram_reg_0_7_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_7_8_8_n_0 : STD_LOGIC;
  signal ram_reg_0_7_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_7_9_9_n_0 : STD_LOGIC;
  signal ram_reg_0_7_9_9_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 7;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 7;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 7;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 7;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 7;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 7;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 7;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 7;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 7;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 7;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 7;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 7;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 7;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 7;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 7;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => Q(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_10_10_n_1,
      Q => Q(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_11_11_n_1,
      Q => Q(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_12_12_n_1,
      Q => Q(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_13_13_n_1,
      Q => Q(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_14_14_n_1,
      Q => Q(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_15_15_n_1,
      Q => Q(15),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_4_4_n_1,
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_5_5_n_1,
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_6_6_n_1,
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_7_7_n_1,
      Q => Q(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_8_8_n_1,
      Q => Q(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_9_9_n_1,
      Q => Q(9),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_0_0_n_0,
      Q => \q1_reg[15]_0\(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_10_10_n_0,
      Q => \q1_reg[15]_0\(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_11_11_n_0,
      Q => \q1_reg[15]_0\(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_12_12_n_0,
      Q => \q1_reg[15]_0\(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_13_13_n_0,
      Q => \q1_reg[15]_0\(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_14_14_n_0,
      Q => \q1_reg[15]_0\(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_15_15_n_0,
      Q => \q1_reg[15]_0\(15),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_1_1_n_0,
      Q => \q1_reg[15]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_2_2_n_0,
      Q => \q1_reg[15]_0\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_3_3_n_0,
      Q => \q1_reg[15]_0\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_4_4_n_0,
      Q => \q1_reg[15]_0\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_5_5_n_0,
      Q => \q1_reg[15]_0\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_6_6_n_0,
      Q => \q1_reg[15]_0\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_7_7_n_0,
      Q => \q1_reg[15]_0\(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_8_8_n_0,
      Q => \q1_reg[15]_0\(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_0\(0),
      D => ram_reg_0_7_9_9_n_0,
      Q => \q1_reg[15]_0\(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(0),
      DPO => ram_reg_0_7_0_0_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(10),
      DPO => ram_reg_0_7_10_10_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_10_10_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(11),
      DPO => ram_reg_0_7_11_11_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_11_11_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(12),
      DPO => ram_reg_0_7_12_12_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_12_12_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(13),
      DPO => ram_reg_0_7_13_13_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_13_13_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(14),
      DPO => ram_reg_0_7_14_14_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_14_14_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(15),
      DPO => ram_reg_0_7_15_15_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_15_15_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(1),
      DPO => ram_reg_0_7_1_1_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(2),
      DPO => ram_reg_0_7_2_2_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(3),
      DPO => ram_reg_0_7_3_3_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(4),
      DPO => ram_reg_0_7_4_4_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_4_4_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(5),
      DPO => ram_reg_0_7_5_5_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_5_5_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(6),
      DPO => ram_reg_0_7_6_6_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_6_6_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(7),
      DPO => ram_reg_0_7_7_7_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_7_7_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(8),
      DPO => ram_reg_0_7_8_8_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_8_8_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_6_fu_698_p2(9),
      DPO => ram_reg_0_7_9_9_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_9_9_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_165 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    add_ln52_5_fu_670_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_165 : entity is "DCT_2D_DCT_1D_outGfk_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_165;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_165 is
  signal ram_reg_0_7_0_0_n_0 : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_7_10_10_n_0 : STD_LOGIC;
  signal ram_reg_0_7_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_7_11_11_n_0 : STD_LOGIC;
  signal ram_reg_0_7_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_7_12_12_n_0 : STD_LOGIC;
  signal ram_reg_0_7_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_7_13_13_n_0 : STD_LOGIC;
  signal ram_reg_0_7_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_7_14_14_n_0 : STD_LOGIC;
  signal ram_reg_0_7_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_7_15_15_n_0 : STD_LOGIC;
  signal ram_reg_0_7_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_0 : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_0 : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_0 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_7_4_4_n_0 : STD_LOGIC;
  signal ram_reg_0_7_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_7_5_5_n_0 : STD_LOGIC;
  signal ram_reg_0_7_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_7_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_7_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_7_7_7_n_0 : STD_LOGIC;
  signal ram_reg_0_7_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_7_8_8_n_0 : STD_LOGIC;
  signal ram_reg_0_7_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_7_9_9_n_0 : STD_LOGIC;
  signal ram_reg_0_7_9_9_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 7;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 7;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 7;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 7;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 7;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 7;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 7;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 7;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 7;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 7;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 7;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 7;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 7;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 7;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 7;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => Q(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_10_10_n_1,
      Q => Q(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_11_11_n_1,
      Q => Q(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_12_12_n_1,
      Q => Q(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_13_13_n_1,
      Q => Q(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_14_14_n_1,
      Q => Q(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_15_15_n_1,
      Q => Q(15),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_4_4_n_1,
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_5_5_n_1,
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_6_6_n_1,
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_7_7_n_1,
      Q => Q(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_8_8_n_1,
      Q => Q(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_9_9_n_1,
      Q => Q(9),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_0_0_n_0,
      Q => \q1_reg[15]_0\(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_10_10_n_0,
      Q => \q1_reg[15]_0\(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_11_11_n_0,
      Q => \q1_reg[15]_0\(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_12_12_n_0,
      Q => \q1_reg[15]_0\(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_13_13_n_0,
      Q => \q1_reg[15]_0\(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_14_14_n_0,
      Q => \q1_reg[15]_0\(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_15_15_n_0,
      Q => \q1_reg[15]_0\(15),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_1_1_n_0,
      Q => \q1_reg[15]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_2_2_n_0,
      Q => \q1_reg[15]_0\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_3_3_n_0,
      Q => \q1_reg[15]_0\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_4_4_n_0,
      Q => \q1_reg[15]_0\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_5_5_n_0,
      Q => \q1_reg[15]_0\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_6_6_n_0,
      Q => \q1_reg[15]_0\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_7_7_n_0,
      Q => \q1_reg[15]_0\(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_8_8_n_0,
      Q => \q1_reg[15]_0\(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_9_9_n_0,
      Q => \q1_reg[15]_0\(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(0),
      DPO => ram_reg_0_7_0_0_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(10),
      DPO => ram_reg_0_7_10_10_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_10_10_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(11),
      DPO => ram_reg_0_7_11_11_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_11_11_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(12),
      DPO => ram_reg_0_7_12_12_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_12_12_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(13),
      DPO => ram_reg_0_7_13_13_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_13_13_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(14),
      DPO => ram_reg_0_7_14_14_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_14_14_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(15),
      DPO => ram_reg_0_7_15_15_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_15_15_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(1),
      DPO => ram_reg_0_7_1_1_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(2),
      DPO => ram_reg_0_7_2_2_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(3),
      DPO => ram_reg_0_7_3_3_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(4),
      DPO => ram_reg_0_7_4_4_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_4_4_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(5),
      DPO => ram_reg_0_7_5_5_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_5_5_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(6),
      DPO => ram_reg_0_7_6_6_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_6_6_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(7),
      DPO => ram_reg_0_7_7_7_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_7_7_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(8),
      DPO => ram_reg_0_7_8_8_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_8_8_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_5_fu_670_p2(9),
      DPO => ram_reg_0_7_9_9_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_9_9_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_166 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    add_ln52_4_fu_642_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_166 : entity is "DCT_2D_DCT_1D_outGfk_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_166;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_166 is
  signal ram_reg_0_7_0_0_n_0 : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_7_10_10_n_0 : STD_LOGIC;
  signal ram_reg_0_7_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_7_11_11_n_0 : STD_LOGIC;
  signal ram_reg_0_7_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_7_12_12_n_0 : STD_LOGIC;
  signal ram_reg_0_7_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_7_13_13_n_0 : STD_LOGIC;
  signal ram_reg_0_7_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_7_14_14_n_0 : STD_LOGIC;
  signal ram_reg_0_7_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_7_15_15_n_0 : STD_LOGIC;
  signal ram_reg_0_7_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_0 : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_0 : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_0 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_7_4_4_n_0 : STD_LOGIC;
  signal ram_reg_0_7_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_7_5_5_n_0 : STD_LOGIC;
  signal ram_reg_0_7_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_7_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_7_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_7_7_7_n_0 : STD_LOGIC;
  signal ram_reg_0_7_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_7_8_8_n_0 : STD_LOGIC;
  signal ram_reg_0_7_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_7_9_9_n_0 : STD_LOGIC;
  signal ram_reg_0_7_9_9_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 7;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 7;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 7;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 7;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 7;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 7;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 7;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 7;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 7;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 7;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 7;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 7;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 7;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 7;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 7;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => Q(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_10_10_n_1,
      Q => Q(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_11_11_n_1,
      Q => Q(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_12_12_n_1,
      Q => Q(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_13_13_n_1,
      Q => Q(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_14_14_n_1,
      Q => Q(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_15_15_n_1,
      Q => Q(15),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_4_4_n_1,
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_5_5_n_1,
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_6_6_n_1,
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_7_7_n_1,
      Q => Q(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_8_8_n_1,
      Q => Q(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_9_9_n_1,
      Q => Q(9),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_0_0_n_0,
      Q => \q1_reg[15]_0\(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_10_10_n_0,
      Q => \q1_reg[15]_0\(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_11_11_n_0,
      Q => \q1_reg[15]_0\(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_12_12_n_0,
      Q => \q1_reg[15]_0\(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_13_13_n_0,
      Q => \q1_reg[15]_0\(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_14_14_n_0,
      Q => \q1_reg[15]_0\(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_15_15_n_0,
      Q => \q1_reg[15]_0\(15),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_1_1_n_0,
      Q => \q1_reg[15]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_2_2_n_0,
      Q => \q1_reg[15]_0\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_3_3_n_0,
      Q => \q1_reg[15]_0\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_4_4_n_0,
      Q => \q1_reg[15]_0\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_5_5_n_0,
      Q => \q1_reg[15]_0\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_6_6_n_0,
      Q => \q1_reg[15]_0\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_7_7_n_0,
      Q => \q1_reg[15]_0\(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_8_8_n_0,
      Q => \q1_reg[15]_0\(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_9_9_n_0,
      Q => \q1_reg[15]_0\(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(0),
      DPO => ram_reg_0_7_0_0_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(10),
      DPO => ram_reg_0_7_10_10_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_10_10_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(11),
      DPO => ram_reg_0_7_11_11_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_11_11_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(12),
      DPO => ram_reg_0_7_12_12_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_12_12_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(13),
      DPO => ram_reg_0_7_13_13_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_13_13_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(14),
      DPO => ram_reg_0_7_14_14_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_14_14_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(15),
      DPO => ram_reg_0_7_15_15_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_15_15_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(1),
      DPO => ram_reg_0_7_1_1_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(2),
      DPO => ram_reg_0_7_2_2_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(3),
      DPO => ram_reg_0_7_3_3_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(4),
      DPO => ram_reg_0_7_4_4_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_4_4_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(5),
      DPO => ram_reg_0_7_5_5_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_5_5_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(6),
      DPO => ram_reg_0_7_6_6_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_6_6_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(7),
      DPO => ram_reg_0_7_7_7_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_7_7_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(8),
      DPO => ram_reg_0_7_8_8_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_8_8_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_4_fu_642_p2(9),
      DPO => ram_reg_0_7_9_9_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_9_9_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_167 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    add_ln52_3_fu_614_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_3_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_167 : entity is "DCT_2D_DCT_1D_outGfk_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_167;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_167 is
  signal ram_reg_0_7_0_0_n_0 : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_7_10_10_n_0 : STD_LOGIC;
  signal ram_reg_0_7_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_7_11_11_n_0 : STD_LOGIC;
  signal ram_reg_0_7_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_7_12_12_n_0 : STD_LOGIC;
  signal ram_reg_0_7_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_7_13_13_n_0 : STD_LOGIC;
  signal ram_reg_0_7_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_7_14_14_n_0 : STD_LOGIC;
  signal ram_reg_0_7_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_7_15_15_n_0 : STD_LOGIC;
  signal ram_reg_0_7_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_0 : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_0 : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_0 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_7_4_4_n_0 : STD_LOGIC;
  signal ram_reg_0_7_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_7_5_5_n_0 : STD_LOGIC;
  signal ram_reg_0_7_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_7_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_7_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_7_7_7_n_0 : STD_LOGIC;
  signal ram_reg_0_7_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_7_8_8_n_0 : STD_LOGIC;
  signal ram_reg_0_7_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_7_9_9_n_0 : STD_LOGIC;
  signal ram_reg_0_7_9_9_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 7;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 7;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 7;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 7;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 7;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 7;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 7;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 7;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 7;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 7;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 7;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 7;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 7;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 7;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 7;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => Q(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_10_10_n_1,
      Q => Q(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_11_11_n_1,
      Q => Q(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_12_12_n_1,
      Q => Q(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_13_13_n_1,
      Q => Q(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_14_14_n_1,
      Q => Q(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_15_15_n_1,
      Q => Q(15),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_4_4_n_1,
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_5_5_n_1,
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_6_6_n_1,
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_7_7_n_1,
      Q => Q(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_8_8_n_1,
      Q => Q(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_9_9_n_1,
      Q => Q(9),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_0_0_n_0,
      Q => \q1_reg[15]_0\(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_10_10_n_0,
      Q => \q1_reg[15]_0\(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_11_11_n_0,
      Q => \q1_reg[15]_0\(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_12_12_n_0,
      Q => \q1_reg[15]_0\(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_13_13_n_0,
      Q => \q1_reg[15]_0\(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_14_14_n_0,
      Q => \q1_reg[15]_0\(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_15_15_n_0,
      Q => \q1_reg[15]_0\(15),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_1_1_n_0,
      Q => \q1_reg[15]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_2_2_n_0,
      Q => \q1_reg[15]_0\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_3_3_n_0,
      Q => \q1_reg[15]_0\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_4_4_n_0,
      Q => \q1_reg[15]_0\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_5_5_n_0,
      Q => \q1_reg[15]_0\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_6_6_n_0,
      Q => \q1_reg[15]_0\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_7_7_n_0,
      Q => \q1_reg[15]_0\(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_8_8_n_0,
      Q => \q1_reg[15]_0\(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_9_9_n_0,
      Q => \q1_reg[15]_0\(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(0),
      DPO => ram_reg_0_7_0_0_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(10),
      DPO => ram_reg_0_7_10_10_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_10_10_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(11),
      DPO => ram_reg_0_7_11_11_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_11_11_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(12),
      DPO => ram_reg_0_7_12_12_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_12_12_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(13),
      DPO => ram_reg_0_7_13_13_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_13_13_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(14),
      DPO => ram_reg_0_7_14_14_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_14_14_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(15),
      DPO => ram_reg_0_7_15_15_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_15_15_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(1),
      DPO => ram_reg_0_7_1_1_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(2),
      DPO => ram_reg_0_7_2_2_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(3),
      DPO => ram_reg_0_7_3_3_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(4),
      DPO => ram_reg_0_7_4_4_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_4_4_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(5),
      DPO => ram_reg_0_7_5_5_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_5_5_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(6),
      DPO => ram_reg_0_7_6_6_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_6_6_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(7),
      DPO => ram_reg_0_7_7_7_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_7_7_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(8),
      DPO => ram_reg_0_7_8_8_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_8_8_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_3_fu_614_p2(9),
      DPO => ram_reg_0_7_9_9_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_3_address1(0),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_9_9_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_168 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    add_ln52_2_fu_586_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[12]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_168 : entity is "DCT_2D_DCT_1D_outGfk_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_168;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_168 is
  signal ram_reg_0_7_0_0_n_0 : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_7_10_10_n_0 : STD_LOGIC;
  signal ram_reg_0_7_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_7_11_11_n_0 : STD_LOGIC;
  signal ram_reg_0_7_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_7_12_12_n_0 : STD_LOGIC;
  signal ram_reg_0_7_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_7_13_13_n_0 : STD_LOGIC;
  signal ram_reg_0_7_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_7_14_14_n_0 : STD_LOGIC;
  signal ram_reg_0_7_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_7_15_15_n_0 : STD_LOGIC;
  signal ram_reg_0_7_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_0 : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_0 : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_0 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_7_4_4_n_0 : STD_LOGIC;
  signal ram_reg_0_7_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_7_5_5_n_0 : STD_LOGIC;
  signal ram_reg_0_7_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_7_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_7_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_7_7_7_n_0 : STD_LOGIC;
  signal ram_reg_0_7_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_7_8_8_n_0 : STD_LOGIC;
  signal ram_reg_0_7_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_7_9_9_n_0 : STD_LOGIC;
  signal ram_reg_0_7_9_9_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 7;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 7;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 7;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 7;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 7;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 7;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 7;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 7;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 7;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 7;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 7;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 7;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 7;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 7;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 7;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => Q(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_10_10_n_1,
      Q => Q(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_11_11_n_1,
      Q => Q(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_12_12_n_1,
      Q => Q(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_13_13_n_1,
      Q => Q(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_14_14_n_1,
      Q => Q(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_15_15_n_1,
      Q => Q(15),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_4_4_n_1,
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_5_5_n_1,
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_6_6_n_1,
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_7_7_n_1,
      Q => Q(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_8_8_n_1,
      Q => Q(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_9_9_n_1,
      Q => Q(9),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_0_0_n_0,
      Q => \q1_reg[15]_0\(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_10_10_n_0,
      Q => \q1_reg[15]_0\(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_11_11_n_0,
      Q => \q1_reg[15]_0\(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_12_12_n_0,
      Q => \q1_reg[15]_0\(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_13_13_n_0,
      Q => \q1_reg[15]_0\(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_14_14_n_0,
      Q => \q1_reg[15]_0\(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_15_15_n_0,
      Q => \q1_reg[15]_0\(15),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_1_1_n_0,
      Q => \q1_reg[15]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_2_2_n_0,
      Q => \q1_reg[15]_0\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_3_3_n_0,
      Q => \q1_reg[15]_0\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_4_4_n_0,
      Q => \q1_reg[15]_0\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_5_5_n_0,
      Q => \q1_reg[15]_0\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_6_6_n_0,
      Q => \q1_reg[15]_0\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_7_7_n_0,
      Q => \q1_reg[15]_0\(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_8_8_n_0,
      Q => \q1_reg[15]_0\(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_9_9_n_0,
      Q => \q1_reg[15]_0\(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(0),
      DPO => ram_reg_0_7_0_0_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => \q1_reg[12]_0\,
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(10),
      DPO => ram_reg_0_7_10_10_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => \q1_reg[12]_0\,
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_10_10_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(11),
      DPO => ram_reg_0_7_11_11_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => \q1_reg[12]_0\,
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_11_11_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(12),
      DPO => ram_reg_0_7_12_12_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => \q1_reg[12]_0\,
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_12_12_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(13),
      DPO => ram_reg_0_7_13_13_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_13_13_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(14),
      DPO => ram_reg_0_7_14_14_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_14_14_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(15),
      DPO => ram_reg_0_7_15_15_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => input_2_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_15_15_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(1),
      DPO => ram_reg_0_7_1_1_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => \q1_reg[12]_0\,
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(2),
      DPO => ram_reg_0_7_2_2_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => \q1_reg[12]_0\,
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(3),
      DPO => ram_reg_0_7_3_3_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => \q1_reg[12]_0\,
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(4),
      DPO => ram_reg_0_7_4_4_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => \q1_reg[12]_0\,
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_4_4_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(5),
      DPO => ram_reg_0_7_5_5_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => \q1_reg[12]_0\,
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_5_5_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(6),
      DPO => ram_reg_0_7_6_6_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => \q1_reg[12]_0\,
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_6_6_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(7),
      DPO => ram_reg_0_7_7_7_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => \q1_reg[12]_0\,
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_7_7_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(8),
      DPO => ram_reg_0_7_8_8_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => \q1_reg[12]_0\,
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_8_8_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_2_fu_586_p2(9),
      DPO => ram_reg_0_7_9_9_n_0,
      DPRA0 => '1',
      DPRA1 => input_2_address1(0),
      DPRA2 => \q1_reg[12]_0\,
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_9_9_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_169 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    add_ln52_1_fu_558_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_1_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_169 : entity is "DCT_2D_DCT_1D_outGfk_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_169;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_169 is
  signal ram_reg_0_7_0_0_n_0 : STD_LOGIC;
  signal ram_reg_0_7_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_7_10_10_n_0 : STD_LOGIC;
  signal ram_reg_0_7_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_7_11_11_n_0 : STD_LOGIC;
  signal ram_reg_0_7_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_7_12_12_n_0 : STD_LOGIC;
  signal ram_reg_0_7_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_7_13_13_n_0 : STD_LOGIC;
  signal ram_reg_0_7_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_7_14_14_n_0 : STD_LOGIC;
  signal ram_reg_0_7_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_7_15_15_n_0 : STD_LOGIC;
  signal ram_reg_0_7_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_0 : STD_LOGIC;
  signal ram_reg_0_7_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_0 : STD_LOGIC;
  signal ram_reg_0_7_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_0 : STD_LOGIC;
  signal ram_reg_0_7_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_7_4_4_n_0 : STD_LOGIC;
  signal ram_reg_0_7_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_7_5_5_n_0 : STD_LOGIC;
  signal ram_reg_0_7_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_7_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_7_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_7_7_7_n_0 : STD_LOGIC;
  signal ram_reg_0_7_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_7_8_8_n_0 : STD_LOGIC;
  signal ram_reg_0_7_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_7_9_9_n_0 : STD_LOGIC;
  signal ram_reg_0_7_9_9_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 7;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 7;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 7;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 7;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 7;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 7;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 7;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 7;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 7;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 7;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 7;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 7;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 7;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 7;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 7;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_0_0_n_1,
      Q => Q(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_10_10_n_1,
      Q => Q(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_11_11_n_1,
      Q => Q(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_12_12_n_1,
      Q => Q(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_13_13_n_1,
      Q => Q(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_14_14_n_1,
      Q => Q(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_15_15_n_1,
      Q => Q(15),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_1_1_n_1,
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_2_2_n_1,
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_3_3_n_1,
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_4_4_n_1,
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_5_5_n_1,
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_6_6_n_1,
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_7_7_n_1,
      Q => Q(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_8_8_n_1,
      Q => Q(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_7_9_9_n_1,
      Q => Q(9),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_0_0_n_0,
      Q => \q1_reg[15]_0\(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_10_10_n_0,
      Q => \q1_reg[15]_0\(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_11_11_n_0,
      Q => \q1_reg[15]_0\(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_12_12_n_0,
      Q => \q1_reg[15]_0\(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_13_13_n_0,
      Q => \q1_reg[15]_0\(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_14_14_n_0,
      Q => \q1_reg[15]_0\(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_15_15_n_0,
      Q => \q1_reg[15]_0\(15),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_1_1_n_0,
      Q => \q1_reg[15]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_2_2_n_0,
      Q => \q1_reg[15]_0\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_3_3_n_0,
      Q => \q1_reg[15]_0\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_4_4_n_0,
      Q => \q1_reg[15]_0\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_5_5_n_0,
      Q => \q1_reg[15]_0\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_6_6_n_0,
      Q => \q1_reg[15]_0\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_7_7_n_0,
      Q => \q1_reg[15]_0\(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_8_8_n_0,
      Q => \q1_reg[15]_0\(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => ram_reg_0_7_9_9_n_0,
      Q => \q1_reg[15]_0\(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(0),
      DPO => ram_reg_0_7_0_0_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(10),
      DPO => ram_reg_0_7_10_10_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_10_10_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(11),
      DPO => ram_reg_0_7_11_11_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_11_11_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(12),
      DPO => ram_reg_0_7_12_12_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_12_12_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(13),
      DPO => ram_reg_0_7_13_13_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_13_13_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(14),
      DPO => ram_reg_0_7_14_14_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_14_14_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(15),
      DPO => ram_reg_0_7_15_15_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_15_15_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(1),
      DPO => ram_reg_0_7_1_1_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(2),
      DPO => ram_reg_0_7_2_2_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(3),
      DPO => ram_reg_0_7_3_3_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(4),
      DPO => ram_reg_0_7_4_4_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_4_4_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(5),
      DPO => ram_reg_0_7_5_5_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_5_5_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(6),
      DPO => ram_reg_0_7_6_6_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_6_6_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(7),
      DPO => ram_reg_0_7_7_7_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_7_7_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(8),
      DPO => ram_reg_0_7_8_8_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_8_8_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => add_ln52_1_fu_558_p2(9),
      DPO => ram_reg_0_7_9_9_n_0,
      DPRA0 => '1',
      DPRA1 => input_1_address1(0),
      DPRA2 => input_1_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => ram_reg_0_7_9_9_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_170 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_col_0_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_0_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_170 : entity is "DCT_2D_DCT_1D_outGfk_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_170;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_170 is
  signal q00 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 7;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 7;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 7;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 7;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 7;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 7;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 7;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 7;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 7;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 7;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 7;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 7;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 7;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 7;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1D";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 7;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(10),
      Q => Q(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(11),
      Q => Q(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(12),
      Q => Q(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(13),
      Q => Q(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(14),
      Q => Q(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(15),
      Q => Q(15),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => Q(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(8),
      Q => Q(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(9),
      Q => Q(9),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(0),
      Q => \q1_reg[15]_0\(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(10),
      Q => \q1_reg[15]_0\(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(11),
      Q => \q1_reg[15]_0\(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(12),
      Q => \q1_reg[15]_0\(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(13),
      Q => \q1_reg[15]_0\(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(14),
      Q => \q1_reg[15]_0\(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(15),
      Q => \q1_reg[15]_0\(15),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(1),
      Q => \q1_reg[15]_0\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(2),
      Q => \q1_reg[15]_0\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(3),
      Q => \q1_reg[15]_0\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(4),
      Q => \q1_reg[15]_0\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(5),
      Q => \q1_reg[15]_0\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(6),
      Q => \q1_reg[15]_0\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(7),
      Q => \q1_reg[15]_0\(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(8),
      Q => \q1_reg[15]_0\(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[15]_1\(0),
      D => q10(9),
      Q => \q1_reg[15]_0\(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(0),
      DPO => q10(0),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(10),
      DPO => q10(10),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(11),
      DPO => q10(11),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(12),
      DPO => q10(12),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(13),
      DPO => q10(13),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(14),
      DPO => q10(14),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(15),
      DPO => q10(15),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(1),
      DPO => q10(1),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(2),
      DPO => q10(2),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(3),
      DPO => q10(3),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(4),
      DPO => q10(4),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(5),
      DPO => q10(5),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(6),
      DPO => q10(6),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(7),
      DPO => q10(7),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(8),
      DPO => q10(8),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => DCT_1D_out_buf_col_1_address0(0),
      A1 => DCT_1D_out_buf_col_1_address0(1),
      A2 => DCT_1D_out_buf_col_1_address0(2),
      A3 => '0',
      A4 => '0',
      D => DCT_1D_out_buf_col_0_d0(9),
      DPO => q10(9),
      DPRA0 => '1',
      DPRA1 => input_0_address1(0),
      DPRA2 => input_0_address1(1),
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram is
  port (
    output_7_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_7_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[84]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[79]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    output_buf_2d_6_ce1 : in STD_LOGIC;
    output_buf_2d_6_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_6_we1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram is
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "output_buf_2d_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
  \ap_CS_fsm_reg[4]\(0) <= \^ap_cs_fsm_reg[4]\(0);
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4) => \^ap_cs_fsm_reg[4]\(0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DINBDIN(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => output_7_d1(15 downto 0),
      DOUTBDOUT(15 downto 0) => output_7_d0(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => output_buf_2d_6_ce1,
      ENBWREN => output_buf_2d_6_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => output_buf_2d_6_we1,
      WEA(0) => output_buf_2d_6_we1,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => ram_reg_bram_0_2(0),
      WEBWE(0) => ram_reg_bram_0_2(0)
    );
\ram_reg_bram_0_i_43__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(8),
      I4 => Q(7),
      O => \ap_CS_fsm_reg[84]\
    );
\ram_reg_bram_0_i_73__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      O => \ap_CS_fsm_reg[79]\
    );
\ram_reg_bram_0_i_7__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_bram_0_3(0),
      O => \^ap_cs_fsm_reg[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_14 is
  port (
    output_6_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_6_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    output_buf_2d_6_ce1 : in STD_LOGIC;
    output_buf_2d_6_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_6_we1 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_14 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_14 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "output_buf_2d_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => output_6_d1(15 downto 0),
      DOUTBDOUT(15 downto 0) => output_6_d0(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => output_buf_2d_6_ce1,
      ENBWREN => output_buf_2d_6_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => output_buf_2d_6_we1,
      WEA(0) => output_buf_2d_6_we1,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_15 is
  port (
    output_5_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_5_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[77]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    output_buf_2d_4_ce1 : in STD_LOGIC;
    output_buf_2d_4_ce0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_4_we1 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_15 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_15 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "output_buf_2d_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ram_reg_bram_0_0(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      DINBDIN(15 downto 0) => ram_reg_bram_0_2(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => output_5_d1(15 downto 0),
      DOUTBDOUT(15 downto 0) => output_5_d0(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => output_buf_2d_4_ce1,
      ENBWREN => output_buf_2d_4_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => output_buf_2d_4_we1,
      WEA(0) => output_buf_2d_4_we1,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => ram_reg_bram_0_3(0),
      WEBWE(0) => ram_reg_bram_0_3(0)
    );
\ram_reg_bram_0_i_74__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      O => \ap_CS_fsm_reg[77]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_156 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_row_0_we1 : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[24]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    grp_DCT_2D_fu_410_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_156 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_156;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_156 is
  signal \^dct_1d_out_buf_row_0_we1\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__1\ : label is "soft_lutpair0";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__11\ : label is "soft_lutpair0";
begin
  DCT_1D_out_buf_row_0_we1 <= \^dct_1d_out_buf_row_0_we1\;
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
\ap_enable_reg_pp0_iter0_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_DCT_2D_fu_410_ap_start_reg,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => \^ap_enable_reg_pp0_iter0\
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000000000000000",
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => D(15 downto 0),
      DOUTBDOUT(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_out_buf_row_0_ce1,
      ENBWREN => DCT_1D_out_buf_row_0_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^dct_1d_out_buf_row_0_we1\,
      WEA(0) => \^dct_1d_out_buf_row_0_we1\,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\ram_reg_bram_0_i_17__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFC0CFC0CF808"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => grp_DCT_2D_fu_410_ap_start_reg,
      I4 => Q(3),
      I5 => Q(2),
      O => \^dct_1d_out_buf_row_0_we1\
    );
\ram_reg_bram_0_i_26__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFC0CFC0CF808"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => grp_DCT_2D_fu_410_ap_start_reg,
      I4 => Q(3),
      I5 => Q(2),
      O => \ap_CS_fsm_reg[1]\
    );
ram_reg_bram_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333333333337"
    )
        port map (
      I0 => Q(7),
      I1 => \^ap_enable_reg_pp0_iter0\,
      I2 => ram_reg_bram_0_1,
      I3 => Q(4),
      I4 => Q(5),
      I5 => Q(6),
      O => \ap_CS_fsm_reg[19]\
    );
\ram_reg_bram_0_i_29__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_DCT_2D_fu_410_ap_start_reg,
      O => \ap_CS_fsm_reg[0]\
    );
\ram_reg_bram_0_i_31__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => Q(3),
      I1 => grp_DCT_2D_fu_410_ap_start_reg,
      I2 => Q(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => Q(2),
      O => \ap_CS_fsm_reg[3]\
    );
\ram_reg_bram_0_i_32__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA000A0EEE000E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => Q(0),
      I4 => grp_DCT_2D_fu_410_ap_start_reg,
      I5 => Q(2),
      O => \ap_CS_fsm_reg[3]_0\
    );
\ram_reg_bram_0_i_33__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000E0EEE000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => grp_DCT_2D_fu_410_ap_start_reg,
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[2]\
    );
\ram_reg_bram_0_i_41__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => Q(8),
      I3 => Q(9),
      O => \ap_CS_fsm_reg[24]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_157 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_157 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_157;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_157 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000000000000000",
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => D(15 downto 0),
      DOUTBDOUT(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_out_buf_row_0_ce1,
      ENBWREN => DCT_1D_out_buf_row_0_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_158 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_row_0_we1 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_158 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_158;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_158 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000000000000000",
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => D(15 downto 0),
      DOUTBDOUT(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_out_buf_row_0_ce1,
      ENBWREN => DCT_1D_out_buf_row_0_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => DCT_1D_out_buf_row_0_we1,
      WEA(0) => DCT_1D_out_buf_row_0_we1,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_159 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_159 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_159;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_159 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000000000000000",
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => D(15 downto 0),
      DOUTBDOUT(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_out_buf_row_0_ce1,
      ENBWREN => DCT_1D_out_buf_row_0_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_16 is
  port (
    output_4_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_4_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    output_buf_2d_4_ce1 : in STD_LOGIC;
    output_buf_2d_4_ce0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_4_we1 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_16 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_16 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "output_buf_2d_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ram_reg_bram_0_0(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      DINBDIN(15 downto 0) => ram_reg_bram_0_2(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => output_4_d1(15 downto 0),
      DOUTBDOUT(15 downto 0) => output_4_d0(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => output_buf_2d_4_ce1,
      ENBWREN => output_buf_2d_4_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => output_buf_2d_4_we1,
      WEA(0) => output_buf_2d_4_we1,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => ram_reg_bram_0_3(0),
      WEBWE(0) => ram_reg_bram_0_3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_160 is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_row_0_we1 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_160 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_160;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_160 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000000000000000",
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => DOUTADOUT(15 downto 0),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_out_buf_row_0_ce1,
      ENBWREN => DCT_1D_out_buf_row_0_ce0,
      REGCEAREGCE => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1,
      REGCEB => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => DCT_1D_out_buf_row_0_we1,
      WEA(0) => DCT_1D_out_buf_row_0_we1,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_161 is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    grp_DCT_2D_fu_410_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_161 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_161;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_161 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
  WEA(0) <= \^wea\(0);
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000000000000000",
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => DOUTADOUT(15 downto 0),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_out_buf_row_0_ce1,
      ENBWREN => DCT_1D_out_buf_row_0_ce0,
      REGCEAREGCE => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1,
      REGCEB => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\ram_reg_bram_0_i_24__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFC0CFC0CF808"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => grp_DCT_2D_fu_410_ap_start_reg,
      I4 => Q(3),
      I5 => Q(2),
      O => \^wea\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_162 is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_row_0_we1 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_162 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_162;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_162 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000000000000000",
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => DOUTADOUT(15 downto 0),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_out_buf_row_0_ce1,
      ENBWREN => DCT_1D_out_buf_row_0_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => DCT_1D_out_buf_row_0_we1,
      WEA(0) => DCT_1D_out_buf_row_0_we1,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_163 is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_163 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_163;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_163 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "grp_DCT_2D_fu_410/DCT_1D_out_buf_row_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000000000000000",
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => DOUTADOUT(15 downto 0),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DCT_1D_out_buf_row_0_ce1,
      ENBWREN => DCT_1D_out_buf_row_0_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_17 is
  port (
    output_3_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_3_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[76]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    output_buf_2d_2_ce1 : in STD_LOGIC;
    output_buf_2d_2_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_2_we1 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_17 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_17 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "output_buf_2d_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => output_3_d1(15 downto 0),
      DOUTBDOUT(15 downto 0) => output_3_d0(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => output_buf_2d_2_ce1,
      ENBWREN => output_buf_2d_2_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => output_buf_2d_2_we1,
      WEA(0) => output_buf_2d_2_we1,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => ram_reg_bram_0_1(0),
      WEBWE(0) => ram_reg_bram_0_1(0)
    );
\ram_reg_bram_0_i_74__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \ap_CS_fsm_reg[76]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_18 is
  port (
    output_2_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_2_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    output_buf_2d_2_ce1 : in STD_LOGIC;
    output_buf_2d_2_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_2_we1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_18 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_18 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "output_buf_2d_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DINBDIN(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => output_2_d1(15 downto 0),
      DOUTBDOUT(15 downto 0) => output_2_d0(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => output_buf_2d_2_ce1,
      ENBWREN => output_buf_2d_2_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => output_buf_2d_2_we1,
      WEA(0) => output_buf_2d_2_we1,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => ram_reg_bram_0_2(0),
      WEBWE(0) => ram_reg_bram_0_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_19 is
  port (
    output_1_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_1_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    output_buf_2d_0_ce1 : in STD_LOGIC;
    output_buf_2d_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_0_we1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_19 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_19 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "output_buf_2d_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DINBDIN(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => output_1_d1(15 downto 0),
      DOUTBDOUT(15 downto 0) => output_1_d0(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => output_buf_2d_0_ce1,
      ENBWREN => output_buf_2d_0_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => output_buf_2d_0_we1,
      WEA(0) => output_buf_2d_0_we1,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => ram_reg_bram_0_2(0),
      WEBWE(0) => ram_reg_bram_0_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_20 is
  port (
    output_0_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_0_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    output_buf_2d_0_ce1 : in STD_LOGIC;
    output_buf_2d_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_0_we1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_20 : entity is "DCT_2D_DCT_1D_outOgC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_20 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "output_buf_2d_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DINBDIN(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => output_0_d1(15 downto 0),
      DOUTBDOUT(15 downto 0) => output_0_d0(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => output_buf_2d_0_ce1,
      ENBWREN => output_buf_2d_0_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => output_buf_2d_0_we1,
      WEA(0) => output_buf_2d_0_we1,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => ram_reg_bram_0_2(0),
      WEBWE(0) => ram_reg_bram_0_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_DSP48_0 is
  port (
    DCT_1D_out_buf_col_0_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_DSP48_0 is
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_93 : STD_LOGIC;
  signal p_n_94 : STD_LOGIC;
  signal p_n_95 : STD_LOGIC;
  signal p_n_96 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-13 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => D(17),
      A(28) => D(17),
      A(27) => D(17),
      A(26) => D(17),
      A(25) => D(17),
      A(24) => D(17),
      A(23) => D(17),
      A(22) => D(17),
      A(21) => D(17),
      A(20) => D(17),
      A(19) => D(17),
      A(18) => D(17),
      A(17 downto 0) => D(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000101101010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26) => A(17),
      D(25) => A(17),
      D(24) => A(17),
      D(23) => A(17),
      D(22) => A(17),
      D(21) => A(17),
      D(20) => A(17),
      D(19) => A(17),
      D(18) => A(17),
      D(17 downto 0) => A(17 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_P_UNCONNECTED(47 downto 29),
      P(28 downto 13) => DCT_1D_out_buf_col_0_d0(15 downto 0),
      P(12) => p_n_93,
      P(11) => p_n_94,
      P(10) => p_n_95,
      P(9) => p_n_96,
      P(8) => p_n_97,
      P(7) => p_n_98,
      P(6) => p_n_99,
      P(5) => p_n_100,
      P(4) => p_n_101,
      P(3) => p_n_102,
      P(2) => p_n_103,
      P(1) => p_n_104,
      P(0) => p_n_105,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_DSP48_0_155 is
  port (
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_DSP48_0_155 : entity is "DCT_ama_addmuladdbkb_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_DSP48_0_155;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_DSP48_0_155 is
  signal grp_DCT_1D_1_fu_828_output_0_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_93 : STD_LOGIC;
  signal p_n_94 : STD_LOGIC;
  signal p_n_95 : STD_LOGIC;
  signal p_n_96 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__13\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__13\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__13\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__13\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__13\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__13\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__13\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__12\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__12\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__12\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__12\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__12\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_22__12\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_23__11\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__13\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__13\ : label is "soft_lutpair6";
begin
p: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => D(17),
      A(28) => D(17),
      A(27) => D(17),
      A(26) => D(17),
      A(25) => D(17),
      A(24) => D(17),
      A(23) => D(17),
      A(22) => D(17),
      A(21) => D(17),
      A(20) => D(17),
      A(19) => D(17),
      A(18) => D(17),
      A(17 downto 0) => D(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000101101010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26) => A(17),
      D(25) => A(17),
      D(24) => A(17),
      D(23) => A(17),
      D(22) => A(17),
      D(21) => A(17),
      D(20) => A(17),
      D(19) => A(17),
      D(18) => A(17),
      D(17 downto 0) => A(17 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_P_UNCONNECTED(47 downto 29),
      P(28 downto 13) => grp_DCT_1D_1_fu_828_output_0_d0(15 downto 0),
      P(12) => p_n_93,
      P(11) => p_n_94,
      P(10) => p_n_95,
      P(9) => p_n_96,
      P(8) => p_n_97,
      P(7) => p_n_98,
      P(6) => p_n_99,
      P(5) => p_n_100,
      P(4) => p_n_101,
      P(3) => p_n_102,
      P(2) => p_n_103,
      P(1) => p_n_104,
      P(0) => p_n_105,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_XOROUT_UNCONNECTED(7 downto 0)
    );
\ram_reg_bram_0_i_10__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(13),
      I1 => WEA(0),
      O => DINBDIN(13)
    );
\ram_reg_bram_0_i_11__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(12),
      I1 => WEA(0),
      O => DINBDIN(12)
    );
\ram_reg_bram_0_i_12__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(11),
      I1 => WEA(0),
      O => DINBDIN(11)
    );
\ram_reg_bram_0_i_13__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(10),
      I1 => WEA(0),
      O => DINBDIN(10)
    );
\ram_reg_bram_0_i_14__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(9),
      I1 => WEA(0),
      O => DINBDIN(9)
    );
\ram_reg_bram_0_i_15__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(8),
      I1 => WEA(0),
      O => DINBDIN(8)
    );
\ram_reg_bram_0_i_16__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(7),
      I1 => WEA(0),
      O => DINBDIN(7)
    );
\ram_reg_bram_0_i_17__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(6),
      I1 => WEA(0),
      O => DINBDIN(6)
    );
\ram_reg_bram_0_i_18__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(5),
      I1 => WEA(0),
      O => DINBDIN(5)
    );
\ram_reg_bram_0_i_19__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(4),
      I1 => WEA(0),
      O => DINBDIN(4)
    );
\ram_reg_bram_0_i_20__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(3),
      I1 => WEA(0),
      O => DINBDIN(3)
    );
\ram_reg_bram_0_i_21__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(2),
      I1 => WEA(0),
      O => DINBDIN(2)
    );
\ram_reg_bram_0_i_22__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(1),
      I1 => WEA(0),
      O => DINBDIN(1)
    );
\ram_reg_bram_0_i_23__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(0),
      I1 => WEA(0),
      O => DINBDIN(0)
    );
\ram_reg_bram_0_i_8__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(15),
      I1 => WEA(0),
      O => DINBDIN(15)
    );
\ram_reg_bram_0_i_9__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_0_d0(14),
      I1 => WEA(0),
      O => DINBDIN(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[26]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[47]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]\ : out STD_LOGIC;
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_7_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_i_77 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_cs_fsm_reg[36]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[41]\ : STD_LOGIC;
  signal input_buf_2d_7_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram_reg_bram_0_i_35__12_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__30\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__30\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__30\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__30\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__30\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__30\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__30\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__30\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__27\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__30\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__30\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__29\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__29\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__30\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__30\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__30\ : label is "soft_lutpair290";
begin
  A(15 downto 0) <= \^a\(15 downto 0);
  \ap_CS_fsm_reg[36]\ <= \^ap_cs_fsm_reg[36]\;
  \ap_CS_fsm_reg[41]\ <= \^ap_cs_fsm_reg[41]\;
p_i_105: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^a\(15),
      I1 => p_i_77(0),
      O => ram_reg_bram_0_0(0)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => input_buf_2d_7_d0(15 downto 0),
      DINBDIN(15 downto 0) => input_7_q1(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \^a\(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => input_buf_2d_2_ce0,
      ENBWREN => input_buf_2d_0_we1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => input_buf_2d_0_we1,
      WEBWE(0) => input_buf_2d_0_we1
    );
\ram_reg_bram_0_i_10__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(6),
      I1 => Q(0),
      O => input_buf_2d_7_d0(6)
    );
\ram_reg_bram_0_i_11__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(5),
      I1 => Q(0),
      O => input_buf_2d_7_d0(5)
    );
\ram_reg_bram_0_i_12__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(4),
      I1 => Q(0),
      O => input_buf_2d_7_d0(4)
    );
\ram_reg_bram_0_i_13__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(3),
      I1 => Q(0),
      O => input_buf_2d_7_d0(3)
    );
\ram_reg_bram_0_i_14__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(2),
      I1 => Q(0),
      O => input_buf_2d_7_d0(2)
    );
\ram_reg_bram_0_i_15__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(1),
      I1 => Q(0),
      O => input_buf_2d_7_d0(1)
    );
\ram_reg_bram_0_i_16__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(0),
      I1 => Q(0),
      O => input_buf_2d_7_d0(0)
    );
\ram_reg_bram_0_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(15),
      I1 => Q(0),
      O => input_buf_2d_7_d0(15)
    );
\ram_reg_bram_0_i_25__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(20),
      I1 => Q(19),
      I2 => Q(6),
      I3 => Q(15),
      I4 => \^ap_cs_fsm_reg[36]\,
      I5 => \^ap_cs_fsm_reg[41]\,
      O => \ap_CS_fsm_reg[47]\
    );
\ram_reg_bram_0_i_29__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(4),
      O => \ap_CS_fsm_reg[26]\
    );
\ram_reg_bram_0_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(14),
      I1 => Q(0),
      O => input_buf_2d_7_d0(14)
    );
\ram_reg_bram_0_i_32__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(18),
      I2 => Q(12),
      I3 => Q(8),
      O => \^ap_cs_fsm_reg[36]\
    );
\ram_reg_bram_0_i_33__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => Q(14),
      I1 => Q(11),
      I2 => Q(17),
      I3 => Q(7),
      I4 => \ram_reg_bram_0_i_35__12_n_0\,
      O => \^ap_cs_fsm_reg[41]\
    );
\ram_reg_bram_0_i_35__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(5),
      I1 => Q(16),
      I2 => Q(10),
      I3 => Q(13),
      O => \ram_reg_bram_0_i_35__12_n_0\
    );
\ram_reg_bram_0_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(13),
      I1 => Q(0),
      O => input_buf_2d_7_d0(13)
    );
\ram_reg_bram_0_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(12),
      I1 => Q(0),
      O => input_buf_2d_7_d0(12)
    );
\ram_reg_bram_0_i_5__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(11),
      I1 => Q(0),
      O => input_buf_2d_7_d0(11)
    );
\ram_reg_bram_0_i_6__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(10),
      I1 => Q(0),
      O => input_buf_2d_7_d0(10)
    );
\ram_reg_bram_0_i_7__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(9),
      I1 => Q(0),
      O => input_buf_2d_7_d0(9)
    );
\ram_reg_bram_0_i_8__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(8),
      I1 => Q(0),
      O => input_buf_2d_7_d0(8)
    );
\ram_reg_bram_0_i_9__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_7_q0(7),
      I1 => Q(0),
      O => input_buf_2d_7_d0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_21 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_6_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_21 : entity is "DCT_input_buf_2d_0_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_21 is
  signal input_buf_2d_6_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "input_buf_2d_6_U/DCT_input_buf_2d_0_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__29\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__29\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__29\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__29\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__29\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__29\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__29\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__29\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__26\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__29\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__29\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__28\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__28\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__29\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__29\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__29\ : label is "soft_lutpair282";
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => input_buf_2d_6_d0(15 downto 0),
      DINBDIN(15 downto 0) => input_6_q1(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => input_buf_2d_2_ce0,
      ENBWREN => input_buf_2d_0_we1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => input_buf_2d_0_we1,
      WEBWE(0) => input_buf_2d_0_we1
    );
\ram_reg_bram_0_i_10__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(6),
      I1 => Q(0),
      O => input_buf_2d_6_d0(6)
    );
\ram_reg_bram_0_i_11__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(5),
      I1 => Q(0),
      O => input_buf_2d_6_d0(5)
    );
\ram_reg_bram_0_i_12__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(4),
      I1 => Q(0),
      O => input_buf_2d_6_d0(4)
    );
\ram_reg_bram_0_i_13__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(3),
      I1 => Q(0),
      O => input_buf_2d_6_d0(3)
    );
\ram_reg_bram_0_i_14__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(2),
      I1 => Q(0),
      O => input_buf_2d_6_d0(2)
    );
\ram_reg_bram_0_i_15__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(1),
      I1 => Q(0),
      O => input_buf_2d_6_d0(1)
    );
\ram_reg_bram_0_i_16__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(0),
      I1 => Q(0),
      O => input_buf_2d_6_d0(0)
    );
\ram_reg_bram_0_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(15),
      I1 => Q(0),
      O => input_buf_2d_6_d0(15)
    );
\ram_reg_bram_0_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(14),
      I1 => Q(0),
      O => input_buf_2d_6_d0(14)
    );
\ram_reg_bram_0_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(13),
      I1 => Q(0),
      O => input_buf_2d_6_d0(13)
    );
\ram_reg_bram_0_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(12),
      I1 => Q(0),
      O => input_buf_2d_6_d0(12)
    );
\ram_reg_bram_0_i_5__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(11),
      I1 => Q(0),
      O => input_buf_2d_6_d0(11)
    );
\ram_reg_bram_0_i_6__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(10),
      I1 => Q(0),
      O => input_buf_2d_6_d0(10)
    );
\ram_reg_bram_0_i_7__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(9),
      I1 => Q(0),
      O => input_buf_2d_6_d0(9)
    );
\ram_reg_bram_0_i_8__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(8),
      I1 => Q(0),
      O => input_buf_2d_6_d0(8)
    );
\ram_reg_bram_0_i_9__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_6_q0(7),
      I1 => Q(0),
      O => input_buf_2d_6_d0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_22 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_5_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_i_29 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_22 : entity is "DCT_input_buf_2d_0_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_22 is
  signal input_buf_2d_5_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "input_buf_2d_5_U/DCT_input_buf_2d_0_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__28\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__28\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__28\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__28\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__28\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__28\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__28\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__28\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__25\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__28\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__28\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__27\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__27\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__28\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__28\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__28\ : label is "soft_lutpair274";
begin
  ram_reg_bram_0_0(15 downto 0) <= \^ram_reg_bram_0_0\(15 downto 0);
p_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(15),
      I1 => p_i_29(0),
      O => ram_reg_bram_0_1(0)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => input_buf_2d_5_d0(15 downto 0),
      DINBDIN(15 downto 0) => input_5_q1(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \^ram_reg_bram_0_0\(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => input_buf_2d_2_ce0,
      ENBWREN => input_buf_2d_0_we1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ram_reg_bram_0_2(0),
      WEA(0) => ram_reg_bram_0_2(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => input_buf_2d_0_we1,
      WEBWE(0) => input_buf_2d_0_we1
    );
\ram_reg_bram_0_i_10__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(6),
      I1 => Q(0),
      O => input_buf_2d_5_d0(6)
    );
\ram_reg_bram_0_i_11__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(5),
      I1 => Q(0),
      O => input_buf_2d_5_d0(5)
    );
\ram_reg_bram_0_i_12__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(4),
      I1 => Q(0),
      O => input_buf_2d_5_d0(4)
    );
\ram_reg_bram_0_i_13__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(3),
      I1 => Q(0),
      O => input_buf_2d_5_d0(3)
    );
\ram_reg_bram_0_i_14__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(2),
      I1 => Q(0),
      O => input_buf_2d_5_d0(2)
    );
\ram_reg_bram_0_i_15__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(1),
      I1 => Q(0),
      O => input_buf_2d_5_d0(1)
    );
\ram_reg_bram_0_i_16__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(0),
      I1 => Q(0),
      O => input_buf_2d_5_d0(0)
    );
\ram_reg_bram_0_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(15),
      I1 => Q(0),
      O => input_buf_2d_5_d0(15)
    );
\ram_reg_bram_0_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(14),
      I1 => Q(0),
      O => input_buf_2d_5_d0(14)
    );
\ram_reg_bram_0_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(13),
      I1 => Q(0),
      O => input_buf_2d_5_d0(13)
    );
\ram_reg_bram_0_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(12),
      I1 => Q(0),
      O => input_buf_2d_5_d0(12)
    );
\ram_reg_bram_0_i_5__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(11),
      I1 => Q(0),
      O => input_buf_2d_5_d0(11)
    );
\ram_reg_bram_0_i_6__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(10),
      I1 => Q(0),
      O => input_buf_2d_5_d0(10)
    );
\ram_reg_bram_0_i_7__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(9),
      I1 => Q(0),
      O => input_buf_2d_5_d0(9)
    );
\ram_reg_bram_0_i_8__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(8),
      I1 => Q(0),
      O => input_buf_2d_5_d0(8)
    );
\ram_reg_bram_0_i_9__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_5_q0(7),
      I1 => Q(0),
      O => input_buf_2d_5_d0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_23 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_4_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_23 : entity is "DCT_input_buf_2d_0_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_23 is
  signal input_buf_2d_4_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "input_buf_2d_4_U/DCT_input_buf_2d_0_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__27\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__27\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__27\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__27\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__27\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__27\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__27\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__27\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__24\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__27\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__27\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__26\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__26\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__27\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__27\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__27\ : label is "soft_lutpair266";
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => input_buf_2d_4_d0(15 downto 0),
      DINBDIN(15 downto 0) => input_4_q1(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => input_buf_2d_2_ce0,
      ENBWREN => input_buf_2d_0_we1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => input_buf_2d_0_we1,
      WEBWE(0) => input_buf_2d_0_we1
    );
\ram_reg_bram_0_i_10__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(6),
      I1 => Q(0),
      O => input_buf_2d_4_d0(6)
    );
\ram_reg_bram_0_i_11__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(5),
      I1 => Q(0),
      O => input_buf_2d_4_d0(5)
    );
\ram_reg_bram_0_i_12__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(4),
      I1 => Q(0),
      O => input_buf_2d_4_d0(4)
    );
\ram_reg_bram_0_i_13__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(3),
      I1 => Q(0),
      O => input_buf_2d_4_d0(3)
    );
\ram_reg_bram_0_i_14__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(2),
      I1 => Q(0),
      O => input_buf_2d_4_d0(2)
    );
\ram_reg_bram_0_i_15__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(1),
      I1 => Q(0),
      O => input_buf_2d_4_d0(1)
    );
\ram_reg_bram_0_i_16__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(0),
      I1 => Q(0),
      O => input_buf_2d_4_d0(0)
    );
\ram_reg_bram_0_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(15),
      I1 => Q(0),
      O => input_buf_2d_4_d0(15)
    );
\ram_reg_bram_0_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(14),
      I1 => Q(0),
      O => input_buf_2d_4_d0(14)
    );
\ram_reg_bram_0_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(13),
      I1 => Q(0),
      O => input_buf_2d_4_d0(13)
    );
\ram_reg_bram_0_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(12),
      I1 => Q(0),
      O => input_buf_2d_4_d0(12)
    );
\ram_reg_bram_0_i_5__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(11),
      I1 => Q(0),
      O => input_buf_2d_4_d0(11)
    );
\ram_reg_bram_0_i_6__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(10),
      I1 => Q(0),
      O => input_buf_2d_4_d0(10)
    );
\ram_reg_bram_0_i_7__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(9),
      I1 => Q(0),
      O => input_buf_2d_4_d0(9)
    );
\ram_reg_bram_0_i_8__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(8),
      I1 => Q(0),
      O => input_buf_2d_4_d0(8)
    );
\ram_reg_bram_0_i_9__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_4_q0(7),
      I1 => Q(0),
      O => input_buf_2d_4_d0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_24 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_3_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_i_57 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_24 : entity is "DCT_input_buf_2d_0_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_24 is
  signal input_buf_2d_3_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "input_buf_2d_3_U/DCT_input_buf_2d_0_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__26\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__26\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__26\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__26\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__26\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__26\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__26\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__26\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__23\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__26\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__26\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__25\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__25\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__26\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__26\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__26\ : label is "soft_lutpair258";
begin
  ram_reg_bram_0_0(15 downto 0) <= \^ram_reg_bram_0_0\(15 downto 0);
p_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(15),
      I1 => p_i_57(0),
      O => ram_reg_bram_0_1(0)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => input_buf_2d_3_d0(15 downto 0),
      DINBDIN(15 downto 0) => input_3_q1(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \^ram_reg_bram_0_0\(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => input_buf_2d_2_ce0,
      ENBWREN => input_buf_2d_0_we1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ram_reg_bram_0_2(0),
      WEA(0) => ram_reg_bram_0_2(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => input_buf_2d_0_we1,
      WEBWE(0) => input_buf_2d_0_we1
    );
\ram_reg_bram_0_i_10__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(6),
      I1 => Q(0),
      O => input_buf_2d_3_d0(6)
    );
\ram_reg_bram_0_i_11__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(5),
      I1 => Q(0),
      O => input_buf_2d_3_d0(5)
    );
\ram_reg_bram_0_i_12__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(4),
      I1 => Q(0),
      O => input_buf_2d_3_d0(4)
    );
\ram_reg_bram_0_i_13__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(3),
      I1 => Q(0),
      O => input_buf_2d_3_d0(3)
    );
\ram_reg_bram_0_i_14__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(2),
      I1 => Q(0),
      O => input_buf_2d_3_d0(2)
    );
\ram_reg_bram_0_i_15__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(1),
      I1 => Q(0),
      O => input_buf_2d_3_d0(1)
    );
\ram_reg_bram_0_i_16__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(0),
      I1 => Q(0),
      O => input_buf_2d_3_d0(0)
    );
\ram_reg_bram_0_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(15),
      I1 => Q(0),
      O => input_buf_2d_3_d0(15)
    );
\ram_reg_bram_0_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(14),
      I1 => Q(0),
      O => input_buf_2d_3_d0(14)
    );
\ram_reg_bram_0_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(13),
      I1 => Q(0),
      O => input_buf_2d_3_d0(13)
    );
\ram_reg_bram_0_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(12),
      I1 => Q(0),
      O => input_buf_2d_3_d0(12)
    );
\ram_reg_bram_0_i_5__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(11),
      I1 => Q(0),
      O => input_buf_2d_3_d0(11)
    );
\ram_reg_bram_0_i_6__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(10),
      I1 => Q(0),
      O => input_buf_2d_3_d0(10)
    );
\ram_reg_bram_0_i_7__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(9),
      I1 => Q(0),
      O => input_buf_2d_3_d0(9)
    );
\ram_reg_bram_0_i_8__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(8),
      I1 => Q(0),
      O => input_buf_2d_3_d0(8)
    );
\ram_reg_bram_0_i_9__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_3_q0(7),
      I1 => Q(0),
      O => input_buf_2d_3_d0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_25 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_2_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_25 : entity is "DCT_input_buf_2d_0_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_25 is
  signal input_buf_2d_2_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "input_buf_2d_2_U/DCT_input_buf_2d_0_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__25\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__25\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__25\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__25\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__25\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__25\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__25\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__25\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__22\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__25\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__25\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__24\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__24\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__25\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__25\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__25\ : label is "soft_lutpair250";
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => input_buf_2d_2_d0(15 downto 0),
      DINBDIN(15 downto 0) => input_2_q1(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => input_buf_2d_2_ce0,
      ENBWREN => input_buf_2d_0_we1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => input_buf_2d_0_we1,
      WEBWE(0) => input_buf_2d_0_we1
    );
\ram_reg_bram_0_i_10__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(6),
      I1 => Q(0),
      O => input_buf_2d_2_d0(6)
    );
\ram_reg_bram_0_i_11__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(5),
      I1 => Q(0),
      O => input_buf_2d_2_d0(5)
    );
\ram_reg_bram_0_i_12__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(4),
      I1 => Q(0),
      O => input_buf_2d_2_d0(4)
    );
\ram_reg_bram_0_i_13__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(3),
      I1 => Q(0),
      O => input_buf_2d_2_d0(3)
    );
\ram_reg_bram_0_i_14__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(2),
      I1 => Q(0),
      O => input_buf_2d_2_d0(2)
    );
\ram_reg_bram_0_i_15__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(1),
      I1 => Q(0),
      O => input_buf_2d_2_d0(1)
    );
\ram_reg_bram_0_i_16__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(0),
      I1 => Q(0),
      O => input_buf_2d_2_d0(0)
    );
\ram_reg_bram_0_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(15),
      I1 => Q(0),
      O => input_buf_2d_2_d0(15)
    );
\ram_reg_bram_0_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(14),
      I1 => Q(0),
      O => input_buf_2d_2_d0(14)
    );
\ram_reg_bram_0_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(13),
      I1 => Q(0),
      O => input_buf_2d_2_d0(13)
    );
\ram_reg_bram_0_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(12),
      I1 => Q(0),
      O => input_buf_2d_2_d0(12)
    );
\ram_reg_bram_0_i_5__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(11),
      I1 => Q(0),
      O => input_buf_2d_2_d0(11)
    );
\ram_reg_bram_0_i_6__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(10),
      I1 => Q(0),
      O => input_buf_2d_2_d0(10)
    );
\ram_reg_bram_0_i_7__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(9),
      I1 => Q(0),
      O => input_buf_2d_2_d0(9)
    );
\ram_reg_bram_0_i_8__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(8),
      I1 => Q(0),
      O => input_buf_2d_2_d0(8)
    );
\ram_reg_bram_0_i_9__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_2_q0(7),
      I1 => Q(0),
      O => input_buf_2d_2_d0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_26 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_1_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_i_9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_26 : entity is "DCT_input_buf_2d_0_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_26 is
  signal input_buf_2d_1_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "input_buf_2d_1_U/DCT_input_buf_2d_0_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__24\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__24\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__24\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__24\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__24\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__24\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__24\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__24\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__21\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__24\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__24\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__23\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__23\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__24\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__24\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__24\ : label is "soft_lutpair242";
begin
  ram_reg_bram_0_0(15 downto 0) <= \^ram_reg_bram_0_0\(15 downto 0);
p_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(15),
      I1 => p_i_9(0),
      O => S(0)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => input_buf_2d_1_d0(15 downto 0),
      DINBDIN(15 downto 0) => input_1_q1(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \^ram_reg_bram_0_0\(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => input_buf_2d_2_ce0,
      ENBWREN => input_buf_2d_0_we1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ram_reg_bram_0_1(0),
      WEA(0) => ram_reg_bram_0_1(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => input_buf_2d_0_we1,
      WEBWE(0) => input_buf_2d_0_we1
    );
\ram_reg_bram_0_i_10__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(6),
      I1 => Q(0),
      O => input_buf_2d_1_d0(6)
    );
\ram_reg_bram_0_i_11__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(5),
      I1 => Q(0),
      O => input_buf_2d_1_d0(5)
    );
\ram_reg_bram_0_i_12__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(4),
      I1 => Q(0),
      O => input_buf_2d_1_d0(4)
    );
\ram_reg_bram_0_i_13__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(3),
      I1 => Q(0),
      O => input_buf_2d_1_d0(3)
    );
\ram_reg_bram_0_i_14__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(2),
      I1 => Q(0),
      O => input_buf_2d_1_d0(2)
    );
\ram_reg_bram_0_i_15__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(1),
      I1 => Q(0),
      O => input_buf_2d_1_d0(1)
    );
\ram_reg_bram_0_i_16__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(0),
      I1 => Q(0),
      O => input_buf_2d_1_d0(0)
    );
\ram_reg_bram_0_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(15),
      I1 => Q(0),
      O => input_buf_2d_1_d0(15)
    );
\ram_reg_bram_0_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(14),
      I1 => Q(0),
      O => input_buf_2d_1_d0(14)
    );
\ram_reg_bram_0_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(13),
      I1 => Q(0),
      O => input_buf_2d_1_d0(13)
    );
\ram_reg_bram_0_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(12),
      I1 => Q(0),
      O => input_buf_2d_1_d0(12)
    );
\ram_reg_bram_0_i_5__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(11),
      I1 => Q(0),
      O => input_buf_2d_1_d0(11)
    );
\ram_reg_bram_0_i_6__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(10),
      I1 => Q(0),
      O => input_buf_2d_1_d0(10)
    );
\ram_reg_bram_0_i_7__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(9),
      I1 => Q(0),
      O => input_buf_2d_1_d0(9)
    );
\ram_reg_bram_0_i_8__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(8),
      I1 => Q(0),
      O => input_buf_2d_1_d0(8)
    );
\ram_reg_bram_0_i_9__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_1_q0(7),
      I1 => Q(0),
      O => input_buf_2d_1_d0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_27 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_0_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_27 : entity is "DCT_input_buf_2d_0_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_27 is
  signal input_buf_2d_0_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "input_buf_2d_0_U/DCT_input_buf_2d_0_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 7;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__23\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__23\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__23\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__23\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__23\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__23\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__23\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__24\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__15\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__15\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__15\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__15\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_22__15\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_23__14\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__23\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__23\ : label is "soft_lutpair233";
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => input_buf_2d_0_d0(15 downto 0),
      DINBDIN(15 downto 0) => input_0_q1(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => input_buf_2d_2_ce0,
      ENBWREN => input_buf_2d_0_we1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => input_buf_2d_0_we1,
      WEBWE(0) => input_buf_2d_0_we1
    );
\ram_reg_bram_0_i_10__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(13),
      I1 => Q(0),
      O => input_buf_2d_0_d0(13)
    );
\ram_reg_bram_0_i_11__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(12),
      I1 => Q(0),
      O => input_buf_2d_0_d0(12)
    );
\ram_reg_bram_0_i_12__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(11),
      I1 => Q(0),
      O => input_buf_2d_0_d0(11)
    );
\ram_reg_bram_0_i_13__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(10),
      I1 => Q(0),
      O => input_buf_2d_0_d0(10)
    );
\ram_reg_bram_0_i_14__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(9),
      I1 => Q(0),
      O => input_buf_2d_0_d0(9)
    );
\ram_reg_bram_0_i_15__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(8),
      I1 => Q(0),
      O => input_buf_2d_0_d0(8)
    );
\ram_reg_bram_0_i_16__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(7),
      I1 => Q(0),
      O => input_buf_2d_0_d0(7)
    );
\ram_reg_bram_0_i_17__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(6),
      I1 => Q(0),
      O => input_buf_2d_0_d0(6)
    );
\ram_reg_bram_0_i_18__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(5),
      I1 => Q(0),
      O => input_buf_2d_0_d0(5)
    );
\ram_reg_bram_0_i_19__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(4),
      I1 => Q(0),
      O => input_buf_2d_0_d0(4)
    );
\ram_reg_bram_0_i_20__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(3),
      I1 => Q(0),
      O => input_buf_2d_0_d0(3)
    );
\ram_reg_bram_0_i_21__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(2),
      I1 => Q(0),
      O => input_buf_2d_0_d0(2)
    );
\ram_reg_bram_0_i_22__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(1),
      I1 => Q(0),
      O => input_buf_2d_0_d0(1)
    );
\ram_reg_bram_0_i_23__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(0),
      I1 => Q(0),
      O => input_buf_2d_0_d0(0)
    );
\ram_reg_bram_0_i_8__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(15),
      I1 => Q(0),
      O => input_buf_2d_0_d0(15)
    );
\ram_reg_bram_0_i_9__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_0_q0(14),
      I1 => Q(0),
      O => input_buf_2d_0_d0(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_4_q0(15),
      A(28) => input_4_q0(15),
      A(27) => input_4_q0(15),
      A(26) => input_4_q0(15),
      A(25) => input_4_q0(15),
      A(24) => input_4_q0(15),
      A(23) => input_4_q0(15),
      A(22) => input_4_q0(15),
      A(21) => input_4_q0(15),
      A(20) => input_4_q0(15),
      A(19) => input_4_q0(15),
      A(18) => input_4_q0(15),
      A(17) => input_4_q0(15),
      A(16) => input_4_q0(15),
      A(15 downto 0) => input_4_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111110110001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_5_q0(15),
      A(28) => input_5_q0(15),
      A(27) => input_5_q0(15),
      A(26) => input_5_q0(15),
      A(25) => input_5_q0(15),
      A(24) => input_5_q0(15),
      A(23) => input_5_q0(15),
      A(22) => input_5_q0(15),
      A(21) => input_5_q0(15),
      A(20) => input_5_q0(15),
      A(19) => input_5_q0(15),
      A(18) => input_5_q0(15),
      A(17) => input_5_q0(15),
      A(16) => input_5_q0(15),
      A(15 downto 0) => input_5_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111001010110010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_148 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_7_fu_734_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_148 : entity is "DCT_mac_muladd_16cud_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_148;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_148 is
  signal \^p\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(28 downto 0) <= \^p\(28 downto 0);
\add_ln52_7_fu_734_p2__84_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(15),
      O => DSP_OUTPUT_INST(7)
    );
\add_ln52_7_fu_734_p2__84_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(14),
      O => DSP_OUTPUT_INST(6)
    );
\add_ln52_7_fu_734_p2__84_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(13),
      O => DSP_OUTPUT_INST(5)
    );
\add_ln52_7_fu_734_p2__84_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(12),
      O => DSP_OUTPUT_INST(4)
    );
\add_ln52_7_fu_734_p2__84_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(11),
      O => DSP_OUTPUT_INST(3)
    );
\add_ln52_7_fu_734_p2__84_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(10),
      O => DSP_OUTPUT_INST(2)
    );
\add_ln52_7_fu_734_p2__84_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(9),
      O => DSP_OUTPUT_INST(1)
    );
\add_ln52_7_fu_734_p2__84_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(8),
      O => DSP_OUTPUT_INST(0)
    );
\add_ln52_7_fu_734_p2__84_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(23),
      O => DSP_OUTPUT_INST_0(7)
    );
\add_ln52_7_fu_734_p2__84_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(22),
      O => DSP_OUTPUT_INST_0(6)
    );
\add_ln52_7_fu_734_p2__84_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(21),
      O => DSP_OUTPUT_INST_0(5)
    );
\add_ln52_7_fu_734_p2__84_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(20),
      O => DSP_OUTPUT_INST_0(4)
    );
\add_ln52_7_fu_734_p2__84_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(19),
      O => DSP_OUTPUT_INST_0(3)
    );
\add_ln52_7_fu_734_p2__84_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(18),
      O => DSP_OUTPUT_INST_0(2)
    );
\add_ln52_7_fu_734_p2__84_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(17),
      O => DSP_OUTPUT_INST_0(1)
    );
\add_ln52_7_fu_734_p2__84_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(16),
      O => DSP_OUTPUT_INST_0(0)
    );
\add_ln52_7_fu_734_p2__84_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(26),
      O => DSP_OUTPUT_INST_1(2)
    );
\add_ln52_7_fu_734_p2__84_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(25),
      O => DSP_OUTPUT_INST_1(1)
    );
\add_ln52_7_fu_734_p2__84_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(24),
      O => DSP_OUTPUT_INST_1(0)
    );
\add_ln52_7_fu_734_p2__84_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(7),
      O => S(7)
    );
\add_ln52_7_fu_734_p2__84_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(6),
      O => S(6)
    );
\add_ln52_7_fu_734_p2__84_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(5),
      O => S(5)
    );
\add_ln52_7_fu_734_p2__84_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(4),
      O => S(4)
    );
\add_ln52_7_fu_734_p2__84_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(3),
      O => S(3)
    );
\add_ln52_7_fu_734_p2__84_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(2),
      O => S(2)
    );
\add_ln52_7_fu_734_p2__84_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(1),
      O => S(1)
    );
\add_ln52_7_fu_734_p2__84_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111110110001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111001010110010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => \^p\(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_149 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_7_fu_734_p2_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_149 : entity is "DCT_mac_muladd_16cud_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_149;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_149 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal p_n_77 : STD_LOGIC;
  signal p_n_78 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
\add_ln52_7_fu_734_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_n_78,
      O => DI(0)
    );
\add_ln52_7_fu_734_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_n_78,
      I1 => p_n_77,
      O => S(1)
    );
\add_ln52_7_fu_734_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_n_78,
      I1 => \add_ln52_7_fu_734_p2_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000110101001110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000001001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28) => p_n_77,
      P(27) => p_n_78,
      P(26 downto 0) => P(26 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_150 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_5_fu_670_p2_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_150 : entity is "DCT_mac_muladd_16cud_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_150;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_150 is
  signal \^p\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(28 downto 0) <= \^p\(28 downto 0);
\add_ln52_5_fu_670_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(15),
      O => DSP_OUTPUT_INST(7)
    );
\add_ln52_5_fu_670_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(14),
      O => DSP_OUTPUT_INST(6)
    );
\add_ln52_5_fu_670_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(13),
      O => DSP_OUTPUT_INST(5)
    );
\add_ln52_5_fu_670_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(12),
      O => DSP_OUTPUT_INST(4)
    );
\add_ln52_5_fu_670_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(11),
      O => DSP_OUTPUT_INST(3)
    );
\add_ln52_5_fu_670_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(10),
      O => DSP_OUTPUT_INST(2)
    );
\add_ln52_5_fu_670_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(9),
      O => DSP_OUTPUT_INST(1)
    );
\add_ln52_5_fu_670_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(8),
      O => DSP_OUTPUT_INST(0)
    );
\add_ln52_5_fu_670_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(23),
      O => DSP_OUTPUT_INST_0(7)
    );
\add_ln52_5_fu_670_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(22),
      O => DSP_OUTPUT_INST_0(6)
    );
\add_ln52_5_fu_670_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(21),
      O => DSP_OUTPUT_INST_0(5)
    );
\add_ln52_5_fu_670_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(20),
      O => DSP_OUTPUT_INST_0(4)
    );
\add_ln52_5_fu_670_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(19),
      O => DSP_OUTPUT_INST_0(3)
    );
\add_ln52_5_fu_670_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(18),
      O => DSP_OUTPUT_INST_0(2)
    );
\add_ln52_5_fu_670_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(17),
      O => DSP_OUTPUT_INST_0(1)
    );
\add_ln52_5_fu_670_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(16),
      O => DSP_OUTPUT_INST_0(0)
    );
\add_ln52_5_fu_670_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(27),
      O => DSP_OUTPUT_INST_1(3)
    );
\add_ln52_5_fu_670_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(26),
      O => DSP_OUTPUT_INST_1(2)
    );
\add_ln52_5_fu_670_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(25),
      O => DSP_OUTPUT_INST_1(1)
    );
\add_ln52_5_fu_670_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(24),
      O => DSP_OUTPUT_INST_1(0)
    );
add_ln52_5_fu_670_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(7),
      O => S(7)
    );
add_ln52_5_fu_670_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(6),
      O => S(6)
    );
add_ln52_5_fu_670_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(5),
      O => S(5)
    );
add_ln52_5_fu_670_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(4),
      O => S(4)
    );
add_ln52_5_fu_670_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(3),
      O => S(3)
    );
add_ln52_5_fu_670_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(2),
      O => S(2)
    );
add_ln52_5_fu_670_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(1),
      O => S(1)
    );
add_ln52_5_fu_670_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln52_5_fu_670_p2_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000100011100100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000001001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => \^p\(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_151 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_4_fu_642_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_151 : entity is "DCT_mac_muladd_16cud_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_151;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_151 is
  signal \^p\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(28 downto 0) <= \^p\(28 downto 0);
\add_ln52_4_fu_642_p2__84_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(15),
      O => DSP_OUTPUT_INST(7)
    );
\add_ln52_4_fu_642_p2__84_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(14),
      O => DSP_OUTPUT_INST(6)
    );
\add_ln52_4_fu_642_p2__84_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(13),
      O => DSP_OUTPUT_INST(5)
    );
\add_ln52_4_fu_642_p2__84_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(12),
      O => DSP_OUTPUT_INST(4)
    );
\add_ln52_4_fu_642_p2__84_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(11),
      O => DSP_OUTPUT_INST(3)
    );
\add_ln52_4_fu_642_p2__84_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(10),
      O => DSP_OUTPUT_INST(2)
    );
\add_ln52_4_fu_642_p2__84_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(9),
      O => DSP_OUTPUT_INST(1)
    );
\add_ln52_4_fu_642_p2__84_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(8),
      O => DSP_OUTPUT_INST(0)
    );
\add_ln52_4_fu_642_p2__84_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(23),
      O => DSP_OUTPUT_INST_0(7)
    );
\add_ln52_4_fu_642_p2__84_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(22),
      O => DSP_OUTPUT_INST_0(6)
    );
\add_ln52_4_fu_642_p2__84_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(21),
      O => DSP_OUTPUT_INST_0(5)
    );
\add_ln52_4_fu_642_p2__84_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(20),
      O => DSP_OUTPUT_INST_0(4)
    );
\add_ln52_4_fu_642_p2__84_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(19),
      O => DSP_OUTPUT_INST_0(3)
    );
\add_ln52_4_fu_642_p2__84_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(18),
      O => DSP_OUTPUT_INST_0(2)
    );
\add_ln52_4_fu_642_p2__84_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(17),
      O => DSP_OUTPUT_INST_0(1)
    );
\add_ln52_4_fu_642_p2__84_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(16),
      O => DSP_OUTPUT_INST_0(0)
    );
\add_ln52_4_fu_642_p2__84_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(27),
      O => DSP_OUTPUT_INST_1(3)
    );
\add_ln52_4_fu_642_p2__84_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(26),
      O => DSP_OUTPUT_INST_1(2)
    );
\add_ln52_4_fu_642_p2__84_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(25),
      O => DSP_OUTPUT_INST_1(1)
    );
\add_ln52_4_fu_642_p2__84_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(24),
      O => DSP_OUTPUT_INST_1(0)
    );
\add_ln52_4_fu_642_p2__84_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(7),
      O => S(7)
    );
\add_ln52_4_fu_642_p2__84_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(6),
      O => S(6)
    );
\add_ln52_4_fu_642_p2__84_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(5),
      O => S(5)
    );
\add_ln52_4_fu_642_p2__84_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(4),
      O => S(4)
    );
\add_ln52_4_fu_642_p2__84_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(3),
      O => S(3)
    );
\add_ln52_4_fu_642_p2__84_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(2),
      O => S(2)
    );
\add_ln52_4_fu_642_p2__84_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(1),
      O => S(1)
    );
\add_ln52_4_fu_642_p2__84_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000101101010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111010010110000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => \^p\(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_152 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_4_fu_642_p2_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_152 : entity is "DCT_mac_muladd_16cud_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_152;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_152 is
  signal \^p\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(28 downto 0) <= \^p\(28 downto 0);
\add_ln52_4_fu_642_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(15),
      O => DSP_OUTPUT_INST(7)
    );
\add_ln52_4_fu_642_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(14),
      O => DSP_OUTPUT_INST(6)
    );
\add_ln52_4_fu_642_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(13),
      O => DSP_OUTPUT_INST(5)
    );
\add_ln52_4_fu_642_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(12),
      O => DSP_OUTPUT_INST(4)
    );
\add_ln52_4_fu_642_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(11),
      O => DSP_OUTPUT_INST(3)
    );
\add_ln52_4_fu_642_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(10),
      O => DSP_OUTPUT_INST(2)
    );
\add_ln52_4_fu_642_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(9),
      O => DSP_OUTPUT_INST(1)
    );
\add_ln52_4_fu_642_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(8),
      O => DSP_OUTPUT_INST(0)
    );
\add_ln52_4_fu_642_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(23),
      O => DSP_OUTPUT_INST_0(7)
    );
\add_ln52_4_fu_642_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(22),
      O => DSP_OUTPUT_INST_0(6)
    );
\add_ln52_4_fu_642_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(21),
      O => DSP_OUTPUT_INST_0(5)
    );
\add_ln52_4_fu_642_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(20),
      O => DSP_OUTPUT_INST_0(4)
    );
\add_ln52_4_fu_642_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(19),
      O => DSP_OUTPUT_INST_0(3)
    );
\add_ln52_4_fu_642_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(18),
      O => DSP_OUTPUT_INST_0(2)
    );
\add_ln52_4_fu_642_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(17),
      O => DSP_OUTPUT_INST_0(1)
    );
\add_ln52_4_fu_642_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(16),
      O => DSP_OUTPUT_INST_0(0)
    );
\add_ln52_4_fu_642_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(27),
      O => DSP_OUTPUT_INST_1(3)
    );
\add_ln52_4_fu_642_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(26),
      O => DSP_OUTPUT_INST_1(2)
    );
\add_ln52_4_fu_642_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(25),
      O => DSP_OUTPUT_INST_1(1)
    );
\add_ln52_4_fu_642_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(24),
      O => DSP_OUTPUT_INST_1(0)
    );
add_ln52_4_fu_642_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(7),
      O => S(7)
    );
add_ln52_4_fu_642_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(6),
      O => S(6)
    );
add_ln52_4_fu_642_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(5),
      O => S(5)
    );
add_ln52_4_fu_642_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(4),
      O => S(4)
    );
add_ln52_4_fu_642_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(3),
      O => S(3)
    );
add_ln52_4_fu_642_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(2),
      O => S(2)
    );
add_ln52_4_fu_642_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(1),
      O => S(1)
    );
add_ln52_4_fu_642_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln52_4_fu_642_p2_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000101101010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111010010110000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => \^p\(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_153 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_3_fu_614_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_153 : entity is "DCT_mac_muladd_16cud_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_153;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_153 is
  signal \^p\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(28 downto 0) <= \^p\(28 downto 0);
\add_ln52_3_fu_614_p2__84_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(15),
      O => DSP_OUTPUT_INST(7)
    );
\add_ln52_3_fu_614_p2__84_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(14),
      O => DSP_OUTPUT_INST(6)
    );
\add_ln52_3_fu_614_p2__84_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(13),
      O => DSP_OUTPUT_INST(5)
    );
\add_ln52_3_fu_614_p2__84_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(12),
      O => DSP_OUTPUT_INST(4)
    );
\add_ln52_3_fu_614_p2__84_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(11),
      O => DSP_OUTPUT_INST(3)
    );
\add_ln52_3_fu_614_p2__84_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(10),
      O => DSP_OUTPUT_INST(2)
    );
\add_ln52_3_fu_614_p2__84_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(9),
      O => DSP_OUTPUT_INST(1)
    );
\add_ln52_3_fu_614_p2__84_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(8),
      O => DSP_OUTPUT_INST(0)
    );
\add_ln52_3_fu_614_p2__84_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(23),
      O => DSP_OUTPUT_INST_0(7)
    );
\add_ln52_3_fu_614_p2__84_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(22),
      O => DSP_OUTPUT_INST_0(6)
    );
\add_ln52_3_fu_614_p2__84_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(21),
      O => DSP_OUTPUT_INST_0(5)
    );
\add_ln52_3_fu_614_p2__84_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(20),
      O => DSP_OUTPUT_INST_0(4)
    );
\add_ln52_3_fu_614_p2__84_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(19),
      O => DSP_OUTPUT_INST_0(3)
    );
\add_ln52_3_fu_614_p2__84_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(18),
      O => DSP_OUTPUT_INST_0(2)
    );
\add_ln52_3_fu_614_p2__84_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(17),
      O => DSP_OUTPUT_INST_0(1)
    );
\add_ln52_3_fu_614_p2__84_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(16),
      O => DSP_OUTPUT_INST_0(0)
    );
\add_ln52_3_fu_614_p2__84_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(27),
      O => DSP_OUTPUT_INST_1(3)
    );
\add_ln52_3_fu_614_p2__84_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(26),
      O => DSP_OUTPUT_INST_1(2)
    );
\add_ln52_3_fu_614_p2__84_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(25),
      O => DSP_OUTPUT_INST_1(1)
    );
\add_ln52_3_fu_614_p2__84_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(24),
      O => DSP_OUTPUT_INST_1(0)
    );
\add_ln52_3_fu_614_p2__84_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(7),
      O => S(7)
    );
\add_ln52_3_fu_614_p2__84_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(6),
      O => S(6)
    );
\add_ln52_3_fu_614_p2__84_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(5),
      O => S(5)
    );
\add_ln52_3_fu_614_p2__84_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(4),
      O => S(4)
    );
\add_ln52_3_fu_614_p2__84_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(3),
      O => S(3)
    );
\add_ln52_3_fu_614_p2__84_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(2),
      O => S(2)
    );
\add_ln52_3_fu_614_p2__84_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(1),
      O => S(1)
    );
\add_ln52_3_fu_614_p2__84_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000100011100100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111110110001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => \^p\(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_154 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_1_fu_558_p2_carry__2\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_154 : entity is "DCT_mac_muladd_16cud_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_154;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_154 is
  signal \^p\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(28 downto 0) <= \^p\(28 downto 0);
\add_ln52_1_fu_558_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(15),
      O => DSP_OUTPUT_INST(7)
    );
\add_ln52_1_fu_558_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(14),
      O => DSP_OUTPUT_INST(6)
    );
\add_ln52_1_fu_558_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(13),
      O => DSP_OUTPUT_INST(5)
    );
\add_ln52_1_fu_558_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(12),
      O => DSP_OUTPUT_INST(4)
    );
\add_ln52_1_fu_558_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(11),
      O => DSP_OUTPUT_INST(3)
    );
\add_ln52_1_fu_558_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(10),
      O => DSP_OUTPUT_INST(2)
    );
\add_ln52_1_fu_558_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(9),
      O => DSP_OUTPUT_INST(1)
    );
\add_ln52_1_fu_558_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(8),
      O => DSP_OUTPUT_INST(0)
    );
\add_ln52_1_fu_558_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(23),
      O => DSP_OUTPUT_INST_0(7)
    );
\add_ln52_1_fu_558_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(22),
      O => DSP_OUTPUT_INST_0(6)
    );
\add_ln52_1_fu_558_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(21),
      O => DSP_OUTPUT_INST_0(5)
    );
\add_ln52_1_fu_558_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(20),
      O => DSP_OUTPUT_INST_0(4)
    );
\add_ln52_1_fu_558_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(19),
      O => DSP_OUTPUT_INST_0(3)
    );
\add_ln52_1_fu_558_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(18),
      O => DSP_OUTPUT_INST_0(2)
    );
\add_ln52_1_fu_558_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(17),
      O => DSP_OUTPUT_INST_0(1)
    );
\add_ln52_1_fu_558_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(16),
      O => DSP_OUTPUT_INST_0(0)
    );
\add_ln52_1_fu_558_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(26),
      O => DSP_OUTPUT_INST_1(2)
    );
\add_ln52_1_fu_558_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(25),
      O => DSP_OUTPUT_INST_1(1)
    );
\add_ln52_1_fu_558_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(24),
      O => DSP_OUTPUT_INST_1(0)
    );
add_ln52_1_fu_558_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(7),
      O => S(7)
    );
add_ln52_1_fu_558_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(6),
      O => S(6)
    );
add_ln52_1_fu_558_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(5),
      O => S(5)
    );
add_ln52_1_fu_558_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(4),
      O => S(4)
    );
add_ln52_1_fu_558_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(3),
      O => S(3)
    );
add_ln52_1_fu_558_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(2),
      O => S(2)
    );
add_ln52_1_fu_558_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(1),
      O => S(1)
    );
add_ln52_1_fu_558_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111110110001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000110101001110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => \^p\(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_78 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_reg_0_7_11_11_i_2__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_78 : entity is "DCT_mac_muladd_16cud_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_78 is
  signal \^p\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal p_n_77 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(27 downto 0) <= \^p\(27 downto 0);
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_2_q0(15),
      A(28) => input_2_q0(15),
      A(27) => input_2_q0(15),
      A(26) => input_2_q0(15),
      A(25) => input_2_q0(15),
      A(24) => input_2_q0(15),
      A(23) => input_2_q0(15),
      A(22) => input_2_q0(15),
      A(21) => input_2_q0(15),
      A(20) => input_2_q0(15),
      A(19) => input_2_q0(15),
      A(18) => input_2_q0(15),
      A(17) => input_2_q0(15),
      A(16) => input_2_q0(15),
      A(15 downto 0) => input_2_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000110101001110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_3_q0(15),
      A(28) => input_3_q0(15),
      A(27) => input_3_q0(15),
      A(26) => input_3_q0(15),
      A(25) => input_3_q0(15),
      A(24) => input_3_q0(15),
      A(23) => input_3_q0(15),
      A(22) => input_3_q0(15),
      A(21) => input_3_q0(15),
      A(20) => input_3_q0(15),
      A(19) => input_3_q0(15),
      A(18) => input_3_q0(15),
      A(17) => input_3_q0(15),
      A(16) => input_3_q0(15),
      A(15 downto 0) => input_3_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000001001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28) => p_n_77,
      P(27 downto 0) => \^p\(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
ram_reg_0_7_11_11_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \ram_reg_0_7_11_11_i_2__5\(0),
      O => S(0)
    );
ram_reg_0_7_11_11_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(27),
      I1 => p_n_77,
      O => S(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_79 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_79 : entity is "DCT_mac_muladd_16cud_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_79 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_0_q0(15),
      A(28) => input_0_q0(15),
      A(27) => input_0_q0(15),
      A(26) => input_0_q0(15),
      A(25) => input_0_q0(15),
      A(24) => input_0_q0(15),
      A(23) => input_0_q0(15),
      A(22) => input_0_q0(15),
      A(21) => input_0_q0(15),
      A(20) => input_0_q0(15),
      A(19) => input_0_q0(15),
      A(18) => input_0_q0(15),
      A(17) => input_0_q0(15),
      A(16) => input_0_q0(15),
      A(15 downto 0) => input_0_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000100011100100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_1_q0(15),
      A(28) => input_1_q0(15),
      A(27) => input_1_q0(15),
      A(26) => input_1_q0(15),
      A(25) => input_1_q0(15),
      A(24) => input_1_q0(15),
      A(23) => input_1_q0(15),
      A(22) => input_1_q0(15),
      A(21) => input_1_q0(15),
      A(20) => input_1_q0(15),
      A(19) => input_1_q0(15),
      A(18) => input_1_q0(15),
      A(17) => input_1_q0(15),
      A(16) => input_1_q0(15),
      A(15 downto 0) => input_1_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000001001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_80 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_80 : entity is "DCT_mac_muladd_16cud_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_80 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_4_q0(15),
      A(28) => input_4_q0(15),
      A(27) => input_4_q0(15),
      A(26) => input_4_q0(15),
      A(25) => input_4_q0(15),
      A(24) => input_4_q0(15),
      A(23) => input_4_q0(15),
      A(22) => input_4_q0(15),
      A(21) => input_4_q0(15),
      A(20) => input_4_q0(15),
      A(19) => input_4_q0(15),
      A(18) => input_4_q0(15),
      A(17) => input_4_q0(15),
      A(16) => input_4_q0(15),
      A(15 downto 0) => input_4_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000101101010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_5_q0(15),
      A(28) => input_5_q0(15),
      A(27) => input_5_q0(15),
      A(26) => input_5_q0(15),
      A(25) => input_5_q0(15),
      A(24) => input_5_q0(15),
      A(23) => input_5_q0(15),
      A(22) => input_5_q0(15),
      A(21) => input_5_q0(15),
      A(20) => input_5_q0(15),
      A(19) => input_5_q0(15),
      A(18) => input_5_q0(15),
      A(17) => input_5_q0(15),
      A(16) => input_5_q0(15),
      A(15 downto 0) => input_5_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111010010110000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_81 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_81 : entity is "DCT_mac_muladd_16cud_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_81 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_0_q0(15),
      A(28) => input_0_q0(15),
      A(27) => input_0_q0(15),
      A(26) => input_0_q0(15),
      A(25) => input_0_q0(15),
      A(24) => input_0_q0(15),
      A(23) => input_0_q0(15),
      A(22) => input_0_q0(15),
      A(21) => input_0_q0(15),
      A(20) => input_0_q0(15),
      A(19) => input_0_q0(15),
      A(18) => input_0_q0(15),
      A(17) => input_0_q0(15),
      A(16) => input_0_q0(15),
      A(15 downto 0) => input_0_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000101101010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_1_q0(15),
      A(28) => input_1_q0(15),
      A(27) => input_1_q0(15),
      A(26) => input_1_q0(15),
      A(25) => input_1_q0(15),
      A(24) => input_1_q0(15),
      A(23) => input_1_q0(15),
      A(22) => input_1_q0(15),
      A(21) => input_1_q0(15),
      A(20) => input_1_q0(15),
      A(19) => input_1_q0(15),
      A(18) => input_1_q0(15),
      A(17) => input_1_q0(15),
      A(16) => input_1_q0(15),
      A(15 downto 0) => input_1_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111010010110000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_82 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_82 : entity is "DCT_mac_muladd_16cud_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_82 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_4_q0(15),
      A(28) => input_4_q0(15),
      A(27) => input_4_q0(15),
      A(26) => input_4_q0(15),
      A(25) => input_4_q0(15),
      A(24) => input_4_q0(15),
      A(23) => input_4_q0(15),
      A(22) => input_4_q0(15),
      A(21) => input_4_q0(15),
      A(20) => input_4_q0(15),
      A(19) => input_4_q0(15),
      A(18) => input_4_q0(15),
      A(17) => input_4_q0(15),
      A(16) => input_4_q0(15),
      A(15 downto 0) => input_4_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000100011100100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_5_q0(15),
      A(28) => input_5_q0(15),
      A(27) => input_5_q0(15),
      A(26) => input_5_q0(15),
      A(25) => input_5_q0(15),
      A(24) => input_5_q0(15),
      A(23) => input_5_q0(15),
      A(22) => input_5_q0(15),
      A(21) => input_5_q0(15),
      A(20) => input_5_q0(15),
      A(19) => input_5_q0(15),
      A(18) => input_5_q0(15),
      A(17) => input_5_q0(15),
      A(16) => input_5_q0(15),
      A(15 downto 0) => input_5_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111110110001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_83 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_83 : entity is "DCT_mac_muladd_16cud_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_83 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_0_q0(15),
      A(28) => input_0_q0(15),
      A(27) => input_0_q0(15),
      A(26) => input_0_q0(15),
      A(25) => input_0_q0(15),
      A(24) => input_0_q0(15),
      A(23) => input_0_q0(15),
      A(22) => input_0_q0(15),
      A(21) => input_0_q0(15),
      A(20) => input_0_q0(15),
      A(19) => input_0_q0(15),
      A(18) => input_0_q0(15),
      A(17) => input_0_q0(15),
      A(16) => input_0_q0(15),
      A(15 downto 0) => input_0_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111110110001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_1_q0(15),
      A(28) => input_1_q0(15),
      A(27) => input_1_q0(15),
      A(26) => input_1_q0(15),
      A(25) => input_1_q0(15),
      A(24) => input_1_q0(15),
      A(23) => input_1_q0(15),
      A(22) => input_1_q0(15),
      A(21) => input_1_q0(15),
      A(20) => input_1_q0(15),
      A(19) => input_1_q0(15),
      A(18) => input_1_q0(15),
      A(17) => input_1_q0(15),
      A(16) => input_1_q0(15),
      A(15 downto 0) => input_1_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000110101001110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_0_q0(15),
      A(28) => input_0_q0(15),
      A(27) => input_0_q0(15),
      A(26) => input_0_q0(15),
      A(25) => input_0_q0(15),
      A(24) => input_0_q0(15),
      A(23) => input_0_q0(15),
      A(22) => input_0_q0(15),
      A(21) => input_0_q0(15),
      A(20) => input_0_q0(15),
      A(19) => input_0_q0(15),
      A(18) => input_0_q0(15),
      A(17) => input_0_q0(15),
      A(16) => input_0_q0(15),
      A(15 downto 0) => input_0_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001100011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_m_P_UNCONNECTED(47 downto 28),
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_1_q0(15),
      A(28) => input_1_q0(15),
      A(27) => input_1_q0(15),
      A(26) => input_1_q0(15),
      A(25) => input_1_q0(15),
      A(24) => input_1_q0(15),
      A(23) => input_1_q0(15),
      A(22) => input_1_q0(15),
      A(21) => input_1_q0(15),
      A(20) => input_1_q0(15),
      A(19) => input_1_q0(15),
      A(18) => input_1_q0(15),
      A(17) => input_1_q0(15),
      A(16) => input_1_q0(15),
      A(15 downto 0) => input_1_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111011100011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_146 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_7_fu_734_p2_carry__2\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_146 : entity is "DCT_mac_muladd_16fYi_DSP48_4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_146;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_146 is
  signal \^p\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(27 downto 0) <= \^p\(27 downto 0);
\add_ln52_7_fu_734_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(15),
      O => DSP_OUTPUT_INST(7)
    );
\add_ln52_7_fu_734_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(14),
      O => DSP_OUTPUT_INST(6)
    );
\add_ln52_7_fu_734_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(13),
      O => DSP_OUTPUT_INST(5)
    );
\add_ln52_7_fu_734_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(12),
      O => DSP_OUTPUT_INST(4)
    );
\add_ln52_7_fu_734_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(11),
      O => DSP_OUTPUT_INST(3)
    );
\add_ln52_7_fu_734_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(10),
      O => DSP_OUTPUT_INST(2)
    );
\add_ln52_7_fu_734_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(9),
      O => DSP_OUTPUT_INST(1)
    );
\add_ln52_7_fu_734_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(8),
      O => DSP_OUTPUT_INST(0)
    );
\add_ln52_7_fu_734_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(23),
      O => DSP_OUTPUT_INST_0(7)
    );
\add_ln52_7_fu_734_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(22),
      O => DSP_OUTPUT_INST_0(6)
    );
\add_ln52_7_fu_734_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(21),
      O => DSP_OUTPUT_INST_0(5)
    );
\add_ln52_7_fu_734_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(20),
      O => DSP_OUTPUT_INST_0(4)
    );
\add_ln52_7_fu_734_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(19),
      O => DSP_OUTPUT_INST_0(3)
    );
\add_ln52_7_fu_734_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(18),
      O => DSP_OUTPUT_INST_0(2)
    );
\add_ln52_7_fu_734_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(17),
      O => DSP_OUTPUT_INST_0(1)
    );
\add_ln52_7_fu_734_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(16),
      O => DSP_OUTPUT_INST_0(0)
    );
\add_ln52_7_fu_734_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(26),
      O => DSP_OUTPUT_INST_1(2)
    );
\add_ln52_7_fu_734_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(25),
      O => DSP_OUTPUT_INST_1(1)
    );
\add_ln52_7_fu_734_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(24),
      O => DSP_OUTPUT_INST_1(0)
    );
add_ln52_7_fu_734_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(7),
      O => S(7)
    );
add_ln52_7_fu_734_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(6),
      O => S(6)
    );
add_ln52_7_fu_734_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(5),
      O => S(5)
    );
add_ln52_7_fu_734_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(4),
      O => S(4)
    );
add_ln52_7_fu_734_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(3),
      O => S(3)
    );
add_ln52_7_fu_734_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(2),
      O => S(2)
    );
add_ln52_7_fu_734_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(1),
      O => S(1)
    );
add_ln52_7_fu_734_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln52_7_fu_734_p2_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001100011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_m_P_UNCONNECTED(47 downto 28),
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111011100011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => \^p\(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_147 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_1_fu_558_p2_carry__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_147 : entity is "DCT_mac_muladd_16fYi_DSP48_4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_147;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_147 is
  signal \^p\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(27 downto 0) <= \^p\(27 downto 0);
\add_ln52_1_fu_558_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(1),
      O => S(1)
    );
\add_ln52_1_fu_558_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln52_1_fu_558_p2_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001100011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_m_P_UNCONNECTED(47 downto 28),
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000100011100100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => \^p\(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_77 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_7_11_11_i_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_77 : entity is "DCT_mac_muladd_16fYi_DSP48_4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_77 is
  signal \^p\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(27 downto 0) <= \^p\(27 downto 0);
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_3_q0(15),
      A(28) => input_3_q0(15),
      A(27) => input_3_q0(15),
      A(26) => input_3_q0(15),
      A(25) => input_3_q0(15),
      A(24) => input_3_q0(15),
      A(23) => input_3_q0(15),
      A(22) => input_3_q0(15),
      A(21) => input_3_q0(15),
      A(20) => input_3_q0(15),
      A(19) => input_3_q0(15),
      A(18) => input_3_q0(15),
      A(17) => input_3_q0(15),
      A(16) => input_3_q0(15),
      A(15 downto 0) => input_3_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001100011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_m_P_UNCONNECTED(47 downto 28),
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_2_q0(15),
      A(28) => input_2_q0(15),
      A(27) => input_2_q0(15),
      A(26) => input_2_q0(15),
      A(25) => input_2_q0(15),
      A(24) => input_2_q0(15),
      A(23) => input_2_q0(15),
      A(22) => input_2_q0(15),
      A(21) => input_2_q0(15),
      A(20) => input_2_q0(15),
      A(19) => input_2_q0(15),
      A(18) => input_2_q0(15),
      A(17) => input_2_q0(15),
      A(16) => input_2_q0(15),
      A(15 downto 0) => input_2_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000100011100100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => \^p\(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
ram_reg_0_7_11_11_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => ram_reg_0_7_11_11_i_2(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_DSP48_5 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_DSP48_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_DSP48_5 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_4_q0(15),
      A(28) => input_4_q0(15),
      A(27) => input_4_q0(15),
      A(26) => input_4_q0(15),
      A(25) => input_4_q0(15),
      A(24) => input_4_q0(15),
      A(23) => input_4_q0(15),
      A(22) => input_4_q0(15),
      A(21) => input_4_q0(15),
      A(20) => input_4_q0(15),
      A(19) => input_4_q0(15),
      A(18) => input_4_q0(15),
      A(17) => input_4_q0(15),
      A(16) => input_4_q0(15),
      A(15 downto 0) => input_4_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111110011100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_m_P_UNCONNECTED(47 downto 27),
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_5_q0(15),
      A(28) => input_5_q0(15),
      A(27) => input_5_q0(15),
      A(26) => input_5_q0(15),
      A(25) => input_5_q0(15),
      A(24) => input_5_q0(15),
      A(23) => input_5_q0(15),
      A(22) => input_5_q0(15),
      A(21) => input_5_q0(15),
      A(20) => input_5_q0(15),
      A(19) => input_5_q0(15),
      A(18) => input_5_q0(15),
      A(17) => input_5_q0(15),
      A(16) => input_5_q0(15),
      A(15 downto 0) => input_5_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111011100011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_DSP48_5_145 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_1_fu_558_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_DSP48_5_145 : entity is "DCT_mac_muladd_16g8j_DSP48_5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_DSP48_5_145;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_DSP48_5_145 is
  signal \^p\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(27 downto 0) <= \^p\(27 downto 0);
\add_ln52_1_fu_558_p2__84_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(15),
      O => DSP_OUTPUT_INST(7)
    );
\add_ln52_1_fu_558_p2__84_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(14),
      O => DSP_OUTPUT_INST(6)
    );
\add_ln52_1_fu_558_p2__84_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(13),
      O => DSP_OUTPUT_INST(5)
    );
\add_ln52_1_fu_558_p2__84_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(12),
      O => DSP_OUTPUT_INST(4)
    );
\add_ln52_1_fu_558_p2__84_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(11),
      O => DSP_OUTPUT_INST(3)
    );
\add_ln52_1_fu_558_p2__84_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(10),
      O => DSP_OUTPUT_INST(2)
    );
\add_ln52_1_fu_558_p2__84_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(9),
      O => DSP_OUTPUT_INST(1)
    );
\add_ln52_1_fu_558_p2__84_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(8),
      O => DSP_OUTPUT_INST(0)
    );
\add_ln52_1_fu_558_p2__84_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(23),
      O => DSP_OUTPUT_INST_0(7)
    );
\add_ln52_1_fu_558_p2__84_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(22),
      O => DSP_OUTPUT_INST_0(6)
    );
\add_ln52_1_fu_558_p2__84_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(21),
      O => DSP_OUTPUT_INST_0(5)
    );
\add_ln52_1_fu_558_p2__84_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(20),
      O => DSP_OUTPUT_INST_0(4)
    );
\add_ln52_1_fu_558_p2__84_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(19),
      O => DSP_OUTPUT_INST_0(3)
    );
\add_ln52_1_fu_558_p2__84_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(18),
      O => DSP_OUTPUT_INST_0(2)
    );
\add_ln52_1_fu_558_p2__84_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(17),
      O => DSP_OUTPUT_INST_0(1)
    );
\add_ln52_1_fu_558_p2__84_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(16),
      O => DSP_OUTPUT_INST_0(0)
    );
\add_ln52_1_fu_558_p2__84_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(26),
      O => DSP_OUTPUT_INST_1(2)
    );
\add_ln52_1_fu_558_p2__84_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(25),
      O => DSP_OUTPUT_INST_1(1)
    );
\add_ln52_1_fu_558_p2__84_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(24),
      O => DSP_OUTPUT_INST_1(0)
    );
\add_ln52_1_fu_558_p2__84_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(7),
      O => S(7)
    );
\add_ln52_1_fu_558_p2__84_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(6),
      O => S(6)
    );
\add_ln52_1_fu_558_p2__84_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(5),
      O => S(5)
    );
\add_ln52_1_fu_558_p2__84_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(4),
      O => S(4)
    );
\add_ln52_1_fu_558_p2__84_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(3),
      O => S(3)
    );
\add_ln52_1_fu_558_p2__84_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(2),
      O => S(2)
    );
\add_ln52_1_fu_558_p2__84_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(1),
      O => S(1)
    );
\add_ln52_1_fu_558_p2__84_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111110011100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_m_P_UNCONNECTED(47 downto 27),
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111011100011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => \^p\(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_6_q0(15),
      A(28) => input_6_q0(15),
      A(27) => input_6_q0(15),
      A(26) => input_6_q0(15),
      A(25) => input_6_q0(15),
      A(24) => input_6_q0(15),
      A(23) => input_6_q0(15),
      A(22) => input_6_q0(15),
      A(21) => input_6_q0(15),
      A(20) => input_6_q0(15),
      A(19) => input_6_q0(15),
      A(18) => input_6_q0(15),
      A(17) => input_6_q0(15),
      A(16) => input_6_q0(15),
      A(15 downto 0) => input_6_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111010010110000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST(27),
      C(46) => DSP_ALU_INST(27),
      C(45) => DSP_ALU_INST(27),
      C(44) => DSP_ALU_INST(27),
      C(43) => DSP_ALU_INST(27),
      C(42) => DSP_ALU_INST(27),
      C(41) => DSP_ALU_INST(27),
      C(40) => DSP_ALU_INST(27),
      C(39) => DSP_ALU_INST(27),
      C(38) => DSP_ALU_INST(27),
      C(37) => DSP_ALU_INST(27),
      C(36) => DSP_ALU_INST(27),
      C(35) => DSP_ALU_INST(27),
      C(34) => DSP_ALU_INST(27),
      C(33) => DSP_ALU_INST(27),
      C(32) => DSP_ALU_INST(27),
      C(31) => DSP_ALU_INST(27),
      C(30) => DSP_ALU_INST(27),
      C(29) => DSP_ALU_INST(27),
      C(28) => DSP_ALU_INST(27),
      C(27 downto 0) => DSP_ALU_INST(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_143 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln52_4_fu_642_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_143 : entity is "DCT_mac_muladd_16ibs_DSP48_7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_143;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_143 is
  signal \p__0\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
\add_ln52_4_fu_642_p2__84_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p__0\(28),
      I1 => \add_ln52_4_fu_642_p2__84_carry__2\(0),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111010010110000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(27),
      C(46) => DSP_ALU_INST_0(27),
      C(45) => DSP_ALU_INST_0(27),
      C(44) => DSP_ALU_INST_0(27),
      C(43) => DSP_ALU_INST_0(27),
      C(42) => DSP_ALU_INST_0(27),
      C(41) => DSP_ALU_INST_0(27),
      C(40) => DSP_ALU_INST_0(27),
      C(39) => DSP_ALU_INST_0(27),
      C(38) => DSP_ALU_INST_0(27),
      C(37) => DSP_ALU_INST_0(27),
      C(36) => DSP_ALU_INST_0(27),
      C(35) => DSP_ALU_INST_0(27),
      C(34) => DSP_ALU_INST_0(27),
      C(33) => DSP_ALU_INST_0(27),
      C(32) => DSP_ALU_INST_0(27),
      C(31) => DSP_ALU_INST_0(27),
      C(30) => DSP_ALU_INST_0(27),
      C(29) => DSP_ALU_INST_0(27),
      C(28) => DSP_ALU_INST_0(27),
      C(27 downto 0) => DSP_ALU_INST_0(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28) => \p__0\(28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_144 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln52_1_fu_558_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_144 : entity is "DCT_mac_muladd_16ibs_DSP48_7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_144;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_144 is
  signal \p__0\ : STD_LOGIC_VECTOR ( 28 downto 27 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
\add_ln52_1_fu_558_p2__84_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p__0\(27),
      O => DI(0)
    );
\add_ln52_1_fu_558_p2__84_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p__0\(27),
      I1 => \p__0\(28),
      O => S(1)
    );
\add_ln52_1_fu_558_p2__84_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p__0\(27),
      I1 => \add_ln52_1_fu_558_p2__84_carry__2\(0),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111001010110010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(27),
      C(46) => DSP_ALU_INST_0(27),
      C(45) => DSP_ALU_INST_0(27),
      C(44) => DSP_ALU_INST_0(27),
      C(43) => DSP_ALU_INST_0(27),
      C(42) => DSP_ALU_INST_0(27),
      C(41) => DSP_ALU_INST_0(27),
      C(40) => DSP_ALU_INST_0(27),
      C(39) => DSP_ALU_INST_0(27),
      C(38) => DSP_ALU_INST_0(27),
      C(37) => DSP_ALU_INST_0(27),
      C(36) => DSP_ALU_INST_0(27),
      C(35) => DSP_ALU_INST_0(27),
      C(34) => DSP_ALU_INST_0(27),
      C(33) => DSP_ALU_INST_0(27),
      C(32) => DSP_ALU_INST_0(27),
      C(31) => DSP_ALU_INST_0(27),
      C(30) => DSP_ALU_INST_0(27),
      C(29) => DSP_ALU_INST_0(27),
      C(28) => DSP_ALU_INST_0(27),
      C(27 downto 0) => DSP_ALU_INST_0(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 27) => \p__0\(28 downto 27),
      P(26 downto 0) => P(26 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_76 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 27 downto 0 );
    ram_reg_0_7_11_11_i_13 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_76 : entity is "DCT_mac_muladd_16ibs_DSP48_7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_76 is
  signal \^p\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \p__0\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(27 downto 0) <= \^p\(27 downto 0);
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_6_q0(15),
      A(28) => input_6_q0(15),
      A(27) => input_6_q0(15),
      A(26) => input_6_q0(15),
      A(25) => input_6_q0(15),
      A(24) => input_6_q0(15),
      A(23) => input_6_q0(15),
      A(22) => input_6_q0(15),
      A(21) => input_6_q0(15),
      A(20) => input_6_q0(15),
      A(19) => input_6_q0(15),
      A(18) => input_6_q0(15),
      A(17) => input_6_q0(15),
      A(16) => input_6_q0(15),
      A(15 downto 0) => input_6_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111001010110010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST(27),
      C(46) => DSP_ALU_INST(27),
      C(45) => DSP_ALU_INST(27),
      C(44) => DSP_ALU_INST(27),
      C(43) => DSP_ALU_INST(27),
      C(42) => DSP_ALU_INST(27),
      C(41) => DSP_ALU_INST(27),
      C(40) => DSP_ALU_INST(27),
      C(39) => DSP_ALU_INST(27),
      C(38) => DSP_ALU_INST(27),
      C(37) => DSP_ALU_INST(27),
      C(36) => DSP_ALU_INST(27),
      C(35) => DSP_ALU_INST(27),
      C(34) => DSP_ALU_INST(27),
      C(33) => DSP_ALU_INST(27),
      C(32) => DSP_ALU_INST(27),
      C(31) => DSP_ALU_INST(27),
      C(30) => DSP_ALU_INST(27),
      C(29) => DSP_ALU_INST(27),
      C(28) => DSP_ALU_INST(27),
      C(27 downto 0) => DSP_ALU_INST(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28) => \p__0\(28),
      P(27 downto 0) => \^p\(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
ram_reg_0_7_11_11_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(27),
      I1 => \p__0\(28),
      O => S(1)
    );
ram_reg_0_7_11_11_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => ram_reg_0_7_11_11_i_13(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_7_q0(15),
      A(28) => input_7_q0(15),
      A(27) => input_7_q0(15),
      A(26) => input_7_q0(15),
      A(25) => input_7_q0(15),
      A(24) => input_7_q0(15),
      A(23) => input_7_q0(15),
      A(22) => input_7_q0(15),
      A(21) => input_7_q0(15),
      A(20) => input_7_q0(15),
      A(19) => input_7_q0(15),
      A(18) => input_7_q0(15),
      A(17) => input_7_q0(15),
      A(16) => input_7_q0(15),
      A(15 downto 0) => input_7_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111011100011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_140 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_140 : entity is "DCT_mac_muladd_16jbC_DSP48_8";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_140;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_140 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111011100011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_141 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_141 : entity is "DCT_mac_muladd_16jbC_DSP48_8";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_141;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_141 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111001010110010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_142 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_142 : entity is "DCT_mac_muladd_16jbC_DSP48_8";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_142;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_142 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000001001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_74 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_74 : entity is "DCT_mac_muladd_16jbC_DSP48_8";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_74 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_7_q0(15),
      A(28) => input_7_q0(15),
      A(27) => input_7_q0(15),
      A(26) => input_7_q0(15),
      A(25) => input_7_q0(15),
      A(24) => input_7_q0(15),
      A(23) => input_7_q0(15),
      A(22) => input_7_q0(15),
      A(21) => input_7_q0(15),
      A(20) => input_7_q0(15),
      A(19) => input_7_q0(15),
      A(18) => input_7_q0(15),
      A(17) => input_7_q0(15),
      A(16) => input_7_q0(15),
      A(15 downto 0) => input_7_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111001010110010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_75 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_75 : entity is "DCT_mac_muladd_16jbC_DSP48_8";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_75 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_7_q0(15),
      A(28) => input_7_q0(15),
      A(27) => input_7_q0(15),
      A(26) => input_7_q0(15),
      A(25) => input_7_q0(15),
      A(24) => input_7_q0(15),
      A(23) => input_7_q0(15),
      A(22) => input_7_q0(15),
      A(21) => input_7_q0(15),
      A(20) => input_7_q0(15),
      A(19) => input_7_q0(15),
      A(18) => input_7_q0(15),
      A(17) => input_7_q0(15),
      A(16) => input_7_q0(15),
      A(15 downto 0) => input_7_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000001001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_0_q0(15),
      A(28) => input_0_q0(15),
      A(27) => input_0_q0(15),
      A(26) => input_0_q0(15),
      A(25) => input_0_q0(15),
      A(24) => input_0_q0(15),
      A(23) => input_0_q0(15),
      A(22) => input_0_q0(15),
      A(21) => input_0_q0(15),
      A(20) => input_0_q0(15),
      A(19) => input_0_q0(15),
      A(18) => input_0_q0(15),
      A(17) => input_0_q0(15),
      A(16) => input_0_q0(15),
      A(15 downto 0) => input_0_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000011000011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_1_q0(15),
      A(28) => input_1_q0(15),
      A(27) => input_1_q0(15),
      A(26) => input_1_q0(15),
      A(25) => input_1_q0(15),
      A(24) => input_1_q0(15),
      A(23) => input_1_q0(15),
      A(22) => input_1_q0(15),
      A(21) => input_1_q0(15),
      A(20) => input_1_q0(15),
      A(19) => input_1_q0(15),
      A(18) => input_1_q0(15),
      A(17) => input_1_q0(15),
      A(16) => input_1_q0(15),
      A(15 downto 0) => input_1_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000100111000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_138 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_6_fu_698_p2_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_138 : entity is "DCT_mac_muladd_16kbM_DSP48_9";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_138;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_138 is
  signal \^p\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(28 downto 0) <= \^p\(28 downto 0);
\add_ln52_6_fu_698_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(15),
      O => DSP_OUTPUT_INST(7)
    );
\add_ln52_6_fu_698_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(14),
      O => DSP_OUTPUT_INST(6)
    );
\add_ln52_6_fu_698_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(13),
      O => DSP_OUTPUT_INST(5)
    );
\add_ln52_6_fu_698_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(12),
      O => DSP_OUTPUT_INST(4)
    );
\add_ln52_6_fu_698_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(11),
      O => DSP_OUTPUT_INST(3)
    );
\add_ln52_6_fu_698_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(10),
      O => DSP_OUTPUT_INST(2)
    );
\add_ln52_6_fu_698_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(9),
      O => DSP_OUTPUT_INST(1)
    );
\add_ln52_6_fu_698_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(8),
      O => DSP_OUTPUT_INST(0)
    );
\add_ln52_6_fu_698_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(23),
      O => DSP_OUTPUT_INST_0(7)
    );
\add_ln52_6_fu_698_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(22),
      O => DSP_OUTPUT_INST_0(6)
    );
\add_ln52_6_fu_698_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(21),
      O => DSP_OUTPUT_INST_0(5)
    );
\add_ln52_6_fu_698_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(20),
      O => DSP_OUTPUT_INST_0(4)
    );
\add_ln52_6_fu_698_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(19),
      O => DSP_OUTPUT_INST_0(3)
    );
\add_ln52_6_fu_698_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(18),
      O => DSP_OUTPUT_INST_0(2)
    );
\add_ln52_6_fu_698_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(17),
      O => DSP_OUTPUT_INST_0(1)
    );
\add_ln52_6_fu_698_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(16),
      O => DSP_OUTPUT_INST_0(0)
    );
\add_ln52_6_fu_698_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(27),
      O => DSP_OUTPUT_INST_1(3)
    );
\add_ln52_6_fu_698_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(26),
      O => DSP_OUTPUT_INST_1(2)
    );
\add_ln52_6_fu_698_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(25),
      O => DSP_OUTPUT_INST_1(1)
    );
\add_ln52_6_fu_698_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(24),
      O => DSP_OUTPUT_INST_1(0)
    );
add_ln52_6_fu_698_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(7),
      O => S(7)
    );
add_ln52_6_fu_698_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(6),
      O => S(6)
    );
add_ln52_6_fu_698_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(5),
      O => S(5)
    );
add_ln52_6_fu_698_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(4),
      O => S(4)
    );
add_ln52_6_fu_698_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(3),
      O => S(3)
    );
add_ln52_6_fu_698_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(2),
      O => S(2)
    );
add_ln52_6_fu_698_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(1),
      O => S(1)
    );
add_ln52_6_fu_698_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln52_6_fu_698_p2_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000011000011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000100111000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => \^p\(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_139 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_2_fu_586_p2_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_139 : entity is "DCT_mac_muladd_16kbM_DSP48_9";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_139;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_139 is
  signal \^p\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(28 downto 0) <= \^p\(28 downto 0);
\add_ln52_2_fu_586_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(15),
      O => DSP_OUTPUT_INST(7)
    );
\add_ln52_2_fu_586_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(14),
      O => DSP_OUTPUT_INST(6)
    );
\add_ln52_2_fu_586_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(13),
      O => DSP_OUTPUT_INST(5)
    );
\add_ln52_2_fu_586_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(12),
      O => DSP_OUTPUT_INST(4)
    );
\add_ln52_2_fu_586_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(11),
      O => DSP_OUTPUT_INST(3)
    );
\add_ln52_2_fu_586_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(10),
      O => DSP_OUTPUT_INST(2)
    );
\add_ln52_2_fu_586_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(9),
      O => DSP_OUTPUT_INST(1)
    );
\add_ln52_2_fu_586_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(8),
      O => DSP_OUTPUT_INST(0)
    );
\add_ln52_2_fu_586_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(23),
      O => DSP_OUTPUT_INST_0(7)
    );
\add_ln52_2_fu_586_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(22),
      O => DSP_OUTPUT_INST_0(6)
    );
\add_ln52_2_fu_586_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(21),
      O => DSP_OUTPUT_INST_0(5)
    );
\add_ln52_2_fu_586_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(20),
      O => DSP_OUTPUT_INST_0(4)
    );
\add_ln52_2_fu_586_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(19),
      O => DSP_OUTPUT_INST_0(3)
    );
\add_ln52_2_fu_586_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(18),
      O => DSP_OUTPUT_INST_0(2)
    );
\add_ln52_2_fu_586_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(17),
      O => DSP_OUTPUT_INST_0(1)
    );
\add_ln52_2_fu_586_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(16),
      O => DSP_OUTPUT_INST_0(0)
    );
\add_ln52_2_fu_586_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(27),
      O => DSP_OUTPUT_INST_1(3)
    );
\add_ln52_2_fu_586_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(26),
      O => DSP_OUTPUT_INST_1(2)
    );
\add_ln52_2_fu_586_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(25),
      O => DSP_OUTPUT_INST_1(1)
    );
\add_ln52_2_fu_586_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(24),
      O => DSP_OUTPUT_INST_1(0)
    );
add_ln52_2_fu_586_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(7),
      O => S(7)
    );
add_ln52_2_fu_586_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(6),
      O => S(6)
    );
add_ln52_2_fu_586_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(5),
      O => S(5)
    );
add_ln52_2_fu_586_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(4),
      O => S(4)
    );
add_ln52_2_fu_586_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(3),
      O => S(3)
    );
add_ln52_2_fu_586_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(2),
      O => S(2)
    );
add_ln52_2_fu_586_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(1),
      O => S(1)
    );
add_ln52_2_fu_586_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln52_2_fu_586_p2_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000011000011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111011001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => \^p\(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_73 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_73 : entity is "DCT_mac_muladd_16kbM_DSP48_9";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_73 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_1_q0(15),
      A(28) => input_1_q0(15),
      A(27) => input_1_q0(15),
      A(26) => input_1_q0(15),
      A(25) => input_1_q0(15),
      A(24) => input_1_q0(15),
      A(23) => input_1_q0(15),
      A(22) => input_1_q0(15),
      A(21) => input_1_q0(15),
      A(20) => input_1_q0(15),
      A(19) => input_1_q0(15),
      A(18) => input_1_q0(15),
      A(17) => input_1_q0(15),
      A(16) => input_1_q0(15),
      A(15 downto 0) => input_1_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000011000011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_0_q0(15),
      A(28) => input_0_q0(15),
      A(27) => input_0_q0(15),
      A(26) => input_0_q0(15),
      A(25) => input_0_q0(15),
      A(24) => input_0_q0(15),
      A(23) => input_0_q0(15),
      A(22) => input_0_q0(15),
      A(21) => input_0_q0(15),
      A(20) => input_0_q0(15),
      A(19) => input_0_q0(15),
      A(18) => input_0_q0(15),
      A(17) => input_0_q0(15),
      A(16) => input_0_q0(15),
      A(15 downto 0) => input_0_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111011001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_4_q0(15),
      A(28) => input_4_q0(15),
      A(27) => input_4_q0(15),
      A(26) => input_4_q0(15),
      A(25) => input_4_q0(15),
      A(24) => input_4_q0(15),
      A(23) => input_4_q0(15),
      A(22) => input_4_q0(15),
      A(21) => input_4_q0(15),
      A(20) => input_4_q0(15),
      A(19) => input_4_q0(15),
      A(18) => input_4_q0(15),
      A(17) => input_4_q0(15),
      A(16) => input_4_q0(15),
      A(15 downto 0) => input_4_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111100111100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_m_P_UNCONNECTED(47 downto 28),
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_5_q0(15),
      A(28) => input_5_q0(15),
      A(27) => input_5_q0(15),
      A(26) => input_5_q0(15),
      A(25) => input_5_q0(15),
      A(24) => input_5_q0(15),
      A(23) => input_5_q0(15),
      A(22) => input_5_q0(15),
      A(21) => input_5_q0(15),
      A(20) => input_5_q0(15),
      A(19) => input_5_q0(15),
      A(18) => input_5_q0(15),
      A(17) => input_5_q0(15),
      A(16) => input_5_q0(15),
      A(15 downto 0) => input_5_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111011001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_134 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_6_fu_698_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_134 : entity is "DCT_mac_muladd_16lbW_DSP48_10";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_134;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_134 is
  signal \^p\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(28 downto 0) <= \^p\(28 downto 0);
\add_ln52_6_fu_698_p2__84_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(15),
      O => DSP_OUTPUT_INST(7)
    );
\add_ln52_6_fu_698_p2__84_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(14),
      O => DSP_OUTPUT_INST(6)
    );
\add_ln52_6_fu_698_p2__84_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(13),
      O => DSP_OUTPUT_INST(5)
    );
\add_ln52_6_fu_698_p2__84_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(12),
      O => DSP_OUTPUT_INST(4)
    );
\add_ln52_6_fu_698_p2__84_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(11),
      O => DSP_OUTPUT_INST(3)
    );
\add_ln52_6_fu_698_p2__84_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(10),
      O => DSP_OUTPUT_INST(2)
    );
\add_ln52_6_fu_698_p2__84_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(9),
      O => DSP_OUTPUT_INST(1)
    );
\add_ln52_6_fu_698_p2__84_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(8),
      O => DSP_OUTPUT_INST(0)
    );
\add_ln52_6_fu_698_p2__84_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(23),
      O => DSP_OUTPUT_INST_0(7)
    );
\add_ln52_6_fu_698_p2__84_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(22),
      O => DSP_OUTPUT_INST_0(6)
    );
\add_ln52_6_fu_698_p2__84_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(21),
      O => DSP_OUTPUT_INST_0(5)
    );
\add_ln52_6_fu_698_p2__84_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(20),
      O => DSP_OUTPUT_INST_0(4)
    );
\add_ln52_6_fu_698_p2__84_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(19),
      O => DSP_OUTPUT_INST_0(3)
    );
\add_ln52_6_fu_698_p2__84_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(18),
      O => DSP_OUTPUT_INST_0(2)
    );
\add_ln52_6_fu_698_p2__84_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(17),
      O => DSP_OUTPUT_INST_0(1)
    );
\add_ln52_6_fu_698_p2__84_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(16),
      O => DSP_OUTPUT_INST_0(0)
    );
\add_ln52_6_fu_698_p2__84_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(27),
      O => DSP_OUTPUT_INST_1(3)
    );
\add_ln52_6_fu_698_p2__84_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(26),
      O => DSP_OUTPUT_INST_1(2)
    );
\add_ln52_6_fu_698_p2__84_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(25),
      O => DSP_OUTPUT_INST_1(1)
    );
\add_ln52_6_fu_698_p2__84_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(24),
      O => DSP_OUTPUT_INST_1(0)
    );
\add_ln52_6_fu_698_p2__84_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(7),
      O => S(7)
    );
\add_ln52_6_fu_698_p2__84_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(6),
      O => S(6)
    );
\add_ln52_6_fu_698_p2__84_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(5),
      O => S(5)
    );
\add_ln52_6_fu_698_p2__84_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(4),
      O => S(4)
    );
\add_ln52_6_fu_698_p2__84_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(3),
      O => S(3)
    );
\add_ln52_6_fu_698_p2__84_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(2),
      O => S(2)
    );
\add_ln52_6_fu_698_p2__84_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(1),
      O => S(1)
    );
\add_ln52_6_fu_698_p2__84_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111100111100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_m_P_UNCONNECTED(47 downto 28),
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111011001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => \^p\(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_135 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_6_fu_698_p2_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_135 : entity is "DCT_mac_muladd_16lbW_DSP48_10";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_135;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_135 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal p_n_77 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
\add_ln52_6_fu_698_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_n_77,
      I1 => \add_ln52_6_fu_698_p2_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111100111100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_m_P_UNCONNECTED(47 downto 28),
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111011001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28) => p_n_77,
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_136 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_2_fu_586_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_136 : entity is "DCT_mac_muladd_16lbW_DSP48_10";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_136;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_136 is
  signal \^p\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(28 downto 0) <= \^p\(28 downto 0);
\add_ln52_2_fu_586_p2__84_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(15),
      O => DSP_OUTPUT_INST(7)
    );
\add_ln52_2_fu_586_p2__84_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(14),
      O => DSP_OUTPUT_INST(6)
    );
\add_ln52_2_fu_586_p2__84_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(13),
      O => DSP_OUTPUT_INST(5)
    );
\add_ln52_2_fu_586_p2__84_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(12),
      O => DSP_OUTPUT_INST(4)
    );
\add_ln52_2_fu_586_p2__84_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(11),
      O => DSP_OUTPUT_INST(3)
    );
\add_ln52_2_fu_586_p2__84_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(10),
      O => DSP_OUTPUT_INST(2)
    );
\add_ln52_2_fu_586_p2__84_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(9),
      O => DSP_OUTPUT_INST(1)
    );
\add_ln52_2_fu_586_p2__84_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(8),
      O => DSP_OUTPUT_INST(0)
    );
\add_ln52_2_fu_586_p2__84_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(23),
      O => DSP_OUTPUT_INST_0(7)
    );
\add_ln52_2_fu_586_p2__84_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(22),
      O => DSP_OUTPUT_INST_0(6)
    );
\add_ln52_2_fu_586_p2__84_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(21),
      O => DSP_OUTPUT_INST_0(5)
    );
\add_ln52_2_fu_586_p2__84_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(20),
      O => DSP_OUTPUT_INST_0(4)
    );
\add_ln52_2_fu_586_p2__84_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(19),
      O => DSP_OUTPUT_INST_0(3)
    );
\add_ln52_2_fu_586_p2__84_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(18),
      O => DSP_OUTPUT_INST_0(2)
    );
\add_ln52_2_fu_586_p2__84_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(17),
      O => DSP_OUTPUT_INST_0(1)
    );
\add_ln52_2_fu_586_p2__84_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(16),
      O => DSP_OUTPUT_INST_0(0)
    );
\add_ln52_2_fu_586_p2__84_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(27),
      O => DSP_OUTPUT_INST_1(3)
    );
\add_ln52_2_fu_586_p2__84_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(26),
      O => DSP_OUTPUT_INST_1(2)
    );
\add_ln52_2_fu_586_p2__84_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(25),
      O => DSP_OUTPUT_INST_1(1)
    );
\add_ln52_2_fu_586_p2__84_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(24),
      O => DSP_OUTPUT_INST_1(0)
    );
\add_ln52_2_fu_586_p2__84_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(7),
      O => S(7)
    );
\add_ln52_2_fu_586_p2__84_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(6),
      O => S(6)
    );
\add_ln52_2_fu_586_p2__84_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(5),
      O => S(5)
    );
\add_ln52_2_fu_586_p2__84_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(4),
      O => S(4)
    );
\add_ln52_2_fu_586_p2__84_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(3),
      O => S(3)
    );
\add_ln52_2_fu_586_p2__84_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(2),
      O => S(2)
    );
\add_ln52_2_fu_586_p2__84_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(1),
      O => S(1)
    );
\add_ln52_2_fu_586_p2__84_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111100111100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_m_P_UNCONNECTED(47 downto 28),
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000100111000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => \^p\(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_137 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_2_fu_586_p2_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_137 : entity is "DCT_mac_muladd_16lbW_DSP48_10";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_137;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_137 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal p_n_77 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
\add_ln52_2_fu_586_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_n_77,
      I1 => \add_ln52_2_fu_586_p2_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111100111100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_m_P_UNCONNECTED(47 downto 28),
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000100111000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28) => p_n_77,
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_70 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_70 : entity is "DCT_mac_muladd_16lbW_DSP48_10";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_70 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_3_q0(15),
      A(28) => input_3_q0(15),
      A(27) => input_3_q0(15),
      A(26) => input_3_q0(15),
      A(25) => input_3_q0(15),
      A(24) => input_3_q0(15),
      A(23) => input_3_q0(15),
      A(22) => input_3_q0(15),
      A(21) => input_3_q0(15),
      A(20) => input_3_q0(15),
      A(19) => input_3_q0(15),
      A(18) => input_3_q0(15),
      A(17) => input_3_q0(15),
      A(16) => input_3_q0(15),
      A(15 downto 0) => input_3_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111100111100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_m_P_UNCONNECTED(47 downto 28),
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_2_q0(15),
      A(28) => input_2_q0(15),
      A(27) => input_2_q0(15),
      A(26) => input_2_q0(15),
      A(25) => input_2_q0(15),
      A(24) => input_2_q0(15),
      A(23) => input_2_q0(15),
      A(22) => input_2_q0(15),
      A(21) => input_2_q0(15),
      A(20) => input_2_q0(15),
      A(19) => input_2_q0(15),
      A(18) => input_2_q0(15),
      A(17) => input_2_q0(15),
      A(16) => input_2_q0(15),
      A(15 downto 0) => input_2_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111011001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_71 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_71 : entity is "DCT_mac_muladd_16lbW_DSP48_10";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_71 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_5_q0(15),
      A(28) => input_5_q0(15),
      A(27) => input_5_q0(15),
      A(26) => input_5_q0(15),
      A(25) => input_5_q0(15),
      A(24) => input_5_q0(15),
      A(23) => input_5_q0(15),
      A(22) => input_5_q0(15),
      A(21) => input_5_q0(15),
      A(20) => input_5_q0(15),
      A(19) => input_5_q0(15),
      A(18) => input_5_q0(15),
      A(17) => input_5_q0(15),
      A(16) => input_5_q0(15),
      A(15 downto 0) => input_5_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111100111100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_m_P_UNCONNECTED(47 downto 28),
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_4_q0(15),
      A(28) => input_4_q0(15),
      A(27) => input_4_q0(15),
      A(26) => input_4_q0(15),
      A(25) => input_4_q0(15),
      A(24) => input_4_q0(15),
      A(23) => input_4_q0(15),
      A(22) => input_4_q0(15),
      A(21) => input_4_q0(15),
      A(20) => input_4_q0(15),
      A(19) => input_4_q0(15),
      A(18) => input_4_q0(15),
      A(17) => input_4_q0(15),
      A(16) => input_4_q0(15),
      A(15 downto 0) => input_4_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000100111000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_72 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_72 : entity is "DCT_mac_muladd_16lbW_DSP48_10";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_72 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_2_q0(15),
      A(28) => input_2_q0(15),
      A(27) => input_2_q0(15),
      A(26) => input_2_q0(15),
      A(25) => input_2_q0(15),
      A(24) => input_2_q0(15),
      A(23) => input_2_q0(15),
      A(22) => input_2_q0(15),
      A(21) => input_2_q0(15),
      A(20) => input_2_q0(15),
      A(19) => input_2_q0(15),
      A(18) => input_2_q0(15),
      A(17) => input_2_q0(15),
      A(16) => input_2_q0(15),
      A(15 downto 0) => input_2_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111100111100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_m_P_UNCONNECTED(47 downto 28),
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_3_q0(15),
      A(28) => input_3_q0(15),
      A(27) => input_3_q0(15),
      A(26) => input_3_q0(15),
      A(25) => input_3_q0(15),
      A(24) => input_3_q0(15),
      A(23) => input_3_q0(15),
      A(22) => input_3_q0(15),
      A(21) => input_3_q0(15),
      A(20) => input_3_q0(15),
      A(19) => input_3_q0(15),
      A(18) => input_3_q0(15),
      A(17) => input_3_q0(15),
      A(16) => input_3_q0(15),
      A(15 downto 0) => input_3_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000100111000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_DSP48_12 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_DSP48_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_DSP48_12 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_6_q0(15),
      A(28) => input_6_q0(15),
      A(27) => input_6_q0(15),
      A(26) => input_6_q0(15),
      A(25) => input_6_q0(15),
      A(24) => input_6_q0(15),
      A(23) => input_6_q0(15),
      A(22) => input_6_q0(15),
      A(21) => input_6_q0(15),
      A(20) => input_6_q0(15),
      A(19) => input_6_q0(15),
      A(18) => input_6_q0(15),
      A(17) => input_6_q0(15),
      A(16) => input_6_q0(15),
      A(15 downto 0) => input_6_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000011000011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST(27),
      C(46) => DSP_ALU_INST(27),
      C(45) => DSP_ALU_INST(27),
      C(44) => DSP_ALU_INST(27),
      C(43) => DSP_ALU_INST(27),
      C(42) => DSP_ALU_INST(27),
      C(41) => DSP_ALU_INST(27),
      C(40) => DSP_ALU_INST(27),
      C(39) => DSP_ALU_INST(27),
      C(38) => DSP_ALU_INST(27),
      C(37) => DSP_ALU_INST(27),
      C(36) => DSP_ALU_INST(27),
      C(35) => DSP_ALU_INST(27),
      C(34) => DSP_ALU_INST(27),
      C(33) => DSP_ALU_INST(27),
      C(32) => DSP_ALU_INST(27),
      C(31) => DSP_ALU_INST(27),
      C(30) => DSP_ALU_INST(27),
      C(29) => DSP_ALU_INST(27),
      C(28) => DSP_ALU_INST(27),
      C(27 downto 0) => DSP_ALU_INST(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_DSP48_12_133 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln52_2_fu_586_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_DSP48_12_133 : entity is "DCT_mac_muladd_16ncg_DSP48_12";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_DSP48_12_133;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_DSP48_12_133 is
  signal \p__0\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
\add_ln52_2_fu_586_p2__84_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p__0\(28),
      I1 => \add_ln52_2_fu_586_p2__84_carry__2\(0),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000011000011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(27),
      C(46) => DSP_ALU_INST_0(27),
      C(45) => DSP_ALU_INST_0(27),
      C(44) => DSP_ALU_INST_0(27),
      C(43) => DSP_ALU_INST_0(27),
      C(42) => DSP_ALU_INST_0(27),
      C(41) => DSP_ALU_INST_0(27),
      C(40) => DSP_ALU_INST_0(27),
      C(39) => DSP_ALU_INST_0(27),
      C(38) => DSP_ALU_INST_0(27),
      C(37) => DSP_ALU_INST_0(27),
      C(36) => DSP_ALU_INST_0(27),
      C(35) => DSP_ALU_INST_0(27),
      C(34) => DSP_ALU_INST_0(27),
      C(33) => DSP_ALU_INST_0(27),
      C(32) => DSP_ALU_INST_0(27),
      C(31) => DSP_ALU_INST_0(27),
      C(30) => DSP_ALU_INST_0(27),
      C(29) => DSP_ALU_INST_0(27),
      C(28) => DSP_ALU_INST_0(27),
      C(27 downto 0) => DSP_ALU_INST_0(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28) => \p__0\(28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_7_q0(15),
      A(28) => input_7_q0(15),
      A(27) => input_7_q0(15),
      A(26) => input_7_q0(15),
      A(25) => input_7_q0(15),
      A(24) => input_7_q0(15),
      A(23) => input_7_q0(15),
      A(22) => input_7_q0(15),
      A(21) => input_7_q0(15),
      A(20) => input_7_q0(15),
      A(19) => input_7_q0(15),
      A(18) => input_7_q0(15),
      A(17) => input_7_q0(15),
      A(16) => input_7_q0(15),
      A(15 downto 0) => input_7_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000101101010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_131 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_131 : entity is "DCT_mac_muladd_16ocq_DSP48_13";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_131;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_131 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000101101010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_132 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_132 : entity is "DCT_mac_muladd_16ocq_DSP48_13";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_132;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_132 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111011001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_69 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_69 : entity is "DCT_mac_muladd_16ocq_DSP48_13";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_69 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_7_q0(15),
      A(28) => input_7_q0(15),
      A(27) => input_7_q0(15),
      A(26) => input_7_q0(15),
      A(25) => input_7_q0(15),
      A(24) => input_7_q0(15),
      A(23) => input_7_q0(15),
      A(22) => input_7_q0(15),
      A(21) => input_7_q0(15),
      A(20) => input_7_q0(15),
      A(19) => input_7_q0(15),
      A(18) => input_7_q0(15),
      A(17) => input_7_q0(15),
      A(16) => input_7_q0(15),
      A(15 downto 0) => input_7_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111011001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_5_q0(15),
      A(28) => input_5_q0(15),
      A(27) => input_5_q0(15),
      A(26) => input_5_q0(15),
      A(25) => input_5_q0(15),
      A(24) => input_5_q0(15),
      A(23) => input_5_q0(15),
      A(22) => input_5_q0(15),
      A(21) => input_5_q0(15),
      A(20) => input_5_q0(15),
      A(19) => input_5_q0(15),
      A(18) => input_5_q0(15),
      A(17) => input_5_q0(15),
      A(16) => input_5_q0(15),
      A(15 downto 0) => input_5_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111110011100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_m_P_UNCONNECTED(47 downto 27),
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_4_q0(15),
      A(28) => input_4_q0(15),
      A(27) => input_4_q0(15),
      A(26) => input_4_q0(15),
      A(25) => input_4_q0(15),
      A(24) => input_4_q0(15),
      A(23) => input_4_q0(15),
      A(22) => input_4_q0(15),
      A(21) => input_4_q0(15),
      A(20) => input_4_q0(15),
      A(19) => input_4_q0(15),
      A(18) => input_4_q0(15),
      A(17) => input_4_q0(15),
      A(16) => input_4_q0(15),
      A(15 downto 0) => input_4_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111001010110010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_129 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_5_fu_670_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_129 : entity is "DCT_mac_muladd_16pcA_DSP48_14";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_129;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_129 is
  signal \^p\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(28 downto 0) <= \^p\(28 downto 0);
\add_ln52_5_fu_670_p2__84_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(15),
      O => DSP_OUTPUT_INST(7)
    );
\add_ln52_5_fu_670_p2__84_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(14),
      O => DSP_OUTPUT_INST(6)
    );
\add_ln52_5_fu_670_p2__84_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(13),
      O => DSP_OUTPUT_INST(5)
    );
\add_ln52_5_fu_670_p2__84_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(12),
      O => DSP_OUTPUT_INST(4)
    );
\add_ln52_5_fu_670_p2__84_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(11),
      O => DSP_OUTPUT_INST(3)
    );
\add_ln52_5_fu_670_p2__84_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(10),
      O => DSP_OUTPUT_INST(2)
    );
\add_ln52_5_fu_670_p2__84_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(9),
      O => DSP_OUTPUT_INST(1)
    );
\add_ln52_5_fu_670_p2__84_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(8),
      O => DSP_OUTPUT_INST(0)
    );
\add_ln52_5_fu_670_p2__84_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(23),
      O => DSP_OUTPUT_INST_0(7)
    );
\add_ln52_5_fu_670_p2__84_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(22),
      O => DSP_OUTPUT_INST_0(6)
    );
\add_ln52_5_fu_670_p2__84_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(21),
      O => DSP_OUTPUT_INST_0(5)
    );
\add_ln52_5_fu_670_p2__84_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(20),
      O => DSP_OUTPUT_INST_0(4)
    );
\add_ln52_5_fu_670_p2__84_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(19),
      O => DSP_OUTPUT_INST_0(3)
    );
\add_ln52_5_fu_670_p2__84_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(18),
      O => DSP_OUTPUT_INST_0(2)
    );
\add_ln52_5_fu_670_p2__84_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(17),
      O => DSP_OUTPUT_INST_0(1)
    );
\add_ln52_5_fu_670_p2__84_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(16),
      O => DSP_OUTPUT_INST_0(0)
    );
\add_ln52_5_fu_670_p2__84_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(27),
      O => DSP_OUTPUT_INST_1(3)
    );
\add_ln52_5_fu_670_p2__84_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(26),
      O => DSP_OUTPUT_INST_1(2)
    );
\add_ln52_5_fu_670_p2__84_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(25),
      O => DSP_OUTPUT_INST_1(1)
    );
\add_ln52_5_fu_670_p2__84_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(24),
      O => DSP_OUTPUT_INST_1(0)
    );
\add_ln52_5_fu_670_p2__84_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(7),
      O => S(7)
    );
\add_ln52_5_fu_670_p2__84_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(6),
      O => S(6)
    );
\add_ln52_5_fu_670_p2__84_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(5),
      O => S(5)
    );
\add_ln52_5_fu_670_p2__84_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(4),
      O => S(4)
    );
\add_ln52_5_fu_670_p2__84_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(3),
      O => S(3)
    );
\add_ln52_5_fu_670_p2__84_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(2),
      O => S(2)
    );
\add_ln52_5_fu_670_p2__84_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(1),
      O => S(1)
    );
\add_ln52_5_fu_670_p2__84_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111110011100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_m_P_UNCONNECTED(47 downto 27),
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111001010110010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => \^p\(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_130 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_3_fu_614_p2_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_130 : entity is "DCT_mac_muladd_16pcA_DSP48_14";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_130;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_130 is
  signal \^p\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(28 downto 0) <= \^p\(28 downto 0);
\add_ln52_3_fu_614_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(15),
      O => DSP_OUTPUT_INST(7)
    );
\add_ln52_3_fu_614_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(14),
      O => DSP_OUTPUT_INST(6)
    );
\add_ln52_3_fu_614_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(13),
      O => DSP_OUTPUT_INST(5)
    );
\add_ln52_3_fu_614_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(12),
      O => DSP_OUTPUT_INST(4)
    );
\add_ln52_3_fu_614_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(11),
      O => DSP_OUTPUT_INST(3)
    );
\add_ln52_3_fu_614_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(10),
      O => DSP_OUTPUT_INST(2)
    );
\add_ln52_3_fu_614_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(9),
      O => DSP_OUTPUT_INST(1)
    );
\add_ln52_3_fu_614_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(8),
      O => DSP_OUTPUT_INST(0)
    );
\add_ln52_3_fu_614_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(23),
      O => DSP_OUTPUT_INST_0(7)
    );
\add_ln52_3_fu_614_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(22),
      O => DSP_OUTPUT_INST_0(6)
    );
\add_ln52_3_fu_614_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(21),
      O => DSP_OUTPUT_INST_0(5)
    );
\add_ln52_3_fu_614_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(20),
      O => DSP_OUTPUT_INST_0(4)
    );
\add_ln52_3_fu_614_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(19),
      O => DSP_OUTPUT_INST_0(3)
    );
\add_ln52_3_fu_614_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(18),
      O => DSP_OUTPUT_INST_0(2)
    );
\add_ln52_3_fu_614_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(17),
      O => DSP_OUTPUT_INST_0(1)
    );
\add_ln52_3_fu_614_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(16),
      O => DSP_OUTPUT_INST_0(0)
    );
\add_ln52_3_fu_614_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(27),
      O => DSP_OUTPUT_INST_1(3)
    );
\add_ln52_3_fu_614_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(26),
      O => DSP_OUTPUT_INST_1(2)
    );
\add_ln52_3_fu_614_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(25),
      O => DSP_OUTPUT_INST_1(1)
    );
\add_ln52_3_fu_614_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(24),
      O => DSP_OUTPUT_INST_1(0)
    );
add_ln52_3_fu_614_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(7),
      O => S(7)
    );
add_ln52_3_fu_614_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(6),
      O => S(6)
    );
add_ln52_3_fu_614_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(5),
      O => S(5)
    );
add_ln52_3_fu_614_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(4),
      O => S(4)
    );
add_ln52_3_fu_614_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(3),
      O => S(3)
    );
add_ln52_3_fu_614_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(2),
      O => S(2)
    );
add_ln52_3_fu_614_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(1),
      O => S(1)
    );
add_ln52_3_fu_614_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln52_3_fu_614_p2_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111110011100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_m_P_UNCONNECTED(47 downto 27),
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000110101001110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => \^p\(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_68 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_68 : entity is "DCT_mac_muladd_16pcA_DSP48_14";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_68 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_1_q0(15),
      A(28) => input_1_q0(15),
      A(27) => input_1_q0(15),
      A(26) => input_1_q0(15),
      A(25) => input_1_q0(15),
      A(24) => input_1_q0(15),
      A(23) => input_1_q0(15),
      A(22) => input_1_q0(15),
      A(21) => input_1_q0(15),
      A(20) => input_1_q0(15),
      A(19) => input_1_q0(15),
      A(18) => input_1_q0(15),
      A(17) => input_1_q0(15),
      A(16) => input_1_q0(15),
      A(15 downto 0) => input_1_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111110011100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_m_P_UNCONNECTED(47 downto 27),
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_0_q0(15),
      A(28) => input_0_q0(15),
      A(27) => input_0_q0(15),
      A(26) => input_0_q0(15),
      A(25) => input_0_q0(15),
      A(24) => input_0_q0(15),
      A(23) => input_0_q0(15),
      A(22) => input_0_q0(15),
      A(21) => input_0_q0(15),
      A(20) => input_0_q0(15),
      A(19) => input_0_q0(15),
      A(18) => input_0_q0(15),
      A(17) => input_0_q0(15),
      A(16) => input_0_q0(15),
      A(15 downto 0) => input_0_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000110101001110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_2_q0(15),
      A(28) => input_2_q0(15),
      A(27) => input_2_q0(15),
      A(26) => input_2_q0(15),
      A(25) => input_2_q0(15),
      A(24) => input_2_q0(15),
      A(23) => input_2_q0(15),
      A(22) => input_2_q0(15),
      A(21) => input_2_q0(15),
      A(20) => input_2_q0(15),
      A(19) => input_2_q0(15),
      A(18) => input_2_q0(15),
      A(17) => input_2_q0(15),
      A(16) => input_2_q0(15),
      A(15 downto 0) => input_2_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111010010110000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_3_q0(15),
      A(28) => input_3_q0(15),
      A(27) => input_3_q0(15),
      A(26) => input_3_q0(15),
      A(25) => input_3_q0(15),
      A(24) => input_3_q0(15),
      A(23) => input_3_q0(15),
      A(22) => input_3_q0(15),
      A(21) => input_3_q0(15),
      A(20) => input_3_q0(15),
      A(19) => input_3_q0(15),
      A(18) => input_3_q0(15),
      A(17) => input_3_q0(15),
      A(16) => input_3_q0(15),
      A(15 downto 0) => input_3_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000101101010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_127 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_4_fu_642_p2_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_127 : entity is "DCT_mac_muladd_16qcK_DSP48_15";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_127;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_127 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal p_n_77 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
\add_ln52_4_fu_642_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_n_77,
      I1 => \add_ln52_4_fu_642_p2_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111010010110000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000101101010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28) => p_n_77,
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_128 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_3_fu_614_p2_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_128 : entity is "DCT_mac_muladd_16qcK_DSP48_15";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_128 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal p_n_77 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
\add_ln52_3_fu_614_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_n_77,
      I1 => \add_ln52_3_fu_614_p2_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000001001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111011100011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28) => p_n_77,
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_67 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_67 : entity is "DCT_mac_muladd_16qcK_DSP48_15";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_67 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_2_q0(15),
      A(28) => input_2_q0(15),
      A(27) => input_2_q0(15),
      A(26) => input_2_q0(15),
      A(25) => input_2_q0(15),
      A(24) => input_2_q0(15),
      A(23) => input_2_q0(15),
      A(22) => input_2_q0(15),
      A(21) => input_2_q0(15),
      A(20) => input_2_q0(15),
      A(19) => input_2_q0(15),
      A(18) => input_2_q0(15),
      A(17) => input_2_q0(15),
      A(16) => input_2_q0(15),
      A(15 downto 0) => input_2_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000001001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_3_q0(15),
      A(28) => input_3_q0(15),
      A(27) => input_3_q0(15),
      A(26) => input_3_q0(15),
      A(25) => input_3_q0(15),
      A(24) => input_3_q0(15),
      A(23) => input_3_q0(15),
      A(22) => input_3_q0(15),
      A(21) => input_3_q0(15),
      A(20) => input_3_q0(15),
      A(19) => input_3_q0(15),
      A(18) => input_3_q0(15),
      A(17) => input_3_q0(15),
      A(16) => input_3_q0(15),
      A(15 downto 0) => input_3_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111011100011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_DSP48_16 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_DSP48_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_DSP48_16 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_6_q0(15),
      A(28) => input_6_q0(15),
      A(27) => input_6_q0(15),
      A(26) => input_6_q0(15),
      A(25) => input_6_q0(15),
      A(24) => input_6_q0(15),
      A(23) => input_6_q0(15),
      A(22) => input_6_q0(15),
      A(21) => input_6_q0(15),
      A(20) => input_6_q0(15),
      A(19) => input_6_q0(15),
      A(18) => input_6_q0(15),
      A(17) => input_6_q0(15),
      A(16) => input_6_q0(15),
      A(15 downto 0) => input_6_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001100011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST(27),
      C(46) => DSP_ALU_INST(27),
      C(45) => DSP_ALU_INST(27),
      C(44) => DSP_ALU_INST(27),
      C(43) => DSP_ALU_INST(27),
      C(42) => DSP_ALU_INST(27),
      C(41) => DSP_ALU_INST(27),
      C(40) => DSP_ALU_INST(27),
      C(39) => DSP_ALU_INST(27),
      C(38) => DSP_ALU_INST(27),
      C(37) => DSP_ALU_INST(27),
      C(36) => DSP_ALU_INST(27),
      C(35) => DSP_ALU_INST(27),
      C(34) => DSP_ALU_INST(27),
      C(33) => DSP_ALU_INST(27),
      C(32) => DSP_ALU_INST(27),
      C(31) => DSP_ALU_INST(27),
      C(30) => DSP_ALU_INST(27),
      C(29) => DSP_ALU_INST(27),
      C(28) => DSP_ALU_INST(27),
      C(27 downto 0) => DSP_ALU_INST(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_DSP48_16_126 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln52_3_fu_614_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_DSP48_16_126 : entity is "DCT_mac_muladd_16rcU_DSP48_16";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_DSP48_16_126;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_DSP48_16_126 is
  signal \p__0\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
\add_ln52_3_fu_614_p2__84_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p__0\(28),
      I1 => \add_ln52_3_fu_614_p2__84_carry__2\(0),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001100011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(27),
      C(46) => DSP_ALU_INST_0(27),
      C(45) => DSP_ALU_INST_0(27),
      C(44) => DSP_ALU_INST_0(27),
      C(43) => DSP_ALU_INST_0(27),
      C(42) => DSP_ALU_INST_0(27),
      C(41) => DSP_ALU_INST_0(27),
      C(40) => DSP_ALU_INST_0(27),
      C(39) => DSP_ALU_INST_0(27),
      C(38) => DSP_ALU_INST_0(27),
      C(37) => DSP_ALU_INST_0(27),
      C(36) => DSP_ALU_INST_0(27),
      C(35) => DSP_ALU_INST_0(27),
      C(34) => DSP_ALU_INST_0(27),
      C(33) => DSP_ALU_INST_0(27),
      C(32) => DSP_ALU_INST_0(27),
      C(31) => DSP_ALU_INST_0(27),
      C(30) => DSP_ALU_INST_0(27),
      C(29) => DSP_ALU_INST_0(27),
      C(28) => DSP_ALU_INST_0(27),
      C(27 downto 0) => DSP_ALU_INST_0(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28) => \p__0\(28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_DSP48_17 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_DSP48_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_DSP48_17 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_2_q0(15),
      A(28) => input_2_q0(15),
      A(27) => input_2_q0(15),
      A(26) => input_2_q0(15),
      A(25) => input_2_q0(15),
      A(24) => input_2_q0(15),
      A(23) => input_2_q0(15),
      A(22) => input_2_q0(15),
      A(21) => input_2_q0(15),
      A(20) => input_2_q0(15),
      A(19) => input_2_q0(15),
      A(18) => input_2_q0(15),
      A(17) => input_2_q0(15),
      A(16) => input_2_q0(15),
      A(15 downto 0) => input_2_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001100011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_m_P_UNCONNECTED(47 downto 28),
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_3_q0(15),
      A(28) => input_3_q0(15),
      A(27) => input_3_q0(15),
      A(26) => input_3_q0(15),
      A(25) => input_3_q0(15),
      A(24) => input_3_q0(15),
      A(23) => input_3_q0(15),
      A(22) => input_3_q0(15),
      A(21) => input_3_q0(15),
      A(20) => input_3_q0(15),
      A(19) => input_3_q0(15),
      A(18) => input_3_q0(15),
      A(17) => input_3_q0(15),
      A(16) => input_3_q0(15),
      A(15 downto 0) => input_3_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000110101001110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_DSP48_17_125 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_5_fu_670_p2_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_DSP48_17_125 : entity is "DCT_mac_muladd_16sc4_DSP48_17";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_DSP48_17_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_DSP48_17_125 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_106 : STD_LOGIC;
  signal m_n_107 : STD_LOGIC;
  signal m_n_108 : STD_LOGIC;
  signal m_n_109 : STD_LOGIC;
  signal m_n_110 : STD_LOGIC;
  signal m_n_111 : STD_LOGIC;
  signal m_n_112 : STD_LOGIC;
  signal m_n_113 : STD_LOGIC;
  signal m_n_114 : STD_LOGIC;
  signal m_n_115 : STD_LOGIC;
  signal m_n_116 : STD_LOGIC;
  signal m_n_117 : STD_LOGIC;
  signal m_n_118 : STD_LOGIC;
  signal m_n_119 : STD_LOGIC;
  signal m_n_120 : STD_LOGIC;
  signal m_n_121 : STD_LOGIC;
  signal m_n_122 : STD_LOGIC;
  signal m_n_123 : STD_LOGIC;
  signal m_n_124 : STD_LOGIC;
  signal m_n_125 : STD_LOGIC;
  signal m_n_126 : STD_LOGIC;
  signal m_n_127 : STD_LOGIC;
  signal m_n_128 : STD_LOGIC;
  signal m_n_129 : STD_LOGIC;
  signal m_n_130 : STD_LOGIC;
  signal m_n_131 : STD_LOGIC;
  signal m_n_132 : STD_LOGIC;
  signal m_n_133 : STD_LOGIC;
  signal m_n_134 : STD_LOGIC;
  signal m_n_135 : STD_LOGIC;
  signal m_n_136 : STD_LOGIC;
  signal m_n_137 : STD_LOGIC;
  signal m_n_138 : STD_LOGIC;
  signal m_n_139 : STD_LOGIC;
  signal m_n_140 : STD_LOGIC;
  signal m_n_141 : STD_LOGIC;
  signal m_n_142 : STD_LOGIC;
  signal m_n_143 : STD_LOGIC;
  signal m_n_144 : STD_LOGIC;
  signal m_n_145 : STD_LOGIC;
  signal m_n_146 : STD_LOGIC;
  signal m_n_147 : STD_LOGIC;
  signal m_n_148 : STD_LOGIC;
  signal m_n_149 : STD_LOGIC;
  signal m_n_150 : STD_LOGIC;
  signal m_n_151 : STD_LOGIC;
  signal m_n_152 : STD_LOGIC;
  signal m_n_153 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal p_n_77 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
\add_ln52_5_fu_670_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_n_77,
      I1 => \add_ln52_5_fu_670_p2_carry__2\(0),
      O => S(0)
    );
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001100011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_m_P_UNCONNECTED(47 downto 28),
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_n_106,
      PCOUT(46) => m_n_107,
      PCOUT(45) => m_n_108,
      PCOUT(44) => m_n_109,
      PCOUT(43) => m_n_110,
      PCOUT(42) => m_n_111,
      PCOUT(41) => m_n_112,
      PCOUT(40) => m_n_113,
      PCOUT(39) => m_n_114,
      PCOUT(38) => m_n_115,
      PCOUT(37) => m_n_116,
      PCOUT(36) => m_n_117,
      PCOUT(35) => m_n_118,
      PCOUT(34) => m_n_119,
      PCOUT(33) => m_n_120,
      PCOUT(32) => m_n_121,
      PCOUT(31) => m_n_122,
      PCOUT(30) => m_n_123,
      PCOUT(29) => m_n_124,
      PCOUT(28) => m_n_125,
      PCOUT(27) => m_n_126,
      PCOUT(26) => m_n_127,
      PCOUT(25) => m_n_128,
      PCOUT(24) => m_n_129,
      PCOUT(23) => m_n_130,
      PCOUT(22) => m_n_131,
      PCOUT(21) => m_n_132,
      PCOUT(20) => m_n_133,
      PCOUT(19) => m_n_134,
      PCOUT(18) => m_n_135,
      PCOUT(17) => m_n_136,
      PCOUT(16) => m_n_137,
      PCOUT(15) => m_n_138,
      PCOUT(14) => m_n_139,
      PCOUT(13) => m_n_140,
      PCOUT(12) => m_n_141,
      PCOUT(11) => m_n_142,
      PCOUT(10) => m_n_143,
      PCOUT(9) => m_n_144,
      PCOUT(8) => m_n_145,
      PCOUT(7) => m_n_146,
      PCOUT(6) => m_n_147,
      PCOUT(5) => m_n_148,
      PCOUT(4) => m_n_149,
      PCOUT(3) => m_n_150,
      PCOUT(2) => m_n_151,
      PCOUT(1) => m_n_152,
      PCOUT(0) => m_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000110101001110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28) => p_n_77,
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_n_106,
      PCIN(46) => m_n_107,
      PCIN(45) => m_n_108,
      PCIN(44) => m_n_109,
      PCIN(43) => m_n_110,
      PCIN(42) => m_n_111,
      PCIN(41) => m_n_112,
      PCIN(40) => m_n_113,
      PCIN(39) => m_n_114,
      PCIN(38) => m_n_115,
      PCIN(37) => m_n_116,
      PCIN(36) => m_n_117,
      PCIN(35) => m_n_118,
      PCIN(34) => m_n_119,
      PCIN(33) => m_n_120,
      PCIN(32) => m_n_121,
      PCIN(31) => m_n_122,
      PCIN(30) => m_n_123,
      PCIN(29) => m_n_124,
      PCIN(28) => m_n_125,
      PCIN(27) => m_n_126,
      PCIN(26) => m_n_127,
      PCIN(25) => m_n_128,
      PCIN(24) => m_n_129,
      PCIN(23) => m_n_130,
      PCIN(22) => m_n_131,
      PCIN(21) => m_n_132,
      PCIN(20) => m_n_133,
      PCIN(19) => m_n_134,
      PCIN(18) => m_n_135,
      PCIN(17) => m_n_136,
      PCIN(16) => m_n_137,
      PCIN(15) => m_n_138,
      PCIN(14) => m_n_139,
      PCIN(13) => m_n_140,
      PCIN(12) => m_n_141,
      PCIN(11) => m_n_142,
      PCIN(10) => m_n_143,
      PCIN(9) => m_n_144,
      PCIN(8) => m_n_145,
      PCIN(7) => m_n_146,
      PCIN(6) => m_n_147,
      PCIN(5) => m_n_148,
      PCIN(4) => m_n_149,
      PCIN(3) => m_n_150,
      PCIN(2) => m_n_151,
      PCIN(1) => m_n_152,
      PCIN(0) => m_n_153,
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_DSP48_18 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_DSP48_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_DSP48_18 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_6_q0(15),
      A(28) => input_6_q0(15),
      A(27) => input_6_q0(15),
      A(26) => input_6_q0(15),
      A(25) => input_6_q0(15),
      A(24) => input_6_q0(15),
      A(23) => input_6_q0(15),
      A(22) => input_6_q0(15),
      A(21) => input_6_q0(15),
      A(20) => input_6_q0(15),
      A(19) => input_6_q0(15),
      A(18) => input_6_q0(15),
      A(17) => input_6_q0(15),
      A(16) => input_6_q0(15),
      A(15 downto 0) => input_6_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111110110001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST(27),
      C(46) => DSP_ALU_INST(27),
      C(45) => DSP_ALU_INST(27),
      C(44) => DSP_ALU_INST(27),
      C(43) => DSP_ALU_INST(27),
      C(42) => DSP_ALU_INST(27),
      C(41) => DSP_ALU_INST(27),
      C(40) => DSP_ALU_INST(27),
      C(39) => DSP_ALU_INST(27),
      C(38) => DSP_ALU_INST(27),
      C(37) => DSP_ALU_INST(27),
      C(36) => DSP_ALU_INST(27),
      C(35) => DSP_ALU_INST(27),
      C(34) => DSP_ALU_INST(27),
      C(33) => DSP_ALU_INST(27),
      C(32) => DSP_ALU_INST(27),
      C(31) => DSP_ALU_INST(27),
      C(30) => DSP_ALU_INST(27),
      C(29) => DSP_ALU_INST(27),
      C(28) => DSP_ALU_INST(27),
      C(27 downto 0) => DSP_ALU_INST(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_DSP48_18_124 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln52_5_fu_670_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_DSP48_18_124 : entity is "DCT_mac_muladd_16tde_DSP48_18";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_DSP48_18_124;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_DSP48_18_124 is
  signal \p__0\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
\add_ln52_5_fu_670_p2__84_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p__0\(28),
      I1 => \add_ln52_5_fu_670_p2__84_carry__2\(0),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000111110110001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(27),
      C(46) => DSP_ALU_INST_0(27),
      C(45) => DSP_ALU_INST_0(27),
      C(44) => DSP_ALU_INST_0(27),
      C(43) => DSP_ALU_INST_0(27),
      C(42) => DSP_ALU_INST_0(27),
      C(41) => DSP_ALU_INST_0(27),
      C(40) => DSP_ALU_INST_0(27),
      C(39) => DSP_ALU_INST_0(27),
      C(38) => DSP_ALU_INST_0(27),
      C(37) => DSP_ALU_INST_0(27),
      C(36) => DSP_ALU_INST_0(27),
      C(35) => DSP_ALU_INST_0(27),
      C(34) => DSP_ALU_INST_0(27),
      C(33) => DSP_ALU_INST_0(27),
      C(32) => DSP_ALU_INST_0(27),
      C(31) => DSP_ALU_INST_0(27),
      C(30) => DSP_ALU_INST_0(27),
      C(29) => DSP_ALU_INST_0(27),
      C(28) => DSP_ALU_INST_0(27),
      C(27 downto 0) => DSP_ALU_INST_0(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28) => \p__0\(28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_DSP48_19 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_DSP48_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_DSP48_19 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_6_q0(15),
      A(28) => input_6_q0(15),
      A(27) => input_6_q0(15),
      A(26) => input_6_q0(15),
      A(25) => input_6_q0(15),
      A(24) => input_6_q0(15),
      A(23) => input_6_q0(15),
      A(22) => input_6_q0(15),
      A(21) => input_6_q0(15),
      A(20) => input_6_q0(15),
      A(19) => input_6_q0(15),
      A(18) => input_6_q0(15),
      A(17) => input_6_q0(15),
      A(16) => input_6_q0(15),
      A(15 downto 0) => input_6_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000100111000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST(26),
      C(46) => DSP_ALU_INST(26),
      C(45) => DSP_ALU_INST(26),
      C(44) => DSP_ALU_INST(26),
      C(43) => DSP_ALU_INST(26),
      C(42) => DSP_ALU_INST(26),
      C(41) => DSP_ALU_INST(26),
      C(40) => DSP_ALU_INST(26),
      C(39) => DSP_ALU_INST(26),
      C(38) => DSP_ALU_INST(26),
      C(37) => DSP_ALU_INST(26),
      C(36) => DSP_ALU_INST(26),
      C(35) => DSP_ALU_INST(26),
      C(34) => DSP_ALU_INST(26),
      C(33) => DSP_ALU_INST(26),
      C(32) => DSP_ALU_INST(26),
      C(31) => DSP_ALU_INST(26),
      C(30) => DSP_ALU_INST(26),
      C(29) => DSP_ALU_INST(26),
      C(28) => DSP_ALU_INST(26),
      C(27) => DSP_ALU_INST(26),
      C(26 downto 0) => DSP_ALU_INST(26 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_DSP48_19_123 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \add_ln52_6_fu_698_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_DSP48_19_123 : entity is "DCT_mac_muladd_16udo_DSP48_19";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_DSP48_19_123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_DSP48_19_123 is
  signal \p__0\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
\add_ln52_6_fu_698_p2__84_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p__0\(28),
      I1 => \add_ln52_6_fu_698_p2__84_carry__2\(0),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111000100111000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(26),
      C(46) => DSP_ALU_INST_0(26),
      C(45) => DSP_ALU_INST_0(26),
      C(44) => DSP_ALU_INST_0(26),
      C(43) => DSP_ALU_INST_0(26),
      C(42) => DSP_ALU_INST_0(26),
      C(41) => DSP_ALU_INST_0(26),
      C(40) => DSP_ALU_INST_0(26),
      C(39) => DSP_ALU_INST_0(26),
      C(38) => DSP_ALU_INST_0(26),
      C(37) => DSP_ALU_INST_0(26),
      C(36) => DSP_ALU_INST_0(26),
      C(35) => DSP_ALU_INST_0(26),
      C(34) => DSP_ALU_INST_0(26),
      C(33) => DSP_ALU_INST_0(26),
      C(32) => DSP_ALU_INST_0(26),
      C(31) => DSP_ALU_INST_0(26),
      C(30) => DSP_ALU_INST_0(26),
      C(29) => DSP_ALU_INST_0(26),
      C(28) => DSP_ALU_INST_0(26),
      C(27) => DSP_ALU_INST_0(26),
      C(26 downto 0) => DSP_ALU_INST_0(26 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28) => \p__0\(28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_DSP48_20 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_DSP48_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_DSP48_20 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_7_q0(15),
      A(28) => input_7_q0(15),
      A(27) => input_7_q0(15),
      A(26) => input_7_q0(15),
      A(25) => input_7_q0(15),
      A(24) => input_7_q0(15),
      A(23) => input_7_q0(15),
      A(22) => input_7_q0(15),
      A(21) => input_7_q0(15),
      A(20) => input_7_q0(15),
      A(19) => input_7_q0(15),
      A(18) => input_7_q0(15),
      A(17) => input_7_q0(15),
      A(16) => input_7_q0(15),
      A(15 downto 0) => input_7_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000011000011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_RnM_P_UNCONNECTED(47 downto 27),
      P(26 downto 0) => P(26 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_DSP48_20_122 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_DSP48_20_122 : entity is "DCT_mac_muladd_16vdy_DSP48_20";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_DSP48_20_122;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_DSP48_20_122 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000011000011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_RnM_P_UNCONNECTED(47 downto 27),
      P(26 downto 0) => P(26 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_DSP48_21 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \ram_reg_0_7_11_11_i_14__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_DSP48_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_DSP48_21 is
  signal \^p\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(27 downto 0) <= \^p\(27 downto 0);
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_6_q0(15),
      A(28) => input_6_q0(15),
      A(27) => input_6_q0(15),
      A(26) => input_6_q0(15),
      A(25) => input_6_q0(15),
      A(24) => input_6_q0(15),
      A(23) => input_6_q0(15),
      A(22) => input_6_q0(15),
      A(21) => input_6_q0(15),
      A(20) => input_6_q0(15),
      A(19) => input_6_q0(15),
      A(18) => input_6_q0(15),
      A(17) => input_6_q0(15),
      A(16) => input_6_q0(15),
      A(15 downto 0) => input_6_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000100011100100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST(25),
      C(46) => DSP_ALU_INST(25),
      C(45) => DSP_ALU_INST(25),
      C(44) => DSP_ALU_INST(25),
      C(43) => DSP_ALU_INST(25),
      C(42) => DSP_ALU_INST(25),
      C(41) => DSP_ALU_INST(25),
      C(40) => DSP_ALU_INST(25),
      C(39) => DSP_ALU_INST(25),
      C(38) => DSP_ALU_INST(25),
      C(37) => DSP_ALU_INST(25),
      C(36) => DSP_ALU_INST(25),
      C(35) => DSP_ALU_INST(25),
      C(34) => DSP_ALU_INST(25),
      C(33) => DSP_ALU_INST(25),
      C(32) => DSP_ALU_INST(25),
      C(31) => DSP_ALU_INST(25),
      C(30) => DSP_ALU_INST(25),
      C(29) => DSP_ALU_INST(25),
      C(28) => DSP_ALU_INST(25),
      C(27) => DSP_ALU_INST(25),
      C(26) => DSP_ALU_INST(25),
      C(25 downto 0) => DSP_ALU_INST(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => \^p\(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
\ram_reg_0_7_11_11_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \ram_reg_0_7_11_11_i_14__5\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_DSP48_21_121 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \add_ln52_7_fu_734_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_DSP48_21_121 : entity is "DCT_mac_muladd_16wdI_DSP48_21";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_DSP48_21_121;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_DSP48_21_121 is
  signal \^p\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(27 downto 0) <= \^p\(27 downto 0);
\add_ln52_7_fu_734_p2__84_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(1),
      O => S(1)
    );
\add_ln52_7_fu_734_p2__84_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln52_7_fu_734_p2__84_carry__2\(0),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000100011100100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(25),
      C(46) => DSP_ALU_INST_0(25),
      C(45) => DSP_ALU_INST_0(25),
      C(44) => DSP_ALU_INST_0(25),
      C(43) => DSP_ALU_INST_0(25),
      C(42) => DSP_ALU_INST_0(25),
      C(41) => DSP_ALU_INST_0(25),
      C(40) => DSP_ALU_INST_0(25),
      C(39) => DSP_ALU_INST_0(25),
      C(38) => DSP_ALU_INST_0(25),
      C(37) => DSP_ALU_INST_0(25),
      C(36) => DSP_ALU_INST_0(25),
      C(35) => DSP_ALU_INST_0(25),
      C(34) => DSP_ALU_INST_0(25),
      C(33) => DSP_ALU_INST_0(25),
      C(32) => DSP_ALU_INST_0(25),
      C(31) => DSP_ALU_INST_0(25),
      C(30) => DSP_ALU_INST_0(25),
      C(29) => DSP_ALU_INST_0(25),
      C(28) => DSP_ALU_INST_0(25),
      C(27) => DSP_ALU_INST_0(25),
      C(26) => DSP_ALU_INST_0(25),
      C(25 downto 0) => DSP_ALU_INST_0(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_RnM_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => \^p\(27 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_DSP48_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_DSP48_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_DSP48_22 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => input_7_q0(15),
      A(28) => input_7_q0(15),
      A(27) => input_7_q0(15),
      A(26) => input_7_q0(15),
      A(25) => input_7_q0(15),
      A(24) => input_7_q0(15),
      A(23) => input_7_q0(15),
      A(22) => input_7_q0(15),
      A(21) => input_7_q0(15),
      A(20) => input_7_q0(15),
      A(19) => input_7_q0(15),
      A(18) => input_7_q0(15),
      A(17) => input_7_q0(15),
      A(16) => input_7_q0(15),
      A(15 downto 0) => input_7_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111110011100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_RnM_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_DSP48_22_120 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_DSP48_22_120 : entity is "DCT_mac_muladd_16xdS_DSP48_22";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_DSP48_22_120;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_DSP48_22_120 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-13 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111110011100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_RnM_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_read_matrix is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    input_0_ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_buf_2d_0_we1 : out STD_LOGIC;
    \phi_ln110_1_reg_376_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \phi_ln110_1_reg_376_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \phi_ln110_1_reg_376_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_0_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[22]\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_read_matrix_fu_462_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_read_matrix_fu_462_ap_start_reg : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_read_matrix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_read_matrix is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal \^input_buf_2d_0_we1\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_30__14_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__4\ : label is "soft_lutpair220";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of grp_read_matrix_fu_462_ap_start_reg_i_1 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \input_7_address1[1]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__17\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__18\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__19\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__20\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__21\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__22\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__23\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__13\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__20\ : label is "soft_lutpair218";
begin
  ADDRBWRADDR(1 downto 0) <= \^addrbwraddr\(1 downto 0);
  input_buf_2d_0_we1 <= \^input_buf_2d_0_we1\;
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_read_matrix_fu_462_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => grp_read_matrix_fu_462_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter0_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_read_matrix_fu_462_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3202330332020000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_rst,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_read_matrix_fu_462_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
grp_read_matrix_fu_462_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEEEEE"
    )
        port map (
      I0 => grp_read_matrix_fu_462_ap_start_reg_reg(1),
      I1 => grp_read_matrix_fu_462_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage3,
      O => \ap_CS_fsm_reg[22]\
    );
\input_7_address1[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage3,
      O => input_0_address0(0)
    );
\input_7_address1[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      O => input_0_address0(1)
    );
input_7_ce1_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FEFEFF000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => grp_read_matrix_fu_462_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => input_0_ce0
    );
\ram_reg_bram_0_i_17__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \^input_buf_2d_0_we1\,
      I1 => ram_reg_bram_0_1(1),
      I2 => grp_read_matrix_fu_462_ap_start_reg_reg(0),
      I3 => ram_reg_bram_0_1(2),
      I4 => ram_reg_bram_0_1(0),
      O => \phi_ln110_1_reg_376_reg[1]\(0)
    );
\ram_reg_bram_0_i_17__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \^input_buf_2d_0_we1\,
      I1 => grp_read_matrix_fu_462_ap_start_reg_reg(0),
      I2 => ram_reg_bram_0_1(2),
      I3 => ram_reg_bram_0_1(1),
      I4 => ram_reg_bram_0_1(0),
      O => \ap_CS_fsm_reg[2]_0\(0)
    );
\ram_reg_bram_0_i_17__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \^input_buf_2d_0_we1\,
      I1 => grp_read_matrix_fu_462_ap_start_reg_reg(0),
      I2 => ram_reg_bram_0_1(2),
      I3 => ram_reg_bram_0_1(1),
      I4 => ram_reg_bram_0_1(0),
      O => \ap_CS_fsm_reg[2]_1\(0)
    );
\ram_reg_bram_0_i_17__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => \^input_buf_2d_0_we1\,
      I1 => ram_reg_bram_0_1(1),
      I2 => ram_reg_bram_0_1(2),
      I3 => grp_read_matrix_fu_462_ap_start_reg_reg(0),
      I4 => ram_reg_bram_0_1(0),
      O => \phi_ln110_1_reg_376_reg[1]_0\(0)
    );
\ram_reg_bram_0_i_17__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \^input_buf_2d_0_we1\,
      I1 => ram_reg_bram_0_1(1),
      I2 => ram_reg_bram_0_1(2),
      I3 => grp_read_matrix_fu_462_ap_start_reg_reg(0),
      I4 => ram_reg_bram_0_1(0),
      O => \phi_ln110_1_reg_376_reg[1]_1\(0)
    );
\ram_reg_bram_0_i_17__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => \^input_buf_2d_0_we1\,
      I1 => grp_read_matrix_fu_462_ap_start_reg_reg(0),
      I2 => ram_reg_bram_0_1(2),
      I3 => ram_reg_bram_0_1(1),
      I4 => ram_reg_bram_0_1(0),
      O => \ap_CS_fsm_reg[2]_2\(0)
    );
\ram_reg_bram_0_i_17__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^input_buf_2d_0_we1\,
      I1 => grp_read_matrix_fu_462_ap_start_reg_reg(0),
      I2 => ram_reg_bram_0_1(2),
      I3 => ram_reg_bram_0_1(0),
      I4 => ram_reg_bram_0_1(1),
      O => \ap_CS_fsm_reg[2]_3\(0)
    );
\ram_reg_bram_0_i_24__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \^input_buf_2d_0_we1\,
      I1 => ram_reg_bram_0_1(1),
      I2 => grp_read_matrix_fu_462_ap_start_reg_reg(0),
      I3 => ram_reg_bram_0_1(2),
      I4 => ram_reg_bram_0_1(0),
      O => WEA(0)
    );
\ram_reg_bram_0_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => \ram_reg_bram_0_i_30__14_n_0\,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \^input_buf_2d_0_we1\
    );
\ram_reg_bram_0_i_30__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E2E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_read_matrix_fu_462_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_CS_fsm_pp0_stage2,
      O => \ram_reg_bram_0_i_30__14_n_0\
    );
\ram_reg_bram_0_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => grp_read_matrix_fu_462_ap_start_reg_reg(0),
      I2 => \^addrbwraddr\(1),
      I3 => ram_reg_bram_0,
      I4 => ram_reg_bram_0_0(1),
      O => ADDRARDADDR(1)
    );
\ram_reg_bram_0_i_4__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_read_matrix_fu_462_ap_start_reg_reg(0),
      I2 => \^addrbwraddr\(0),
      I3 => ram_reg_bram_0,
      I4 => ram_reg_bram_0_0(0),
      O => ADDRARDADDR(0)
    );
\ram_reg_bram_0_i_6__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA0C0C0"
    )
        port map (
      I0 => grp_read_matrix_fu_462_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \^addrbwraddr\(1)
    );
\ram_reg_bram_0_i_7__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA3030BAAA0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => grp_read_matrix_fu_462_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => \^addrbwraddr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_matrix is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DCT_1D_in_buf_col_6_ce0 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    DCT_1D_in_buf_col_5_ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DCT_1D_in_buf_col_2_ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DCT_1D_in_buf_col_1_ce0 : out STD_LOGIC;
    grp_DCT_2D_fu_410_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_16_reg_1251_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_6_load_16_reg_1246_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_15_reg_1161_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_6_load_15_reg_1156_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_reg_1151_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_6_load_reg_1146_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1 : out STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \input_6_load_18_reg_1346_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_18_reg_1351_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_6_load_19_reg_1356_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_19_reg_1361_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_DCT_2D_fu_410_ap_start_reg_reg_0 : out STD_LOGIC;
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_DCT_2D_fu_410_ap_start_reg_reg_1 : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_DCT_1D_fu_874_ap_start_reg : in STD_LOGIC;
    DOUTADOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_9 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_10 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_11 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_12 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_13 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_14 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_15 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_bram_0_16 : in STD_LOGIC;
    grp_DCT_2D_fu_410_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ram_reg_bram_0_17 : in STD_LOGIC;
    grp_transpose_matrix_fu_800_ap_start_reg : in STD_LOGIC;
    ram_reg_bram_0_18 : in STD_LOGIC;
    ram_reg_bram_0_19 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_6_load_reg_1146_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1008_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_reg_1151_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1030_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_6_load_15_reg_1156_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1036_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_15_reg_1161_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_matrix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_matrix is
  signal DCT_1D_in_buf_col_0_address01 : STD_LOGIC;
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[20]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg_0 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0_reg_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter0_reg_reg_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_0\ : STD_LOGIC;
  signal \^grp_dct_2d_fu_410_ap_start_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_dct_2d_fu_410_ap_start_reg_reg_0\ : STD_LOGIC;
  signal input_6_load_15_reg_1156 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_6_load_15_reg_11560 : STD_LOGIC;
  signal input_6_load_16_reg_1246 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_6_load_17_reg_1256 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_6_load_18_reg_1346 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \input_6_load_18_reg_1346[15]_i_1_n_0\ : STD_LOGIC;
  signal input_6_load_19_reg_1356 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_6_load_20_reg_1446 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_6_load_20_reg_14460 : STD_LOGIC;
  signal input_6_load_21_reg_1456 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_6_load_reg_1146 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_15_reg_1161 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_16_reg_1251 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_17_reg_1261 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_18_reg_1351 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_19_reg_1361 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_20_reg_1451 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_21_reg_1461 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_reg_1151 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram_reg_bram_0_i_33__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_33__15_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_33__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_33__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__15_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_35__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_35__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_35__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_35__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_36__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_36__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_36__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_36__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_37__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_37__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_37__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_37__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_38__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_38__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_38__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_38__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_39__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_39__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_39__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_39__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_39__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_40__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_40__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_40__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_40__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_40__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_40__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__4_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__4_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__4_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__4_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__9_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_65__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_65__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_65__7_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_65__8_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_66__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_66__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_66__4_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_66__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_67__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_67__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_67__4_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_67__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_68__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_68__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_68__4_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_68__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_69__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_69__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_69__4_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_69__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_70__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_70__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_70__4_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_70__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_71__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_71__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_71__4_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_71__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_72__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_72__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_72__4_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_73__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_74__0_n_0\ : STD_LOGIC;
  signal reg_1002 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_10020 : STD_LOGIC;
  signal reg_1008 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1030 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1036 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1042 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_10420 : STD_LOGIC;
  signal reg_1048 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1054 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1060 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair114";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__10\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__7\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__8\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__9\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__10\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__7\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__8\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__9\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__10\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__7\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__8\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__9\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__10\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__7\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__8\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__9\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__10\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__7\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__8\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__9\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__10\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__7\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__8\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__9\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__10\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__7\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__8\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__9\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__6\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__7\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__8\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__9\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__6\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__7\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__8\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__9\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__6\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__7\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__8\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__9\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__12\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__13\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__6\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__7\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__8\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__9\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__6\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__7\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__8\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__9\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_22__6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_22__7\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_22__8\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_22__9\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_23__5\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_23__6\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_23__7\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_23__8\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__10\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__5\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__6\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__7\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__8\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__6\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__7\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__8\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__9\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_26__5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_26__6\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_26__7\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_26__8\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_27__6\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_27__7\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_27__8\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_27__9\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_28__6\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_28__7\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_28__8\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_28__9\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__5\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__6\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__7\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__8\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__6\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_3 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__11\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__5\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__6\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__7\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__8\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__5\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__6\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__7\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__8\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__5\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__6\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__7\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__8\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__15\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__7\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__9\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__13\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__15\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__7\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__9\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_35__14\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_35__6\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_35__8\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__13\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__6\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__8\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_37__13\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_37__6\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_37__8\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__13\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__6\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__8\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_39__13\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_39__8\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__10\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__11\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_40__12\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_40__14\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_41__13\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_41__14\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_42__13\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_42__14\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_43__13\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_43__14\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_44__13\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_44__14\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_45__13\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_45__14\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_46__10\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_46__13\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_46__14\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_47__13\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_47__14\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_48__13\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_48__14\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_49__13\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_49__14\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__10\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__11\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_50__12\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_50__13\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_51__12\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_51__13\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_52__12\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_52__13\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_53__12\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_53__13\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_54__12\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_54__13\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_55__12\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_55__13\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_56__12\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_56__13\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_57__11\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_57__12\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_58__11\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_58__12\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_59__11\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_59__12\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__18\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__20\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__7\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__8\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__9\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_60__11\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_60__12\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_61__11\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_61__12\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_62__11\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_62__12\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_63__11\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_63__12\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_64__11\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_64__12\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_65__8\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_66__5\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_67__5\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_68__5\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_69__5\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__22\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__7\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__8\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__9\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_70__5\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_71__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_71__5\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_72__4\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__10\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__7\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__8\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__9\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__10\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__7\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__8\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__9\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__10\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__7\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__8\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__9\ : label is "soft_lutpair172";
begin
  WEA(0) <= \^wea\(0);
  WEBWE(0) <= \^webwe\(0);
  \ap_CS_fsm_reg[20]\ <= \^ap_cs_fsm_reg[20]\;
  \ap_CS_fsm_reg[2]_1\(1 downto 0) <= \^ap_cs_fsm_reg[2]_1\(1 downto 0);
  ap_enable_reg_pp0_iter0_reg_reg_0(0) <= \^ap_enable_reg_pp0_iter0_reg_reg_0\(0);
  ap_enable_reg_pp0_iter0_reg_reg_1(1 downto 0) <= \^ap_enable_reg_pp0_iter0_reg_reg_1\(1 downto 0);
  grp_DCT_2D_fu_410_ap_start_reg_reg(0) <= \^grp_dct_2d_fu_410_ap_start_reg_reg\(0);
  grp_DCT_2D_fu_410_ap_start_reg_reg_0 <= \^grp_dct_2d_fu_410_ap_start_reg_reg_0\;
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_transpose_matrix_fu_800_ap_start_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_transpose_matrix_fu_800_ap_start_reg,
      I2 => input_6_load_20_reg_14460,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter0_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_transpose_matrix_fu_800_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      O => ap_enable_reg_pp0_iter0_1
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_1,
      Q => ap_enable_reg_pp0_iter0_reg_0,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_transpose_matrix_fu_800_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst
    );
grp_transpose_matrix_fu_800_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD55555CFC00000"
    )
        port map (
      I0 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I1 => grp_DCT_2D_fu_410_ap_start_reg,
      I2 => Q(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => Q(8),
      I5 => grp_transpose_matrix_fu_800_ap_start_reg,
      O => grp_DCT_2D_fu_410_ap_start_reg_reg_1
    );
\input_6_load_15_reg_1156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(0),
      Q => input_6_load_15_reg_1156(0),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(10),
      Q => input_6_load_15_reg_1156(10),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(11),
      Q => input_6_load_15_reg_1156(11),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(12),
      Q => input_6_load_15_reg_1156(12),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(13),
      Q => input_6_load_15_reg_1156(13),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(14),
      Q => input_6_load_15_reg_1156(14),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(15),
      Q => input_6_load_15_reg_1156(15),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(1),
      Q => input_6_load_15_reg_1156(1),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(2),
      Q => input_6_load_15_reg_1156(2),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(3),
      Q => input_6_load_15_reg_1156(3),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(4),
      Q => input_6_load_15_reg_1156(4),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(5),
      Q => input_6_load_15_reg_1156(5),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(6),
      Q => input_6_load_15_reg_1156(6),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(7),
      Q => input_6_load_15_reg_1156(7),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(8),
      Q => input_6_load_15_reg_1156(8),
      R => '0'
    );
\input_6_load_15_reg_1156_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_15_reg_1156_reg[15]_1\(9),
      Q => input_6_load_15_reg_1156(9),
      R => '0'
    );
\input_6_load_16_reg_1246[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_transpose_matrix_fu_800_ap_start_reg,
      O => DCT_1D_in_buf_col_0_address01
    );
\input_6_load_16_reg_1246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(0),
      Q => input_6_load_16_reg_1246(0),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(10),
      Q => input_6_load_16_reg_1246(10),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(11),
      Q => input_6_load_16_reg_1246(11),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(12),
      Q => input_6_load_16_reg_1246(12),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(13),
      Q => input_6_load_16_reg_1246(13),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(14),
      Q => input_6_load_16_reg_1246(14),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(15),
      Q => input_6_load_16_reg_1246(15),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(1),
      Q => input_6_load_16_reg_1246(1),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(2),
      Q => input_6_load_16_reg_1246(2),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(3),
      Q => input_6_load_16_reg_1246(3),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(4),
      Q => input_6_load_16_reg_1246(4),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(5),
      Q => input_6_load_16_reg_1246(5),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(6),
      Q => input_6_load_16_reg_1246(6),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(7),
      Q => input_6_load_16_reg_1246(7),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(8),
      Q => input_6_load_16_reg_1246(8),
      R => '0'
    );
\input_6_load_16_reg_1246_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_reg_1146_reg[15]_1\(9),
      Q => input_6_load_16_reg_1246(9),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(0),
      Q => input_6_load_17_reg_1256(0),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(10),
      Q => input_6_load_17_reg_1256(10),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(11),
      Q => input_6_load_17_reg_1256(11),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(12),
      Q => input_6_load_17_reg_1256(12),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(13),
      Q => input_6_load_17_reg_1256(13),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(14),
      Q => input_6_load_17_reg_1256(14),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(15),
      Q => input_6_load_17_reg_1256(15),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(1),
      Q => input_6_load_17_reg_1256(1),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(2),
      Q => input_6_load_17_reg_1256(2),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(3),
      Q => input_6_load_17_reg_1256(3),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(4),
      Q => input_6_load_17_reg_1256(4),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(5),
      Q => input_6_load_17_reg_1256(5),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(6),
      Q => input_6_load_17_reg_1256(6),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(7),
      Q => input_6_load_17_reg_1256(7),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(8),
      Q => input_6_load_17_reg_1256(8),
      R => '0'
    );
\input_6_load_17_reg_1256_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_6_load_15_reg_1156_reg[15]_1\(9),
      Q => input_6_load_17_reg_1256(9),
      R => '0'
    );
\input_6_load_18_reg_1346[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg_0,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_transpose_matrix_fu_800_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      O => \input_6_load_18_reg_1346[15]_i_1_n_0\
    );
\input_6_load_18_reg_1346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(0),
      Q => input_6_load_18_reg_1346(0),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(10),
      Q => input_6_load_18_reg_1346(10),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(11),
      Q => input_6_load_18_reg_1346(11),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(12),
      Q => input_6_load_18_reg_1346(12),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(13),
      Q => input_6_load_18_reg_1346(13),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(14),
      Q => input_6_load_18_reg_1346(14),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(15),
      Q => input_6_load_18_reg_1346(15),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(1),
      Q => input_6_load_18_reg_1346(1),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(2),
      Q => input_6_load_18_reg_1346(2),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(3),
      Q => input_6_load_18_reg_1346(3),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(4),
      Q => input_6_load_18_reg_1346(4),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(5),
      Q => input_6_load_18_reg_1346(5),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(6),
      Q => input_6_load_18_reg_1346(6),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(7),
      Q => input_6_load_18_reg_1346(7),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(8),
      Q => input_6_load_18_reg_1346(8),
      R => '0'
    );
\input_6_load_18_reg_1346_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_reg_1146_reg[15]_1\(9),
      Q => input_6_load_18_reg_1346(9),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(0),
      Q => input_6_load_19_reg_1356(0),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(10),
      Q => input_6_load_19_reg_1356(10),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(11),
      Q => input_6_load_19_reg_1356(11),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(12),
      Q => input_6_load_19_reg_1356(12),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(13),
      Q => input_6_load_19_reg_1356(13),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(14),
      Q => input_6_load_19_reg_1356(14),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(15),
      Q => input_6_load_19_reg_1356(15),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(1),
      Q => input_6_load_19_reg_1356(1),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(2),
      Q => input_6_load_19_reg_1356(2),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(3),
      Q => input_6_load_19_reg_1356(3),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(4),
      Q => input_6_load_19_reg_1356(4),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(5),
      Q => input_6_load_19_reg_1356(5),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(6),
      Q => input_6_load_19_reg_1356(6),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(7),
      Q => input_6_load_19_reg_1356(7),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(8),
      Q => input_6_load_19_reg_1356(8),
      R => '0'
    );
\input_6_load_19_reg_1356_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_6_load_15_reg_1156_reg[15]_1\(9),
      Q => input_6_load_19_reg_1356(9),
      R => '0'
    );
\input_6_load_20_reg_1446[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      O => input_6_load_20_reg_14460
    );
\input_6_load_20_reg_1446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(0),
      Q => input_6_load_20_reg_1446(0),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(10),
      Q => input_6_load_20_reg_1446(10),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(11),
      Q => input_6_load_20_reg_1446(11),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(12),
      Q => input_6_load_20_reg_1446(12),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(13),
      Q => input_6_load_20_reg_1446(13),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(14),
      Q => input_6_load_20_reg_1446(14),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(15),
      Q => input_6_load_20_reg_1446(15),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(1),
      Q => input_6_load_20_reg_1446(1),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(2),
      Q => input_6_load_20_reg_1446(2),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(3),
      Q => input_6_load_20_reg_1446(3),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(4),
      Q => input_6_load_20_reg_1446(4),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(5),
      Q => input_6_load_20_reg_1446(5),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(6),
      Q => input_6_load_20_reg_1446(6),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(7),
      Q => input_6_load_20_reg_1446(7),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(8),
      Q => input_6_load_20_reg_1446(8),
      R => '0'
    );
\input_6_load_20_reg_1446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_reg_1146_reg[15]_1\(9),
      Q => input_6_load_20_reg_1446(9),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(0),
      Q => input_6_load_21_reg_1456(0),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(10),
      Q => input_6_load_21_reg_1456(10),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(11),
      Q => input_6_load_21_reg_1456(11),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(12),
      Q => input_6_load_21_reg_1456(12),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(13),
      Q => input_6_load_21_reg_1456(13),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(14),
      Q => input_6_load_21_reg_1456(14),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(15),
      Q => input_6_load_21_reg_1456(15),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(1),
      Q => input_6_load_21_reg_1456(1),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(2),
      Q => input_6_load_21_reg_1456(2),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(3),
      Q => input_6_load_21_reg_1456(3),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(4),
      Q => input_6_load_21_reg_1456(4),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(5),
      Q => input_6_load_21_reg_1456(5),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(6),
      Q => input_6_load_21_reg_1456(6),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(7),
      Q => input_6_load_21_reg_1456(7),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(8),
      Q => input_6_load_21_reg_1456(8),
      R => '0'
    );
\input_6_load_21_reg_1456_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_6_load_15_reg_1156_reg[15]_1\(9),
      Q => input_6_load_21_reg_1456(9),
      R => '0'
    );
\input_6_load_reg_1146[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_transpose_matrix_fu_800_ap_start_reg,
      O => input_6_load_15_reg_11560
    );
\input_6_load_reg_1146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(0),
      Q => input_6_load_reg_1146(0),
      R => '0'
    );
\input_6_load_reg_1146_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(10),
      Q => input_6_load_reg_1146(10),
      R => '0'
    );
\input_6_load_reg_1146_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(11),
      Q => input_6_load_reg_1146(11),
      R => '0'
    );
\input_6_load_reg_1146_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(12),
      Q => input_6_load_reg_1146(12),
      R => '0'
    );
\input_6_load_reg_1146_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(13),
      Q => input_6_load_reg_1146(13),
      R => '0'
    );
\input_6_load_reg_1146_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(14),
      Q => input_6_load_reg_1146(14),
      R => '0'
    );
\input_6_load_reg_1146_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(15),
      Q => input_6_load_reg_1146(15),
      R => '0'
    );
\input_6_load_reg_1146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(1),
      Q => input_6_load_reg_1146(1),
      R => '0'
    );
\input_6_load_reg_1146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(2),
      Q => input_6_load_reg_1146(2),
      R => '0'
    );
\input_6_load_reg_1146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(3),
      Q => input_6_load_reg_1146(3),
      R => '0'
    );
\input_6_load_reg_1146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(4),
      Q => input_6_load_reg_1146(4),
      R => '0'
    );
\input_6_load_reg_1146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(5),
      Q => input_6_load_reg_1146(5),
      R => '0'
    );
\input_6_load_reg_1146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(6),
      Q => input_6_load_reg_1146(6),
      R => '0'
    );
\input_6_load_reg_1146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(7),
      Q => input_6_load_reg_1146(7),
      R => '0'
    );
\input_6_load_reg_1146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(8),
      Q => input_6_load_reg_1146(8),
      R => '0'
    );
\input_6_load_reg_1146_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_6_load_reg_1146_reg[15]_1\(9),
      Q => input_6_load_reg_1146(9),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(0),
      Q => input_7_load_15_reg_1161(0),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(10),
      Q => input_7_load_15_reg_1161(10),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(11),
      Q => input_7_load_15_reg_1161(11),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(12),
      Q => input_7_load_15_reg_1161(12),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(13),
      Q => input_7_load_15_reg_1161(13),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(14),
      Q => input_7_load_15_reg_1161(14),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(15),
      Q => input_7_load_15_reg_1161(15),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(1),
      Q => input_7_load_15_reg_1161(1),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(2),
      Q => input_7_load_15_reg_1161(2),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(3),
      Q => input_7_load_15_reg_1161(3),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(4),
      Q => input_7_load_15_reg_1161(4),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(5),
      Q => input_7_load_15_reg_1161(5),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(6),
      Q => input_7_load_15_reg_1161(6),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(7),
      Q => input_7_load_15_reg_1161(7),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(8),
      Q => input_7_load_15_reg_1161(8),
      R => '0'
    );
\input_7_load_15_reg_1161_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_15_reg_1161_reg[15]_1\(9),
      Q => input_7_load_15_reg_1161(9),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(0),
      Q => input_7_load_16_reg_1251(0),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(10),
      Q => input_7_load_16_reg_1251(10),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(11),
      Q => input_7_load_16_reg_1251(11),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(12),
      Q => input_7_load_16_reg_1251(12),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(13),
      Q => input_7_load_16_reg_1251(13),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(14),
      Q => input_7_load_16_reg_1251(14),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(15),
      Q => input_7_load_16_reg_1251(15),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(1),
      Q => input_7_load_16_reg_1251(1),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(2),
      Q => input_7_load_16_reg_1251(2),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(3),
      Q => input_7_load_16_reg_1251(3),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(4),
      Q => input_7_load_16_reg_1251(4),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(5),
      Q => input_7_load_16_reg_1251(5),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(6),
      Q => input_7_load_16_reg_1251(6),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(7),
      Q => input_7_load_16_reg_1251(7),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(8),
      Q => input_7_load_16_reg_1251(8),
      R => '0'
    );
\input_7_load_16_reg_1251_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_reg_1151_reg[15]_1\(9),
      Q => input_7_load_16_reg_1251(9),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(0),
      Q => input_7_load_17_reg_1261(0),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(10),
      Q => input_7_load_17_reg_1261(10),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(11),
      Q => input_7_load_17_reg_1261(11),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(12),
      Q => input_7_load_17_reg_1261(12),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(13),
      Q => input_7_load_17_reg_1261(13),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(14),
      Q => input_7_load_17_reg_1261(14),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(15),
      Q => input_7_load_17_reg_1261(15),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(1),
      Q => input_7_load_17_reg_1261(1),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(2),
      Q => input_7_load_17_reg_1261(2),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(3),
      Q => input_7_load_17_reg_1261(3),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(4),
      Q => input_7_load_17_reg_1261(4),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(5),
      Q => input_7_load_17_reg_1261(5),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(6),
      Q => input_7_load_17_reg_1261(6),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(7),
      Q => input_7_load_17_reg_1261(7),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(8),
      Q => input_7_load_17_reg_1261(8),
      R => '0'
    );
\input_7_load_17_reg_1261_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DCT_1D_in_buf_col_0_address01,
      D => \input_7_load_15_reg_1161_reg[15]_1\(9),
      Q => input_7_load_17_reg_1261(9),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(0),
      Q => input_7_load_18_reg_1351(0),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(10),
      Q => input_7_load_18_reg_1351(10),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(11),
      Q => input_7_load_18_reg_1351(11),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(12),
      Q => input_7_load_18_reg_1351(12),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(13),
      Q => input_7_load_18_reg_1351(13),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(14),
      Q => input_7_load_18_reg_1351(14),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(15),
      Q => input_7_load_18_reg_1351(15),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(1),
      Q => input_7_load_18_reg_1351(1),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(2),
      Q => input_7_load_18_reg_1351(2),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(3),
      Q => input_7_load_18_reg_1351(3),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(4),
      Q => input_7_load_18_reg_1351(4),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(5),
      Q => input_7_load_18_reg_1351(5),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(6),
      Q => input_7_load_18_reg_1351(6),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(7),
      Q => input_7_load_18_reg_1351(7),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(8),
      Q => input_7_load_18_reg_1351(8),
      R => '0'
    );
\input_7_load_18_reg_1351_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_reg_1151_reg[15]_1\(9),
      Q => input_7_load_18_reg_1351(9),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(0),
      Q => input_7_load_19_reg_1361(0),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(10),
      Q => input_7_load_19_reg_1361(10),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(11),
      Q => input_7_load_19_reg_1361(11),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(12),
      Q => input_7_load_19_reg_1361(12),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(13),
      Q => input_7_load_19_reg_1361(13),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(14),
      Q => input_7_load_19_reg_1361(14),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(15),
      Q => input_7_load_19_reg_1361(15),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(1),
      Q => input_7_load_19_reg_1361(1),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(2),
      Q => input_7_load_19_reg_1361(2),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(3),
      Q => input_7_load_19_reg_1361(3),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(4),
      Q => input_7_load_19_reg_1361(4),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(5),
      Q => input_7_load_19_reg_1361(5),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(6),
      Q => input_7_load_19_reg_1361(6),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(7),
      Q => input_7_load_19_reg_1361(7),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(8),
      Q => input_7_load_19_reg_1361(8),
      R => '0'
    );
\input_7_load_19_reg_1361_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      D => \input_7_load_15_reg_1161_reg[15]_1\(9),
      Q => input_7_load_19_reg_1361(9),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(0),
      Q => input_7_load_20_reg_1451(0),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(10),
      Q => input_7_load_20_reg_1451(10),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(11),
      Q => input_7_load_20_reg_1451(11),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(12),
      Q => input_7_load_20_reg_1451(12),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(13),
      Q => input_7_load_20_reg_1451(13),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(14),
      Q => input_7_load_20_reg_1451(14),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(15),
      Q => input_7_load_20_reg_1451(15),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(1),
      Q => input_7_load_20_reg_1451(1),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(2),
      Q => input_7_load_20_reg_1451(2),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(3),
      Q => input_7_load_20_reg_1451(3),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(4),
      Q => input_7_load_20_reg_1451(4),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(5),
      Q => input_7_load_20_reg_1451(5),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(6),
      Q => input_7_load_20_reg_1451(6),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(7),
      Q => input_7_load_20_reg_1451(7),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(8),
      Q => input_7_load_20_reg_1451(8),
      R => '0'
    );
\input_7_load_20_reg_1451_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_reg_1151_reg[15]_1\(9),
      Q => input_7_load_20_reg_1451(9),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(0),
      Q => input_7_load_21_reg_1461(0),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(10),
      Q => input_7_load_21_reg_1461(10),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(11),
      Q => input_7_load_21_reg_1461(11),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(12),
      Q => input_7_load_21_reg_1461(12),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(13),
      Q => input_7_load_21_reg_1461(13),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(14),
      Q => input_7_load_21_reg_1461(14),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(15),
      Q => input_7_load_21_reg_1461(15),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(1),
      Q => input_7_load_21_reg_1461(1),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(2),
      Q => input_7_load_21_reg_1461(2),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(3),
      Q => input_7_load_21_reg_1461(3),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(4),
      Q => input_7_load_21_reg_1461(4),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(5),
      Q => input_7_load_21_reg_1461(5),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(6),
      Q => input_7_load_21_reg_1461(6),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(7),
      Q => input_7_load_21_reg_1461(7),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(8),
      Q => input_7_load_21_reg_1461(8),
      R => '0'
    );
\input_7_load_21_reg_1461_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_20_reg_14460,
      D => \input_7_load_15_reg_1161_reg[15]_1\(9),
      Q => input_7_load_21_reg_1461(9),
      R => '0'
    );
\input_7_load_reg_1151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(0),
      Q => input_7_load_reg_1151(0),
      R => '0'
    );
\input_7_load_reg_1151_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(10),
      Q => input_7_load_reg_1151(10),
      R => '0'
    );
\input_7_load_reg_1151_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(11),
      Q => input_7_load_reg_1151(11),
      R => '0'
    );
\input_7_load_reg_1151_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(12),
      Q => input_7_load_reg_1151(12),
      R => '0'
    );
\input_7_load_reg_1151_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(13),
      Q => input_7_load_reg_1151(13),
      R => '0'
    );
\input_7_load_reg_1151_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(14),
      Q => input_7_load_reg_1151(14),
      R => '0'
    );
\input_7_load_reg_1151_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(15),
      Q => input_7_load_reg_1151(15),
      R => '0'
    );
\input_7_load_reg_1151_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(1),
      Q => input_7_load_reg_1151(1),
      R => '0'
    );
\input_7_load_reg_1151_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(2),
      Q => input_7_load_reg_1151(2),
      R => '0'
    );
\input_7_load_reg_1151_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(3),
      Q => input_7_load_reg_1151(3),
      R => '0'
    );
\input_7_load_reg_1151_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(4),
      Q => input_7_load_reg_1151(4),
      R => '0'
    );
\input_7_load_reg_1151_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(5),
      Q => input_7_load_reg_1151(5),
      R => '0'
    );
\input_7_load_reg_1151_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(6),
      Q => input_7_load_reg_1151(6),
      R => '0'
    );
\input_7_load_reg_1151_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(7),
      Q => input_7_load_reg_1151(7),
      R => '0'
    );
\input_7_load_reg_1151_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(8),
      Q => input_7_load_reg_1151(8),
      R => '0'
    );
\input_7_load_reg_1151_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_15_reg_11560,
      D => \input_7_load_reg_1151_reg[15]_1\(9),
      Q => input_7_load_reg_1151(9),
      R => '0'
    );
\ram_reg_bram_0_i_10__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(13),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_45__8_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_10__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(12),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_43__8_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_10__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_42__8_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_10__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(6),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(6),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_42__14_n_0\,
      O => ram_reg_bram_0_0(6)
    );
\ram_reg_bram_0_i_10__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(12),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(12),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_44__13_n_0\,
      O => ram_reg_bram_0_2(12)
    );
\ram_reg_bram_0_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(6),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_42__4_n_0\,
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_10__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(12),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_44__5_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_10__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(6),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_42__6_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_11__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(12),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_46__8_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_11__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(11),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_44__8_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_11__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_43__9_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_11__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(5),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(5),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_43__14_n_0\,
      O => ram_reg_bram_0_0(5)
    );
\ram_reg_bram_0_i_11__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(11),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(11),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_45__13_n_0\,
      O => ram_reg_bram_0_2(11)
    );
\ram_reg_bram_0_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(5),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_43__4_n_0\,
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_11__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(11),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_45__6_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_11__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(5),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_43__6_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_12__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(11),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_47__8_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_12__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(10),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_45__9_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_12__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_44__9_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_12__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(4),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(4),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_44__14_n_0\,
      O => ram_reg_bram_0_0(4)
    );
\ram_reg_bram_0_i_12__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(10),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(10),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_46__13_n_0\,
      O => ram_reg_bram_0_2(10)
    );
\ram_reg_bram_0_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(4),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_44__4_n_0\,
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_12__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(10),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_46__6_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_12__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(4),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_44__6_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_13__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(10),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_48__8_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_13__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(9),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_46__9_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_13__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_45__10_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_13__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(3),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(3),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_45__14_n_0\,
      O => ram_reg_bram_0_0(3)
    );
\ram_reg_bram_0_i_13__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(9),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(9),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_47__13_n_0\,
      O => ram_reg_bram_0_2(9)
    );
\ram_reg_bram_0_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(3),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_45__5_n_0\,
      O => DINADIN(3)
    );
\ram_reg_bram_0_i_13__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(9),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_47__6_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_13__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(3),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_45__7_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_14__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(9),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_49__8_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_14__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(8),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_47__9_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_14__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_46__10_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_14__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(2),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(2),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_46__14_n_0\,
      O => ram_reg_bram_0_0(2)
    );
\ram_reg_bram_0_i_14__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(8),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(8),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_48__13_n_0\,
      O => ram_reg_bram_0_2(8)
    );
\ram_reg_bram_0_i_14__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(2),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_46__5_n_0\,
      O => DINADIN(2)
    );
\ram_reg_bram_0_i_14__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(8),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_48__6_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_14__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(2),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_46__7_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_15__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(8),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_50__8_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_15__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_48__9_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_15__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_47__10_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_15__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(1),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_47__14_n_0\,
      O => ram_reg_bram_0_0(1)
    );
\ram_reg_bram_0_i_15__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(7),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(7),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_49__13_n_0\,
      O => ram_reg_bram_0_2(7)
    );
\ram_reg_bram_0_i_15__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(1),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_47__5_n_0\,
      O => DINADIN(1)
    );
\ram_reg_bram_0_i_15__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(7),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_49__6_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_15__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(1),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_47__7_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_16__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(7),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_51__8_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_16__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_49__9_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_16__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_48__10_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_16__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(0),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_48__14_n_0\,
      O => ram_reg_bram_0_0(0)
    );
\ram_reg_bram_0_i_16__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(6),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(6),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_50__12_n_0\,
      O => ram_reg_bram_0_2(6)
    );
\ram_reg_bram_0_i_16__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(0),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_48__5_n_0\,
      O => DINADIN(0)
    );
\ram_reg_bram_0_i_16__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(6),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_50__6_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_16__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(0),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_48__7_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_17__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_50__9_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_17__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(15),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_49__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_17__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(15),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(15),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_49__14_n_0\,
      O => ram_reg_bram_0(15)
    );
\ram_reg_bram_0_i_17__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(5),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(5),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_51__12_n_0\,
      O => ram_reg_bram_0_2(5)
    );
\ram_reg_bram_0_i_17__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(15),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_49__5_n_0\,
      O => DINBDIN(15)
    );
\ram_reg_bram_0_i_17__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(5),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_51__6_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_17__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(15),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_49__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_17__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(6),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_52__8_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_18__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_51__9_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_18__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(14),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_50__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_18__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(14),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(14),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_50__13_n_0\,
      O => ram_reg_bram_0(14)
    );
\ram_reg_bram_0_i_18__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(4),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(4),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_52__12_n_0\,
      O => ram_reg_bram_0_2(4)
    );
\ram_reg_bram_0_i_18__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(14),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_50__5_n_0\,
      O => DINBDIN(14)
    );
\ram_reg_bram_0_i_18__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(4),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_52__6_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_18__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(14),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_50__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_18__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(5),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_53__8_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_19__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_52__9_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_19__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(13),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_51__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_19__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(13),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(13),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_51__13_n_0\,
      O => ram_reg_bram_0(13)
    );
\ram_reg_bram_0_i_19__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(3),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(3),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_53__12_n_0\,
      O => ram_reg_bram_0_2(3)
    );
\ram_reg_bram_0_i_19__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(13),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_51__5_n_0\,
      O => DINBDIN(13)
    );
\ram_reg_bram_0_i_19__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(3),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_53__6_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_19__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(13),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_51__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_19__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(4),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_54__8_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_DCT_1D_fu_874_ap_start_reg,
      I1 => ram_reg_bram_0_8,
      I2 => \^webwe\(0),
      O => DCT_1D_in_buf_col_6_ce0
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_DCT_1D_fu_874_ap_start_reg,
      I1 => ram_reg_bram_0_8,
      I2 => \^wea\(0),
      O => DCT_1D_in_buf_col_5_ce0
    );
\ram_reg_bram_0_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(15),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_33__6_n_0\,
      O => DINADIN(15)
    );
\ram_reg_bram_0_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(15),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_33__8_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_transpose_matrix_fu_800_ap_start_reg,
      I4 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I5 => reg_10420,
      O => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1
    );
\ram_reg_bram_0_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => \^ap_cs_fsm_reg[20]\,
      O => DCT_1D_out_buf_row_0_ce1
    );
\ram_reg_bram_0_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(15),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_33__11_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_DCT_1D_fu_874_ap_start_reg,
      I1 => ram_reg_bram_0_8,
      I2 => \^ap_enable_reg_pp0_iter0_reg_reg_0\(0),
      O => DCT_1D_in_buf_col_2_ce0
    );
\ram_reg_bram_0_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(15),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(15),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_33__15_n_0\,
      O => ram_reg_bram_0_0(15)
    );
\ram_reg_bram_0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_DCT_1D_fu_874_ap_start_reg,
      I1 => ram_reg_bram_0_8,
      I2 => \^grp_dct_2d_fu_410_ap_start_reg_reg\(0),
      O => DCT_1D_in_buf_col_1_ce0
    );
\ram_reg_bram_0_i_20__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_53__9_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_20__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(12),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_52__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_20__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(12),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(12),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_52__13_n_0\,
      O => ram_reg_bram_0(12)
    );
\ram_reg_bram_0_i_20__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(2),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(2),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_54__12_n_0\,
      O => ram_reg_bram_0_2(2)
    );
\ram_reg_bram_0_i_20__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(12),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_52__5_n_0\,
      O => DINBDIN(12)
    );
\ram_reg_bram_0_i_20__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(2),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_54__6_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_20__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(12),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_52__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_20__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(3),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_55__8_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_21__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_54__9_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_21__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(11),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_53__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_21__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(11),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(11),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_53__13_n_0\,
      O => ram_reg_bram_0(11)
    );
\ram_reg_bram_0_i_21__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(1),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_55__12_n_0\,
      O => ram_reg_bram_0_2(1)
    );
\ram_reg_bram_0_i_21__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(11),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_53__5_n_0\,
      O => DINBDIN(11)
    );
\ram_reg_bram_0_i_21__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(1),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_55__6_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_21__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(11),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_53__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_21__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(2),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_56__8_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_22__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_55__9_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_22__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(10),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_54__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_22__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(10),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(10),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_54__13_n_0\,
      O => ram_reg_bram_0(10)
    );
\ram_reg_bram_0_i_22__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(0),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_56__12_n_0\,
      O => ram_reg_bram_0_2(0)
    );
\ram_reg_bram_0_i_22__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(10),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_54__5_n_0\,
      O => DINBDIN(10)
    );
\ram_reg_bram_0_i_22__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(0),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_56__6_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_22__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(10),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_54__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_22__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(1),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_57__8_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_23__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(9),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_55__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_23__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(9),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(9),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_55__13_n_0\,
      O => ram_reg_bram_0(9)
    );
\ram_reg_bram_0_i_23__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(15),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(15),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_57__11_n_0\,
      O => ram_reg_bram_0_1(15)
    );
\ram_reg_bram_0_i_23__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(9),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_55__5_n_0\,
      O => DINBDIN(9)
    );
\ram_reg_bram_0_i_23__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(15),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_57__6_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_23__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(9),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_55__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_23__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(0),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_58__8_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_23__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(15),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_56__9_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_24__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(8),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_56__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_24__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(8),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(8),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_56__13_n_0\,
      O => ram_reg_bram_0(8)
    );
\ram_reg_bram_0_i_24__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(14),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(14),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_58__11_n_0\,
      O => ram_reg_bram_0_1(14)
    );
\ram_reg_bram_0_i_24__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(8),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_56__5_n_0\,
      O => DINBDIN(8)
    );
\ram_reg_bram_0_i_24__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(14),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_58__6_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_24__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(8),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_56__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_24__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(15),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_59__8_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_24__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(14),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_57__9_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_25__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(13),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_58__9_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_25__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_57__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_25__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(7),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(7),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_57__12_n_0\,
      O => ram_reg_bram_0(7)
    );
\ram_reg_bram_0_i_25__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(13),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(13),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_59__11_n_0\,
      O => ram_reg_bram_0_1(13)
    );
\ram_reg_bram_0_i_25__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(7),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_57__5_n_0\,
      O => DINBDIN(7)
    );
\ram_reg_bram_0_i_25__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(13),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_59__6_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_25__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(7),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_57__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_25__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(14),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_60__8_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_26__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_58__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_26__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(6),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(6),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_58__12_n_0\,
      O => ram_reg_bram_0(6)
    );
\ram_reg_bram_0_i_26__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(12),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(12),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_60__11_n_0\,
      O => ram_reg_bram_0_1(12)
    );
\ram_reg_bram_0_i_26__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(6),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_58__5_n_0\,
      O => DINBDIN(6)
    );
\ram_reg_bram_0_i_26__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(12),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_60__6_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_26__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(6),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_58__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_26__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(13),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_61__8_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_26__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(12),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_59__9_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_27__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5D5D5D5D5D5DFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ram_reg_bram_0_17,
      I2 => Q(9),
      I3 => \ram_reg_bram_0_i_34__13_n_0\,
      I4 => DCT_1D_in_buf_col_0_address01,
      I5 => reg_10020,
      O => \^ap_cs_fsm_reg[20]\
    );
\ram_reg_bram_0_i_27__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(11),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_60__9_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_27__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_59__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_27__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(5),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(5),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_59__12_n_0\,
      O => ram_reg_bram_0(5)
    );
\ram_reg_bram_0_i_27__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(11),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(11),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_61__11_n_0\,
      O => ram_reg_bram_0_1(11)
    );
\ram_reg_bram_0_i_27__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(5),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_59__5_n_0\,
      O => DINBDIN(5)
    );
\ram_reg_bram_0_i_27__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(11),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_61__6_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_27__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(5),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_59__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_27__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(12),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_62__8_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_28__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(10),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_61__9_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_28__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_60__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_28__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(4),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(4),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_60__12_n_0\,
      O => ram_reg_bram_0(4)
    );
\ram_reg_bram_0_i_28__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(10),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(10),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_62__11_n_0\,
      O => ram_reg_bram_0_1(10)
    );
\ram_reg_bram_0_i_28__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(4),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_60__5_n_0\,
      O => DINBDIN(4)
    );
\ram_reg_bram_0_i_28__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(10),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_62__6_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_28__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(4),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_60__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_28__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(11),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_63__8_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_29__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_61__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_29__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(3),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(3),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_61__12_n_0\,
      O => ram_reg_bram_0(3)
    );
\ram_reg_bram_0_i_29__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(9),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(9),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_63__11_n_0\,
      O => ram_reg_bram_0_1(9)
    );
\ram_reg_bram_0_i_29__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(3),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_61__5_n_0\,
      O => DINBDIN(3)
    );
\ram_reg_bram_0_i_29__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(9),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_63__6_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_29__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(3),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_61__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_29__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(10),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_64__8_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_29__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(9),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_62__9_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFA8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => input_6_load_20_reg_14460,
      I4 => \ram_reg_bram_0_i_39__10_n_0\,
      I5 => ram_reg_bram_0_18,
      O => \^webwe\(0)
    );
\ram_reg_bram_0_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(14),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_34__11_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(14),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(14),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_34__15_n_0\,
      O => ram_reg_bram_0_0(14)
    );
\ram_reg_bram_0_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(14),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_34__6_n_0\,
      O => DINADIN(14)
    );
\ram_reg_bram_0_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(14),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_34__8_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I1 => input_6_load_20_reg_14460,
      I2 => DCT_1D_in_buf_col_0_address01,
      I3 => \ram_reg_bram_0_i_39__10_n_0\,
      I4 => ram_reg_bram_0_15,
      O => \^ap_enable_reg_pp0_iter0_reg_reg_0\(0)
    );
\ram_reg_bram_0_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_1\(1),
      I1 => \^ap_enable_reg_pp0_iter0_reg_reg_1\(1),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(11),
      I4 => Q(10),
      I5 => ram_reg_bram_0_16,
      O => \^wea\(0)
    );
\ram_reg_bram_0_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0EEE000"
    )
        port map (
      I0 => reg_10420,
      I1 => reg_10020,
      I2 => grp_DCT_2D_fu_410_ap_start_reg,
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ram_reg_bram_0_17,
      O => \^grp_dct_2d_fu_410_ap_start_reg_reg\(0)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => ram_reg_bram_0_7(1),
      I1 => ram_reg_bram_0_8,
      I2 => input_6_load_20_reg_14460,
      I3 => \ram_reg_bram_0_i_39__10_n_0\,
      O => ADDRARDADDR(1)
    );
\ram_reg_bram_0_i_30__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_62__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_30__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77770070"
    )
        port map (
      I0 => grp_DCT_2D_fu_410_ap_start_reg,
      I1 => Q(0),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage3,
      O => \^grp_dct_2d_fu_410_ap_start_reg_reg_0\
    );
\ram_reg_bram_0_i_30__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(2),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(2),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_62__12_n_0\,
      O => ram_reg_bram_0(2)
    );
\ram_reg_bram_0_i_30__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(8),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(8),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_64__11_n_0\,
      O => ram_reg_bram_0_1(8)
    );
\ram_reg_bram_0_i_30__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(2),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_62__5_n_0\,
      O => DINBDIN(2)
    );
\ram_reg_bram_0_i_30__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(8),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_64__6_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_30__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(2),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_62__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_30__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(9),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_65__6_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_30__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(8),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_63__9_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_31__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_63__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_31__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(1),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_63__12_n_0\,
      O => ram_reg_bram_0(1)
    );
\ram_reg_bram_0_i_31__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(7),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(7),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_65__8_n_0\,
      O => ram_reg_bram_0_1(7)
    );
\ram_reg_bram_0_i_31__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(1),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_63__5_n_0\,
      O => DINBDIN(1)
    );
\ram_reg_bram_0_i_31__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(7),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_65__5_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_31__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(1),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_63__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_31__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(8),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_66__3_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_31__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_64__9_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_32__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_19_reg_1361(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_64__10_n_0\,
      O => \input_7_load_19_reg_1361_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_32__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTADOUT(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_9(0),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_64__12_n_0\,
      O => ram_reg_bram_0(0)
    );
\ram_reg_bram_0_i_32__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(6),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(6),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_66__5_n_0\,
      O => ram_reg_bram_0_1(6)
    );
\ram_reg_bram_0_i_32__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_17_reg_1261(0),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_64__5_n_0\,
      O => DINBDIN(0)
    );
\ram_reg_bram_0_i_32__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(6),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_66__2_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_32__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_15_reg_1161(0),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_64__7_n_0\,
      O => \input_7_load_15_reg_1161_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_32__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(7),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_67__3_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_32__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_65__7_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_33__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_66__4_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_33__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(15),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(15),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(15),
      O => \ram_reg_bram_0_i_33__11_n_0\
    );
\ram_reg_bram_0_i_33__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(5),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(5),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_67__5_n_0\,
      O => ram_reg_bram_0_1(5)
    );
\ram_reg_bram_0_i_33__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(15),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(15),
      O => \ram_reg_bram_0_i_33__15_n_0\
    );
\ram_reg_bram_0_i_33__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(15),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(15),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(15),
      O => \ram_reg_bram_0_i_33__6_n_0\
    );
\ram_reg_bram_0_i_33__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(5),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_67__2_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_33__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(15),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(15),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(15),
      O => \ram_reg_bram_0_i_33__8_n_0\
    );
\ram_reg_bram_0_i_33__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(6),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_68__3_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_34__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_67__4_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_34__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(14),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(14),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(14),
      O => \ram_reg_bram_0_i_34__11_n_0\
    );
\ram_reg_bram_0_i_34__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(4),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(4),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_68__5_n_0\,
      O => ram_reg_bram_0_1(4)
    );
\ram_reg_bram_0_i_34__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_transpose_matrix_fu_800_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ram_reg_bram_0_i_34__13_n_0\
    );
\ram_reg_bram_0_i_34__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(14),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(14),
      O => \ram_reg_bram_0_i_34__15_n_0\
    );
\ram_reg_bram_0_i_34__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(14),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(14),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(14),
      O => \ram_reg_bram_0_i_34__6_n_0\
    );
\ram_reg_bram_0_i_34__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(4),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_68__2_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_34__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(14),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(14),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(14),
      O => \ram_reg_bram_0_i_34__8_n_0\
    );
\ram_reg_bram_0_i_34__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(5),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_69__3_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_35__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(13),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(13),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(13),
      O => \ram_reg_bram_0_i_35__10_n_0\
    );
\ram_reg_bram_0_i_35__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(3),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(3),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_69__5_n_0\,
      O => ram_reg_bram_0_1(3)
    );
\ram_reg_bram_0_i_35__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(13),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(13),
      O => \ram_reg_bram_0_i_35__14_n_0\
    );
\ram_reg_bram_0_i_35__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(13),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(13),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(13),
      O => \ram_reg_bram_0_i_35__5_n_0\
    );
\ram_reg_bram_0_i_35__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(3),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_69__2_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_35__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(13),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(13),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(13),
      O => \ram_reg_bram_0_i_35__7_n_0\
    );
\ram_reg_bram_0_i_35__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(4),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_70__3_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_35__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_68__4_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_36__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(12),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(12),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(12),
      O => \ram_reg_bram_0_i_36__10_n_0\
    );
\ram_reg_bram_0_i_36__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(2),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_70__5_n_0\,
      O => ram_reg_bram_0_1(2)
    );
\ram_reg_bram_0_i_36__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(12),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(12),
      O => \ram_reg_bram_0_i_36__13_n_0\
    );
\ram_reg_bram_0_i_36__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(12),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(12),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(12),
      O => \ram_reg_bram_0_i_36__5_n_0\
    );
\ram_reg_bram_0_i_36__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(2),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_70__2_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_36__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(12),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(12),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(12),
      O => \ram_reg_bram_0_i_36__7_n_0\
    );
\ram_reg_bram_0_i_36__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(3),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_71__3_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_36__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_69__4_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_37__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(11),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(11),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(11),
      O => \ram_reg_bram_0_i_37__10_n_0\
    );
\ram_reg_bram_0_i_37__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(1),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_71__5_n_0\,
      O => ram_reg_bram_0_1(1)
    );
\ram_reg_bram_0_i_37__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(11),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(11),
      O => \ram_reg_bram_0_i_37__13_n_0\
    );
\ram_reg_bram_0_i_37__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(11),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(11),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(11),
      O => \ram_reg_bram_0_i_37__5_n_0\
    );
\ram_reg_bram_0_i_37__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(1),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_71__2_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_37__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(11),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(11),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(11),
      O => \ram_reg_bram_0_i_37__7_n_0\
    );
\ram_reg_bram_0_i_37__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(2),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_72__3_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_37__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_70__4_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_38__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(10),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(10),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(10),
      O => \ram_reg_bram_0_i_38__10_n_0\
    );
\ram_reg_bram_0_i_38__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => DOUTBDOUT(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_12(0),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_72__4_n_0\,
      O => ram_reg_bram_0_1(0)
    );
\ram_reg_bram_0_i_38__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(10),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(10),
      O => \ram_reg_bram_0_i_38__13_n_0\
    );
\ram_reg_bram_0_i_38__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(10),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(10),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(10),
      O => \ram_reg_bram_0_i_38__5_n_0\
    );
\ram_reg_bram_0_i_38__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_16_reg_1251(0),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_72__2_n_0\,
      O => \input_7_load_16_reg_1251_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_38__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(10),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(10),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(10),
      O => \ram_reg_bram_0_i_38__7_n_0\
    );
\ram_reg_bram_0_i_38__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(1),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_73__2_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_38__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_18_reg_1351(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_71__4_n_0\,
      O => \input_7_load_18_reg_1351_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_39__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage1,
      O => \ram_reg_bram_0_i_39__10_n_0\
    );
\ram_reg_bram_0_i_39__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(9),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(9),
      O => \ram_reg_bram_0_i_39__13_n_0\
    );
\ram_reg_bram_0_i_39__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(9),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(9),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(9),
      O => \ram_reg_bram_0_i_39__6_n_0\
    );
\ram_reg_bram_0_i_39__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(9),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(9),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(9),
      O => \ram_reg_bram_0_i_39__7_n_0\
    );
\ram_reg_bram_0_i_39__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_reg_1151(0),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_74__0_n_0\,
      O => \input_7_load_reg_1151_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_39__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(9),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(9),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(9),
      O => \ram_reg_bram_0_i_39__9_n_0\
    );
\ram_reg_bram_0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => ram_reg_bram_0_7(1),
      I1 => ram_reg_bram_0_8,
      I2 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I3 => input_6_load_20_reg_14460,
      O => \ap_CS_fsm_reg[8]\(1)
    );
\ram_reg_bram_0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(1),
      I1 => ram_reg_bram_0_8,
      I2 => \ram_reg_bram_0_i_39__10_n_0\,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_CS_fsm_reg[2]_0\(1)
    );
\ram_reg_bram_0_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(13),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_35__5_n_0\,
      O => DINADIN(13)
    );
\ram_reg_bram_0_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(13),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_35__7_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(13),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_35__10_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEF000F000F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => ram_reg_bram_0_19,
      I3 => \ram_reg_bram_0_i_40__12_n_0\,
      I4 => Q(1),
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm_reg[2]_2\(1)
    );
\ram_reg_bram_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(6),
      I4 => ram_reg_bram_0_8,
      I5 => \ram_reg_bram_0_i_40__12_n_0\,
      O => \ap_CS_fsm_reg[8]_0\(1)
    );
\ram_reg_bram_0_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(13),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(13),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_35__14_n_0\,
      O => ram_reg_bram_0_0(13)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8B8B8B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(0),
      I1 => ram_reg_bram_0_8,
      I2 => \ram_reg_bram_0_i_39__10_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => input_6_load_20_reg_14460,
      I5 => ap_enable_reg_pp0_iter0_1,
      O => ADDRARDADDR(0)
    );
\ram_reg_bram_0_i_40__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(8),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(8),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(8),
      O => \ram_reg_bram_0_i_40__10_n_0\
    );
\ram_reg_bram_0_i_40__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      O => \ram_reg_bram_0_i_40__12_n_0\
    );
\ram_reg_bram_0_i_40__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(8),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(8),
      O => \ram_reg_bram_0_i_40__14_n_0\
    );
\ram_reg_bram_0_i_40__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(8),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(8),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(8),
      O => \ram_reg_bram_0_i_40__7_n_0\
    );
\ram_reg_bram_0_i_40__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(8),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(8),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(8),
      O => \ram_reg_bram_0_i_40__8_n_0\
    );
\ram_reg_bram_0_i_40__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(15),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(15),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(15),
      O => \ram_reg_bram_0_i_40__9_n_0\
    );
\ram_reg_bram_0_i_41__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(15),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(15),
      O => \ram_reg_bram_0_i_41__13_n_0\
    );
\ram_reg_bram_0_i_41__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(7),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(7),
      O => \ram_reg_bram_0_i_41__14_n_0\
    );
\ram_reg_bram_0_i_41__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(7),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(7),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(7),
      O => \ram_reg_bram_0_i_41__3_n_0\
    );
\ram_reg_bram_0_i_41__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(15),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(15),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(15),
      O => \ram_reg_bram_0_i_41__4_n_0\
    );
\ram_reg_bram_0_i_41__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(7),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(7),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(7),
      O => \ram_reg_bram_0_i_41__5_n_0\
    );
\ram_reg_bram_0_i_41__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(14),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(14),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(14),
      O => \ram_reg_bram_0_i_41__6_n_0\
    );
\ram_reg_bram_0_i_41__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(7),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(7),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(7),
      O => \ram_reg_bram_0_i_41__7_n_0\
    );
\ram_reg_bram_0_i_42__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(14),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(14),
      O => \ram_reg_bram_0_i_42__13_n_0\
    );
\ram_reg_bram_0_i_42__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(6),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(6),
      O => \ram_reg_bram_0_i_42__14_n_0\
    );
\ram_reg_bram_0_i_42__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(6),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(6),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(6),
      O => \ram_reg_bram_0_i_42__4_n_0\
    );
\ram_reg_bram_0_i_42__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(14),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(14),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(14),
      O => \ram_reg_bram_0_i_42__5_n_0\
    );
\ram_reg_bram_0_i_42__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(6),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(6),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(6),
      O => \ram_reg_bram_0_i_42__6_n_0\
    );
\ram_reg_bram_0_i_42__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(13),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(13),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(13),
      O => \ram_reg_bram_0_i_42__7_n_0\
    );
\ram_reg_bram_0_i_42__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(6),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(6),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(6),
      O => \ram_reg_bram_0_i_42__8_n_0\
    );
\ram_reg_bram_0_i_43__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(13),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(13),
      O => \ram_reg_bram_0_i_43__13_n_0\
    );
\ram_reg_bram_0_i_43__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(5),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(5),
      O => \ram_reg_bram_0_i_43__14_n_0\
    );
\ram_reg_bram_0_i_43__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(5),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(5),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(5),
      O => \ram_reg_bram_0_i_43__4_n_0\
    );
\ram_reg_bram_0_i_43__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(13),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(13),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(13),
      O => \ram_reg_bram_0_i_43__5_n_0\
    );
\ram_reg_bram_0_i_43__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(5),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(5),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(5),
      O => \ram_reg_bram_0_i_43__6_n_0\
    );
\ram_reg_bram_0_i_43__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(15),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(15),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(15),
      O => \ram_reg_bram_0_i_43__7_n_0\
    );
\ram_reg_bram_0_i_43__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(12),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(12),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(12),
      O => \ram_reg_bram_0_i_43__8_n_0\
    );
\ram_reg_bram_0_i_43__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(5),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(5),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(5),
      O => \ram_reg_bram_0_i_43__9_n_0\
    );
\ram_reg_bram_0_i_44__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(12),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(12),
      O => \ram_reg_bram_0_i_44__13_n_0\
    );
\ram_reg_bram_0_i_44__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(4),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(4),
      O => \ram_reg_bram_0_i_44__14_n_0\
    );
\ram_reg_bram_0_i_44__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(4),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(4),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(4),
      O => \ram_reg_bram_0_i_44__4_n_0\
    );
\ram_reg_bram_0_i_44__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(12),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(12),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(12),
      O => \ram_reg_bram_0_i_44__5_n_0\
    );
\ram_reg_bram_0_i_44__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(4),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(4),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(4),
      O => \ram_reg_bram_0_i_44__6_n_0\
    );
\ram_reg_bram_0_i_44__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(14),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(14),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(14),
      O => \ram_reg_bram_0_i_44__7_n_0\
    );
\ram_reg_bram_0_i_44__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(11),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(11),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(11),
      O => \ram_reg_bram_0_i_44__8_n_0\
    );
\ram_reg_bram_0_i_44__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(4),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(4),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(4),
      O => \ram_reg_bram_0_i_44__9_n_0\
    );
\ram_reg_bram_0_i_45__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(3),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(3),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(3),
      O => \ram_reg_bram_0_i_45__10_n_0\
    );
\ram_reg_bram_0_i_45__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(11),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(11),
      O => \ram_reg_bram_0_i_45__13_n_0\
    );
\ram_reg_bram_0_i_45__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(3),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(3),
      O => \ram_reg_bram_0_i_45__14_n_0\
    );
\ram_reg_bram_0_i_45__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(3),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(3),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(3),
      O => \ram_reg_bram_0_i_45__5_n_0\
    );
\ram_reg_bram_0_i_45__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(11),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(11),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(11),
      O => \ram_reg_bram_0_i_45__6_n_0\
    );
\ram_reg_bram_0_i_45__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(3),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(3),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(3),
      O => \ram_reg_bram_0_i_45__7_n_0\
    );
\ram_reg_bram_0_i_45__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(13),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(13),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(13),
      O => \ram_reg_bram_0_i_45__8_n_0\
    );
\ram_reg_bram_0_i_45__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(10),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(10),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(10),
      O => \ram_reg_bram_0_i_45__9_n_0\
    );
\ram_reg_bram_0_i_46__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(2),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(2),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(2),
      O => \ram_reg_bram_0_i_46__10_n_0\
    );
\ram_reg_bram_0_i_46__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(10),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(10),
      O => \ram_reg_bram_0_i_46__13_n_0\
    );
\ram_reg_bram_0_i_46__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(2),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(2),
      O => \ram_reg_bram_0_i_46__14_n_0\
    );
\ram_reg_bram_0_i_46__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(2),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(2),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(2),
      O => \ram_reg_bram_0_i_46__5_n_0\
    );
\ram_reg_bram_0_i_46__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(10),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(10),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(10),
      O => \ram_reg_bram_0_i_46__6_n_0\
    );
\ram_reg_bram_0_i_46__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(2),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(2),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(2),
      O => \ram_reg_bram_0_i_46__7_n_0\
    );
\ram_reg_bram_0_i_46__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(12),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(12),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(12),
      O => \ram_reg_bram_0_i_46__8_n_0\
    );
\ram_reg_bram_0_i_46__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(9),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(9),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(9),
      O => \ram_reg_bram_0_i_46__9_n_0\
    );
\ram_reg_bram_0_i_47__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(1),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(1),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(1),
      O => \ram_reg_bram_0_i_47__10_n_0\
    );
\ram_reg_bram_0_i_47__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(9),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(9),
      O => \ram_reg_bram_0_i_47__13_n_0\
    );
\ram_reg_bram_0_i_47__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(1),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(1),
      O => \ram_reg_bram_0_i_47__14_n_0\
    );
\ram_reg_bram_0_i_47__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(1),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(1),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(1),
      O => \ram_reg_bram_0_i_47__5_n_0\
    );
\ram_reg_bram_0_i_47__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(9),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(9),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(9),
      O => \ram_reg_bram_0_i_47__6_n_0\
    );
\ram_reg_bram_0_i_47__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(1),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(1),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(1),
      O => \ram_reg_bram_0_i_47__7_n_0\
    );
\ram_reg_bram_0_i_47__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(11),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(11),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(11),
      O => \ram_reg_bram_0_i_47__8_n_0\
    );
\ram_reg_bram_0_i_47__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(8),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(8),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(8),
      O => \ram_reg_bram_0_i_47__9_n_0\
    );
\ram_reg_bram_0_i_48__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(0),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_10(0),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_11(0),
      O => \ram_reg_bram_0_i_48__10_n_0\
    );
\ram_reg_bram_0_i_48__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(8),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(8),
      O => \ram_reg_bram_0_i_48__13_n_0\
    );
\ram_reg_bram_0_i_48__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_21_reg_1456(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1054(0),
      O => \ram_reg_bram_0_i_48__14_n_0\
    );
\ram_reg_bram_0_i_48__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1054(0),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_10(0),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_11(0),
      O => \ram_reg_bram_0_i_48__5_n_0\
    );
\ram_reg_bram_0_i_48__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(8),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(8),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(8),
      O => \ram_reg_bram_0_i_48__6_n_0\
    );
\ram_reg_bram_0_i_48__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1030(0),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_10(0),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_11(0),
      O => \ram_reg_bram_0_i_48__7_n_0\
    );
\ram_reg_bram_0_i_48__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(10),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(10),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(10),
      O => \ram_reg_bram_0_i_48__8_n_0\
    );
\ram_reg_bram_0_i_48__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(7),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(7),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(7),
      O => \ram_reg_bram_0_i_48__9_n_0\
    );
\ram_reg_bram_0_i_49__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(15),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(15),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(15),
      O => \ram_reg_bram_0_i_49__10_n_0\
    );
\ram_reg_bram_0_i_49__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(7),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(7),
      O => \ram_reg_bram_0_i_49__13_n_0\
    );
\ram_reg_bram_0_i_49__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(15),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(15),
      O => \ram_reg_bram_0_i_49__14_n_0\
    );
\ram_reg_bram_0_i_49__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(15),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(15),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(15),
      O => \ram_reg_bram_0_i_49__5_n_0\
    );
\ram_reg_bram_0_i_49__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(7),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(7),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(7),
      O => \ram_reg_bram_0_i_49__6_n_0\
    );
\ram_reg_bram_0_i_49__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(15),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(15),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(15),
      O => \ram_reg_bram_0_i_49__7_n_0\
    );
\ram_reg_bram_0_i_49__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(9),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(9),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(9),
      O => \ram_reg_bram_0_i_49__8_n_0\
    );
\ram_reg_bram_0_i_49__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(6),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(6),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(6),
      O => \ram_reg_bram_0_i_49__9_n_0\
    );
\ram_reg_bram_0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB88BBB8"
    )
        port map (
      I0 => ram_reg_bram_0_7(0),
      I1 => ram_reg_bram_0_8,
      I2 => DCT_1D_in_buf_col_0_address01,
      I3 => input_6_load_20_reg_14460,
      I4 => ap_CS_fsm_pp0_stage3,
      O => \ap_CS_fsm_reg[8]\(0)
    );
\ram_reg_bram_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888BBBBB888"
    )
        port map (
      I0 => ram_reg_bram_0_7(0),
      I1 => ram_reg_bram_0_8,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => input_6_load_20_reg_14460,
      I5 => ap_CS_fsm_pp0_stage1,
      O => \ap_CS_fsm_reg[2]_0\(0)
    );
\ram_reg_bram_0_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(12),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_36__5_n_0\,
      O => DINADIN(12)
    );
\ram_reg_bram_0_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(12),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_36__7_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(12),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_36__10_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB88B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(0),
      I1 => ram_reg_bram_0_8,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage3,
      O => \ap_CS_fsm_reg[8]_0\(0)
    );
\ram_reg_bram_0_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFEF0F0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => \^grp_dct_2d_fu_410_ap_start_reg_reg_0\,
      I3 => Q(2),
      I4 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm_reg[2]_2\(0)
    );
\ram_reg_bram_0_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(12),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(12),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_36__13_n_0\,
      O => ram_reg_bram_0_0(12)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBABBABABAAA"
    )
        port map (
      I0 => ram_reg_bram_0_3,
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_5,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => ram_reg_bram_0_6(0),
      O => ADDRBWRADDR(0)
    );
\ram_reg_bram_0_i_50__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(14),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(14),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(14),
      O => \ram_reg_bram_0_i_50__10_n_0\
    );
\ram_reg_bram_0_i_50__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(6),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(6),
      O => \ram_reg_bram_0_i_50__12_n_0\
    );
\ram_reg_bram_0_i_50__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(14),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(14),
      O => \ram_reg_bram_0_i_50__13_n_0\
    );
\ram_reg_bram_0_i_50__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(14),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(14),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(14),
      O => \ram_reg_bram_0_i_50__5_n_0\
    );
\ram_reg_bram_0_i_50__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(6),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(6),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(6),
      O => \ram_reg_bram_0_i_50__6_n_0\
    );
\ram_reg_bram_0_i_50__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(14),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(14),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(14),
      O => \ram_reg_bram_0_i_50__7_n_0\
    );
\ram_reg_bram_0_i_50__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(8),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(8),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(8),
      O => \ram_reg_bram_0_i_50__8_n_0\
    );
\ram_reg_bram_0_i_50__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(5),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(5),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(5),
      O => \ram_reg_bram_0_i_50__9_n_0\
    );
\ram_reg_bram_0_i_51__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(13),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(13),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(13),
      O => \ram_reg_bram_0_i_51__10_n_0\
    );
\ram_reg_bram_0_i_51__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(5),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(5),
      O => \ram_reg_bram_0_i_51__12_n_0\
    );
\ram_reg_bram_0_i_51__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(13),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(13),
      O => \ram_reg_bram_0_i_51__13_n_0\
    );
\ram_reg_bram_0_i_51__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(13),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(13),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(13),
      O => \ram_reg_bram_0_i_51__5_n_0\
    );
\ram_reg_bram_0_i_51__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(5),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(5),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(5),
      O => \ram_reg_bram_0_i_51__6_n_0\
    );
\ram_reg_bram_0_i_51__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(13),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(13),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(13),
      O => \ram_reg_bram_0_i_51__7_n_0\
    );
\ram_reg_bram_0_i_51__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(7),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(7),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(7),
      O => \ram_reg_bram_0_i_51__8_n_0\
    );
\ram_reg_bram_0_i_51__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(4),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(4),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(4),
      O => \ram_reg_bram_0_i_51__9_n_0\
    );
\ram_reg_bram_0_i_52__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(12),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(12),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(12),
      O => \ram_reg_bram_0_i_52__10_n_0\
    );
\ram_reg_bram_0_i_52__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(4),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(4),
      O => \ram_reg_bram_0_i_52__12_n_0\
    );
\ram_reg_bram_0_i_52__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(12),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(12),
      O => \ram_reg_bram_0_i_52__13_n_0\
    );
\ram_reg_bram_0_i_52__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(12),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(12),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(12),
      O => \ram_reg_bram_0_i_52__5_n_0\
    );
\ram_reg_bram_0_i_52__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(4),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(4),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(4),
      O => \ram_reg_bram_0_i_52__6_n_0\
    );
\ram_reg_bram_0_i_52__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(12),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(12),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(12),
      O => \ram_reg_bram_0_i_52__7_n_0\
    );
\ram_reg_bram_0_i_52__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(6),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(6),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(6),
      O => \ram_reg_bram_0_i_52__8_n_0\
    );
\ram_reg_bram_0_i_52__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(3),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(3),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(3),
      O => \ram_reg_bram_0_i_52__9_n_0\
    );
\ram_reg_bram_0_i_53__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(11),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(11),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(11),
      O => \ram_reg_bram_0_i_53__10_n_0\
    );
\ram_reg_bram_0_i_53__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(3),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(3),
      O => \ram_reg_bram_0_i_53__12_n_0\
    );
\ram_reg_bram_0_i_53__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(11),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(11),
      O => \ram_reg_bram_0_i_53__13_n_0\
    );
\ram_reg_bram_0_i_53__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(11),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(11),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(11),
      O => \ram_reg_bram_0_i_53__5_n_0\
    );
\ram_reg_bram_0_i_53__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(3),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(3),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(3),
      O => \ram_reg_bram_0_i_53__6_n_0\
    );
\ram_reg_bram_0_i_53__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(11),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(11),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(11),
      O => \ram_reg_bram_0_i_53__7_n_0\
    );
\ram_reg_bram_0_i_53__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(5),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(5),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(5),
      O => \ram_reg_bram_0_i_53__8_n_0\
    );
\ram_reg_bram_0_i_53__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(2),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(2),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(2),
      O => \ram_reg_bram_0_i_53__9_n_0\
    );
\ram_reg_bram_0_i_54__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(10),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(10),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(10),
      O => \ram_reg_bram_0_i_54__10_n_0\
    );
\ram_reg_bram_0_i_54__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(2),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(2),
      O => \ram_reg_bram_0_i_54__12_n_0\
    );
\ram_reg_bram_0_i_54__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(10),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(10),
      O => \ram_reg_bram_0_i_54__13_n_0\
    );
\ram_reg_bram_0_i_54__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(10),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(10),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(10),
      O => \ram_reg_bram_0_i_54__5_n_0\
    );
\ram_reg_bram_0_i_54__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(2),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(2),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(2),
      O => \ram_reg_bram_0_i_54__6_n_0\
    );
\ram_reg_bram_0_i_54__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(10),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(10),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(10),
      O => \ram_reg_bram_0_i_54__7_n_0\
    );
\ram_reg_bram_0_i_54__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(4),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(4),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(4),
      O => \ram_reg_bram_0_i_54__8_n_0\
    );
\ram_reg_bram_0_i_54__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(1),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(1),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(1),
      O => \ram_reg_bram_0_i_54__9_n_0\
    );
\ram_reg_bram_0_i_55__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(9),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(9),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(9),
      O => \ram_reg_bram_0_i_55__10_n_0\
    );
\ram_reg_bram_0_i_55__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(1),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(1),
      O => \ram_reg_bram_0_i_55__12_n_0\
    );
\ram_reg_bram_0_i_55__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(9),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(9),
      O => \ram_reg_bram_0_i_55__13_n_0\
    );
\ram_reg_bram_0_i_55__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(9),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(9),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(9),
      O => \ram_reg_bram_0_i_55__5_n_0\
    );
\ram_reg_bram_0_i_55__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(1),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(1),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(1),
      O => \ram_reg_bram_0_i_55__6_n_0\
    );
\ram_reg_bram_0_i_55__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(9),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(9),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(9),
      O => \ram_reg_bram_0_i_55__7_n_0\
    );
\ram_reg_bram_0_i_55__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(3),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(3),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(3),
      O => \ram_reg_bram_0_i_55__8_n_0\
    );
\ram_reg_bram_0_i_55__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(0),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => ram_reg_bram_0_13(0),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_14(0),
      O => \ram_reg_bram_0_i_55__9_n_0\
    );
\ram_reg_bram_0_i_56__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(8),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(8),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(8),
      O => \ram_reg_bram_0_i_56__10_n_0\
    );
\ram_reg_bram_0_i_56__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_20_reg_1446(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1042(0),
      O => \ram_reg_bram_0_i_56__12_n_0\
    );
\ram_reg_bram_0_i_56__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(8),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(8),
      O => \ram_reg_bram_0_i_56__13_n_0\
    );
\ram_reg_bram_0_i_56__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(8),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(8),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(8),
      O => \ram_reg_bram_0_i_56__5_n_0\
    );
\ram_reg_bram_0_i_56__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1042(0),
      I1 => input_6_load_20_reg_14460,
      I2 => ram_reg_bram_0_13(0),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_14(0),
      O => \ram_reg_bram_0_i_56__6_n_0\
    );
\ram_reg_bram_0_i_56__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(8),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(8),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(8),
      O => \ram_reg_bram_0_i_56__7_n_0\
    );
\ram_reg_bram_0_i_56__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(2),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(2),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(2),
      O => \ram_reg_bram_0_i_56__8_n_0\
    );
\ram_reg_bram_0_i_56__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(15),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(15),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(15),
      O => \ram_reg_bram_0_i_56__9_n_0\
    );
\ram_reg_bram_0_i_57__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(7),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(7),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(7),
      O => \ram_reg_bram_0_i_57__10_n_0\
    );
\ram_reg_bram_0_i_57__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(15),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(15),
      O => \ram_reg_bram_0_i_57__11_n_0\
    );
\ram_reg_bram_0_i_57__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(7),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(7),
      O => \ram_reg_bram_0_i_57__12_n_0\
    );
\ram_reg_bram_0_i_57__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(7),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(7),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(7),
      O => \ram_reg_bram_0_i_57__5_n_0\
    );
\ram_reg_bram_0_i_57__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(15),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(15),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(15),
      O => \ram_reg_bram_0_i_57__6_n_0\
    );
\ram_reg_bram_0_i_57__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(7),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(7),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(7),
      O => \ram_reg_bram_0_i_57__7_n_0\
    );
\ram_reg_bram_0_i_57__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(1),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(1),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(1),
      O => \ram_reg_bram_0_i_57__8_n_0\
    );
\ram_reg_bram_0_i_57__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(14),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(14),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(14),
      O => \ram_reg_bram_0_i_57__9_n_0\
    );
\ram_reg_bram_0_i_58__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(6),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(6),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(6),
      O => \ram_reg_bram_0_i_58__10_n_0\
    );
\ram_reg_bram_0_i_58__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(14),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(14),
      O => \ram_reg_bram_0_i_58__11_n_0\
    );
\ram_reg_bram_0_i_58__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(6),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(6),
      O => \ram_reg_bram_0_i_58__12_n_0\
    );
\ram_reg_bram_0_i_58__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(6),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(6),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(6),
      O => \ram_reg_bram_0_i_58__5_n_0\
    );
\ram_reg_bram_0_i_58__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(14),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(14),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(14),
      O => \ram_reg_bram_0_i_58__6_n_0\
    );
\ram_reg_bram_0_i_58__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(6),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(6),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(6),
      O => \ram_reg_bram_0_i_58__7_n_0\
    );
\ram_reg_bram_0_i_58__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1002(0),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => ram_reg_bram_0_13(0),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_14(0),
      O => \ram_reg_bram_0_i_58__8_n_0\
    );
\ram_reg_bram_0_i_58__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(13),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(13),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(13),
      O => \ram_reg_bram_0_i_58__9_n_0\
    );
\ram_reg_bram_0_i_59__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(5),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(5),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(5),
      O => \ram_reg_bram_0_i_59__10_n_0\
    );
\ram_reg_bram_0_i_59__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(13),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(13),
      O => \ram_reg_bram_0_i_59__11_n_0\
    );
\ram_reg_bram_0_i_59__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(5),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(5),
      O => \ram_reg_bram_0_i_59__12_n_0\
    );
\ram_reg_bram_0_i_59__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(5),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(5),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(5),
      O => \ram_reg_bram_0_i_59__5_n_0\
    );
\ram_reg_bram_0_i_59__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(13),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(13),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(13),
      O => \ram_reg_bram_0_i_59__6_n_0\
    );
\ram_reg_bram_0_i_59__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(5),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(5),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(5),
      O => \ram_reg_bram_0_i_59__7_n_0\
    );
\ram_reg_bram_0_i_59__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(15),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(15),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(15),
      O => \ram_reg_bram_0_i_59__8_n_0\
    );
\ram_reg_bram_0_i_59__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(12),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(12),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(12),
      O => \ram_reg_bram_0_i_59__9_n_0\
    );
\ram_reg_bram_0_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(11),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_37__10_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_5__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ram_reg_bram_0_i_39__10_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1,
      O => \^ap_cs_fsm_reg[2]_1\(1)
    );
\ram_reg_bram_0_i_5__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(11),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(11),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_37__13_n_0\,
      O => ram_reg_bram_0_0(11)
    );
\ram_reg_bram_0_i_5__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage3,
      O => \ap_CS_fsm_reg[2]_3\(1)
    );
\ram_reg_bram_0_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(11),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_37__5_n_0\,
      O => DINADIN(11)
    );
\ram_reg_bram_0_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(11),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_37__7_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => input_6_load_20_reg_14460,
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      O => \ap_CS_fsm_reg[0]_0\(1)
    );
\ram_reg_bram_0_i_60__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(4),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(4),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(4),
      O => \ram_reg_bram_0_i_60__10_n_0\
    );
\ram_reg_bram_0_i_60__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(12),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(12),
      O => \ram_reg_bram_0_i_60__11_n_0\
    );
\ram_reg_bram_0_i_60__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(4),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(4),
      O => \ram_reg_bram_0_i_60__12_n_0\
    );
\ram_reg_bram_0_i_60__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(4),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(4),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(4),
      O => \ram_reg_bram_0_i_60__5_n_0\
    );
\ram_reg_bram_0_i_60__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(12),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(12),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(12),
      O => \ram_reg_bram_0_i_60__6_n_0\
    );
\ram_reg_bram_0_i_60__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(4),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(4),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(4),
      O => \ram_reg_bram_0_i_60__7_n_0\
    );
\ram_reg_bram_0_i_60__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(14),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(14),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(14),
      O => \ram_reg_bram_0_i_60__8_n_0\
    );
\ram_reg_bram_0_i_60__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(11),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(11),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(11),
      O => \ram_reg_bram_0_i_60__9_n_0\
    );
\ram_reg_bram_0_i_61__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(3),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(3),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(3),
      O => \ram_reg_bram_0_i_61__10_n_0\
    );
\ram_reg_bram_0_i_61__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(11),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(11),
      O => \ram_reg_bram_0_i_61__11_n_0\
    );
\ram_reg_bram_0_i_61__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(3),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(3),
      O => \ram_reg_bram_0_i_61__12_n_0\
    );
\ram_reg_bram_0_i_61__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(3),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(3),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(3),
      O => \ram_reg_bram_0_i_61__5_n_0\
    );
\ram_reg_bram_0_i_61__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(11),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(11),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(11),
      O => \ram_reg_bram_0_i_61__6_n_0\
    );
\ram_reg_bram_0_i_61__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(3),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(3),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(3),
      O => \ram_reg_bram_0_i_61__7_n_0\
    );
\ram_reg_bram_0_i_61__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(13),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(13),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(13),
      O => \ram_reg_bram_0_i_61__8_n_0\
    );
\ram_reg_bram_0_i_61__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(10),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(10),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(10),
      O => \ram_reg_bram_0_i_61__9_n_0\
    );
\ram_reg_bram_0_i_62__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(2),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(2),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(2),
      O => \ram_reg_bram_0_i_62__10_n_0\
    );
\ram_reg_bram_0_i_62__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(10),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(10),
      O => \ram_reg_bram_0_i_62__11_n_0\
    );
\ram_reg_bram_0_i_62__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(2),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(2),
      O => \ram_reg_bram_0_i_62__12_n_0\
    );
\ram_reg_bram_0_i_62__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(2),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(2),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(2),
      O => \ram_reg_bram_0_i_62__5_n_0\
    );
\ram_reg_bram_0_i_62__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(10),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(10),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(10),
      O => \ram_reg_bram_0_i_62__6_n_0\
    );
\ram_reg_bram_0_i_62__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(2),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(2),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(2),
      O => \ram_reg_bram_0_i_62__7_n_0\
    );
\ram_reg_bram_0_i_62__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(12),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(12),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(12),
      O => \ram_reg_bram_0_i_62__8_n_0\
    );
\ram_reg_bram_0_i_62__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(9),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(9),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(9),
      O => \ram_reg_bram_0_i_62__9_n_0\
    );
\ram_reg_bram_0_i_63__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(1),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(1),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(1),
      O => \ram_reg_bram_0_i_63__10_n_0\
    );
\ram_reg_bram_0_i_63__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(9),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(9),
      O => \ram_reg_bram_0_i_63__11_n_0\
    );
\ram_reg_bram_0_i_63__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(1),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(1),
      O => \ram_reg_bram_0_i_63__12_n_0\
    );
\ram_reg_bram_0_i_63__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(1),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(1),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(1),
      O => \ram_reg_bram_0_i_63__5_n_0\
    );
\ram_reg_bram_0_i_63__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(9),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(9),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(9),
      O => \ram_reg_bram_0_i_63__6_n_0\
    );
\ram_reg_bram_0_i_63__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(1),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(1),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(1),
      O => \ram_reg_bram_0_i_63__7_n_0\
    );
\ram_reg_bram_0_i_63__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(11),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(11),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(11),
      O => \ram_reg_bram_0_i_63__8_n_0\
    );
\ram_reg_bram_0_i_63__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(8),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(8),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(8),
      O => \ram_reg_bram_0_i_63__9_n_0\
    );
\ram_reg_bram_0_i_64__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(0),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTADOUT(0),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_9(0),
      O => \ram_reg_bram_0_i_64__10_n_0\
    );
\ram_reg_bram_0_i_64__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(8),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(8),
      O => \ram_reg_bram_0_i_64__11_n_0\
    );
\ram_reg_bram_0_i_64__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_21_reg_1461(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1060(0),
      O => \ram_reg_bram_0_i_64__12_n_0\
    );
\ram_reg_bram_0_i_64__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1060(0),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTADOUT(0),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_9(0),
      O => \ram_reg_bram_0_i_64__5_n_0\
    );
\ram_reg_bram_0_i_64__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(8),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(8),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(8),
      O => \ram_reg_bram_0_i_64__6_n_0\
    );
\ram_reg_bram_0_i_64__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1036(0),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTADOUT(0),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_9(0),
      O => \ram_reg_bram_0_i_64__7_n_0\
    );
\ram_reg_bram_0_i_64__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(10),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(10),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(10),
      O => \ram_reg_bram_0_i_64__8_n_0\
    );
\ram_reg_bram_0_i_64__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(7),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(7),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(7),
      O => \ram_reg_bram_0_i_64__9_n_0\
    );
\ram_reg_bram_0_i_65__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(7),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(7),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(7),
      O => \ram_reg_bram_0_i_65__5_n_0\
    );
\ram_reg_bram_0_i_65__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(9),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(9),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(9),
      O => \ram_reg_bram_0_i_65__6_n_0\
    );
\ram_reg_bram_0_i_65__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(6),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(6),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(6),
      O => \ram_reg_bram_0_i_65__7_n_0\
    );
\ram_reg_bram_0_i_65__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(7),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(7),
      O => \ram_reg_bram_0_i_65__8_n_0\
    );
\ram_reg_bram_0_i_66__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(6),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(6),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(6),
      O => \ram_reg_bram_0_i_66__2_n_0\
    );
\ram_reg_bram_0_i_66__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(8),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(8),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(8),
      O => \ram_reg_bram_0_i_66__3_n_0\
    );
\ram_reg_bram_0_i_66__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(5),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(5),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(5),
      O => \ram_reg_bram_0_i_66__4_n_0\
    );
\ram_reg_bram_0_i_66__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(6),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(6),
      O => \ram_reg_bram_0_i_66__5_n_0\
    );
\ram_reg_bram_0_i_67__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(5),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(5),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(5),
      O => \ram_reg_bram_0_i_67__2_n_0\
    );
\ram_reg_bram_0_i_67__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(7),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(7),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(7),
      O => \ram_reg_bram_0_i_67__3_n_0\
    );
\ram_reg_bram_0_i_67__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(4),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(4),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(4),
      O => \ram_reg_bram_0_i_67__4_n_0\
    );
\ram_reg_bram_0_i_67__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(5),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(5),
      O => \ram_reg_bram_0_i_67__5_n_0\
    );
\ram_reg_bram_0_i_68__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(4),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(4),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(4),
      O => \ram_reg_bram_0_i_68__2_n_0\
    );
\ram_reg_bram_0_i_68__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(6),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(6),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(6),
      O => \ram_reg_bram_0_i_68__3_n_0\
    );
\ram_reg_bram_0_i_68__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(3),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(3),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(3),
      O => \ram_reg_bram_0_i_68__4_n_0\
    );
\ram_reg_bram_0_i_68__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(4),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(4),
      O => \ram_reg_bram_0_i_68__5_n_0\
    );
\ram_reg_bram_0_i_69__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(3),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(3),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(3),
      O => \ram_reg_bram_0_i_69__2_n_0\
    );
\ram_reg_bram_0_i_69__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(5),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(5),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(5),
      O => \ram_reg_bram_0_i_69__3_n_0\
    );
\ram_reg_bram_0_i_69__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(2),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(2),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(2),
      O => \ram_reg_bram_0_i_69__4_n_0\
    );
\ram_reg_bram_0_i_69__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(3),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(3),
      O => \ram_reg_bram_0_i_69__5_n_0\
    );
\ram_reg_bram_0_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => input_6_load_20_reg_14460,
      I3 => ap_CS_fsm_pp0_stage1,
      O => \^ap_cs_fsm_reg[2]_1\(0)
    );
\ram_reg_bram_0_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(10),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_38__10_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_6__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(10),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(10),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_38__13_n_0\,
      O => ram_reg_bram_0_0(10)
    );
\ram_reg_bram_0_i_6__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage3,
      O => \ap_CS_fsm_reg[2]_3\(0)
    );
\ram_reg_bram_0_i_6__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAEAAAAAA"
    )
        port map (
      I0 => \ram_reg_bram_0_i_39__10_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => input_6_load_20_reg_14460,
      I3 => grp_transpose_matrix_fu_800_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter0_reg_0,
      O => \ap_CS_fsm_reg[0]_0\(0)
    );
\ram_reg_bram_0_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(10),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_38__5_n_0\,
      O => DINADIN(10)
    );
\ram_reg_bram_0_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(10),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_38__7_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_6__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I1 => input_6_load_20_reg_14460,
      O => \^ap_enable_reg_pp0_iter0_reg_reg_1\(1)
    );
\ram_reg_bram_0_i_70__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(2),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(2),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(2),
      O => \ram_reg_bram_0_i_70__2_n_0\
    );
\ram_reg_bram_0_i_70__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(4),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(4),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(4),
      O => \ram_reg_bram_0_i_70__3_n_0\
    );
\ram_reg_bram_0_i_70__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(1),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(1),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(1),
      O => \ram_reg_bram_0_i_70__4_n_0\
    );
\ram_reg_bram_0_i_70__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(2),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(2),
      O => \ram_reg_bram_0_i_70__5_n_0\
    );
\ram_reg_bram_0_i_71__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(1),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(1),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(1),
      O => \ram_reg_bram_0_i_71__2_n_0\
    );
\ram_reg_bram_0_i_71__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(3),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(3),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(3),
      O => \ram_reg_bram_0_i_71__3_n_0\
    );
\ram_reg_bram_0_i_71__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(0),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => DOUTBDOUT(0),
      I3 => input_6_load_20_reg_14460,
      I4 => ram_reg_bram_0_12(0),
      O => \ram_reg_bram_0_i_71__4_n_0\
    );
\ram_reg_bram_0_i_71__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(1),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(1),
      O => \ram_reg_bram_0_i_71__5_n_0\
    );
\ram_reg_bram_0_i_72__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1048(0),
      I1 => input_6_load_20_reg_14460,
      I2 => DOUTBDOUT(0),
      I3 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I4 => ram_reg_bram_0_12(0),
      O => \ram_reg_bram_0_i_72__2_n_0\
    );
\ram_reg_bram_0_i_72__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(2),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(2),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(2),
      O => \ram_reg_bram_0_i_72__3_n_0\
    );
\ram_reg_bram_0_i_72__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_20_reg_1451(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1048(0),
      O => \ram_reg_bram_0_i_72__4_n_0\
    );
\ram_reg_bram_0_i_73__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(1),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(1),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(1),
      O => \ram_reg_bram_0_i_73__2_n_0\
    );
\ram_reg_bram_0_i_74__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1008(0),
      I1 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I2 => DOUTBDOUT(0),
      I3 => DCT_1D_in_buf_col_0_address01,
      I4 => ram_reg_bram_0_12(0),
      O => \ram_reg_bram_0_i_74__0_n_0\
    );
\ram_reg_bram_0_i_7__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => DCT_1D_in_buf_col_0_address01,
      I1 => input_6_load_20_reg_14460,
      I2 => ap_CS_fsm_pp0_stage3,
      O => \^ap_enable_reg_pp0_iter0_reg_reg_1\(0)
    );
\ram_reg_bram_0_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(15),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_40__9_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(9),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_39__9_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_7__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(9),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(9),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_39__13_n_0\,
      O => ram_reg_bram_0_0(9)
    );
\ram_reg_bram_0_i_7__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(15),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(15),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_41__13_n_0\,
      O => ram_reg_bram_0_2(15)
    );
\ram_reg_bram_0_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(9),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_39__6_n_0\,
      O => DINADIN(9)
    );
\ram_reg_bram_0_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(15),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_41__4_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_7__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(9),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_39__7_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_8__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(15),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_43__7_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(14),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_41__6_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(8),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_40__10_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_8__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(8),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(8),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_40__14_n_0\,
      O => ram_reg_bram_0_0(8)
    );
\ram_reg_bram_0_i_8__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(14),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(14),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_42__13_n_0\,
      O => ram_reg_bram_0_2(14)
    );
\ram_reg_bram_0_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(8),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_40__7_n_0\,
      O => DINADIN(8)
    );
\ram_reg_bram_0_i_8__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(14),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_42__5_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_8__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(8),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_40__8_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_9__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_reg_1146(14),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_44__7_n_0\,
      O => \input_6_load_reg_1146_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_9__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_18_reg_1346(13),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_42__7_n_0\,
      O => \input_6_load_18_reg_1346_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_9__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_6_load_19_reg_1356(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_41__7_n_0\,
      O => \input_6_load_19_reg_1356_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_9__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_10(7),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_11(7),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_41__14_n_0\,
      O => ram_reg_bram_0_0(7)
    );
\ram_reg_bram_0_i_9__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ram_reg_bram_0_13(13),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_14(13),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ram_reg_bram_0_i_43__13_n_0\,
      O => ram_reg_bram_0_2(13)
    );
\ram_reg_bram_0_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_17_reg_1256(7),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_41__3_n_0\,
      O => DINADIN(7)
    );
\ram_reg_bram_0_i_9__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_16_reg_1246(13),
      I1 => \ram_reg_bram_0_i_39__10_n_0\,
      I2 => \ram_reg_bram_0_i_43__5_n_0\,
      O => \input_6_load_16_reg_1246_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_9__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_6_load_15_reg_1156(7),
      I1 => input_6_load_20_reg_14460,
      I2 => \ram_reg_bram_0_i_41__5_n_0\,
      O => \input_6_load_15_reg_1156_reg[15]_0\(7)
    );
\reg_1002[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \input_6_load_18_reg_1346[15]_i_1_n_0\,
      I1 => grp_transpose_matrix_fu_800_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg_0,
      I4 => ap_CS_fsm_pp0_stage1,
      O => reg_10020
    );
\reg_1002_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(0),
      Q => reg_1002(0),
      R => '0'
    );
\reg_1002_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(10),
      Q => reg_1002(10),
      R => '0'
    );
\reg_1002_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(11),
      Q => reg_1002(11),
      R => '0'
    );
\reg_1002_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(12),
      Q => reg_1002(12),
      R => '0'
    );
\reg_1002_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(13),
      Q => reg_1002(13),
      R => '0'
    );
\reg_1002_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(14),
      Q => reg_1002(14),
      R => '0'
    );
\reg_1002_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(15),
      Q => reg_1002(15),
      R => '0'
    );
\reg_1002_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(1),
      Q => reg_1002(1),
      R => '0'
    );
\reg_1002_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(2),
      Q => reg_1002(2),
      R => '0'
    );
\reg_1002_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(3),
      Q => reg_1002(3),
      R => '0'
    );
\reg_1002_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(4),
      Q => reg_1002(4),
      R => '0'
    );
\reg_1002_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(5),
      Q => reg_1002(5),
      R => '0'
    );
\reg_1002_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(6),
      Q => reg_1002(6),
      R => '0'
    );
\reg_1002_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(7),
      Q => reg_1002(7),
      R => '0'
    );
\reg_1002_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(8),
      Q => reg_1002(8),
      R => '0'
    );
\reg_1002_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => D(9),
      Q => reg_1002(9),
      R => '0'
    );
\reg_1008_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(0),
      Q => reg_1008(0),
      R => '0'
    );
\reg_1008_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(10),
      Q => reg_1008(10),
      R => '0'
    );
\reg_1008_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(11),
      Q => reg_1008(11),
      R => '0'
    );
\reg_1008_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(12),
      Q => reg_1008(12),
      R => '0'
    );
\reg_1008_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(13),
      Q => reg_1008(13),
      R => '0'
    );
\reg_1008_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(14),
      Q => reg_1008(14),
      R => '0'
    );
\reg_1008_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(15),
      Q => reg_1008(15),
      R => '0'
    );
\reg_1008_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(1),
      Q => reg_1008(1),
      R => '0'
    );
\reg_1008_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(2),
      Q => reg_1008(2),
      R => '0'
    );
\reg_1008_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(3),
      Q => reg_1008(3),
      R => '0'
    );
\reg_1008_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(4),
      Q => reg_1008(4),
      R => '0'
    );
\reg_1008_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(5),
      Q => reg_1008(5),
      R => '0'
    );
\reg_1008_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(6),
      Q => reg_1008(6),
      R => '0'
    );
\reg_1008_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(7),
      Q => reg_1008(7),
      R => '0'
    );
\reg_1008_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(8),
      Q => reg_1008(8),
      R => '0'
    );
\reg_1008_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1008_reg[15]_0\(9),
      Q => reg_1008(9),
      R => '0'
    );
\reg_1030_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(0),
      Q => reg_1030(0),
      R => '0'
    );
\reg_1030_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(10),
      Q => reg_1030(10),
      R => '0'
    );
\reg_1030_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(11),
      Q => reg_1030(11),
      R => '0'
    );
\reg_1030_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(12),
      Q => reg_1030(12),
      R => '0'
    );
\reg_1030_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(13),
      Q => reg_1030(13),
      R => '0'
    );
\reg_1030_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(14),
      Q => reg_1030(14),
      R => '0'
    );
\reg_1030_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(15),
      Q => reg_1030(15),
      R => '0'
    );
\reg_1030_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(1),
      Q => reg_1030(1),
      R => '0'
    );
\reg_1030_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(2),
      Q => reg_1030(2),
      R => '0'
    );
\reg_1030_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(3),
      Q => reg_1030(3),
      R => '0'
    );
\reg_1030_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(4),
      Q => reg_1030(4),
      R => '0'
    );
\reg_1030_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(5),
      Q => reg_1030(5),
      R => '0'
    );
\reg_1030_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(6),
      Q => reg_1030(6),
      R => '0'
    );
\reg_1030_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(7),
      Q => reg_1030(7),
      R => '0'
    );
\reg_1030_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(8),
      Q => reg_1030(8),
      R => '0'
    );
\reg_1030_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1030_reg[15]_0\(9),
      Q => reg_1030(9),
      R => '0'
    );
\reg_1036_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(0),
      Q => reg_1036(0),
      R => '0'
    );
\reg_1036_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(10),
      Q => reg_1036(10),
      R => '0'
    );
\reg_1036_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(11),
      Q => reg_1036(11),
      R => '0'
    );
\reg_1036_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(12),
      Q => reg_1036(12),
      R => '0'
    );
\reg_1036_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(13),
      Q => reg_1036(13),
      R => '0'
    );
\reg_1036_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(14),
      Q => reg_1036(14),
      R => '0'
    );
\reg_1036_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(15),
      Q => reg_1036(15),
      R => '0'
    );
\reg_1036_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(1),
      Q => reg_1036(1),
      R => '0'
    );
\reg_1036_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(2),
      Q => reg_1036(2),
      R => '0'
    );
\reg_1036_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(3),
      Q => reg_1036(3),
      R => '0'
    );
\reg_1036_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(4),
      Q => reg_1036(4),
      R => '0'
    );
\reg_1036_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(5),
      Q => reg_1036(5),
      R => '0'
    );
\reg_1036_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(6),
      Q => reg_1036(6),
      R => '0'
    );
\reg_1036_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(7),
      Q => reg_1036(7),
      R => '0'
    );
\reg_1036_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(8),
      Q => reg_1036(8),
      R => '0'
    );
\reg_1036_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10020,
      D => \reg_1036_reg[15]_0\(9),
      Q => reg_1036(9),
      R => '0'
    );
\reg_1042[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => DCT_1D_in_buf_col_0_address01,
      I1 => input_6_load_20_reg_14460,
      O => reg_10420
    );
\reg_1042_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(0),
      Q => reg_1042(0),
      R => '0'
    );
\reg_1042_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(10),
      Q => reg_1042(10),
      R => '0'
    );
\reg_1042_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(11),
      Q => reg_1042(11),
      R => '0'
    );
\reg_1042_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(12),
      Q => reg_1042(12),
      R => '0'
    );
\reg_1042_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(13),
      Q => reg_1042(13),
      R => '0'
    );
\reg_1042_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(14),
      Q => reg_1042(14),
      R => '0'
    );
\reg_1042_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(15),
      Q => reg_1042(15),
      R => '0'
    );
\reg_1042_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(1),
      Q => reg_1042(1),
      R => '0'
    );
\reg_1042_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(2),
      Q => reg_1042(2),
      R => '0'
    );
\reg_1042_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(3),
      Q => reg_1042(3),
      R => '0'
    );
\reg_1042_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(4),
      Q => reg_1042(4),
      R => '0'
    );
\reg_1042_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(5),
      Q => reg_1042(5),
      R => '0'
    );
\reg_1042_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(6),
      Q => reg_1042(6),
      R => '0'
    );
\reg_1042_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(7),
      Q => reg_1042(7),
      R => '0'
    );
\reg_1042_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(8),
      Q => reg_1042(8),
      R => '0'
    );
\reg_1042_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => D(9),
      Q => reg_1042(9),
      R => '0'
    );
\reg_1048_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(0),
      Q => reg_1048(0),
      R => '0'
    );
\reg_1048_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(10),
      Q => reg_1048(10),
      R => '0'
    );
\reg_1048_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(11),
      Q => reg_1048(11),
      R => '0'
    );
\reg_1048_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(12),
      Q => reg_1048(12),
      R => '0'
    );
\reg_1048_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(13),
      Q => reg_1048(13),
      R => '0'
    );
\reg_1048_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(14),
      Q => reg_1048(14),
      R => '0'
    );
\reg_1048_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(15),
      Q => reg_1048(15),
      R => '0'
    );
\reg_1048_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(1),
      Q => reg_1048(1),
      R => '0'
    );
\reg_1048_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(2),
      Q => reg_1048(2),
      R => '0'
    );
\reg_1048_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(3),
      Q => reg_1048(3),
      R => '0'
    );
\reg_1048_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(4),
      Q => reg_1048(4),
      R => '0'
    );
\reg_1048_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(5),
      Q => reg_1048(5),
      R => '0'
    );
\reg_1048_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(6),
      Q => reg_1048(6),
      R => '0'
    );
\reg_1048_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(7),
      Q => reg_1048(7),
      R => '0'
    );
\reg_1048_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(8),
      Q => reg_1048(8),
      R => '0'
    );
\reg_1048_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1008_reg[15]_0\(9),
      Q => reg_1048(9),
      R => '0'
    );
\reg_1054_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(0),
      Q => reg_1054(0),
      R => '0'
    );
\reg_1054_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(10),
      Q => reg_1054(10),
      R => '0'
    );
\reg_1054_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(11),
      Q => reg_1054(11),
      R => '0'
    );
\reg_1054_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(12),
      Q => reg_1054(12),
      R => '0'
    );
\reg_1054_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(13),
      Q => reg_1054(13),
      R => '0'
    );
\reg_1054_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(14),
      Q => reg_1054(14),
      R => '0'
    );
\reg_1054_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(15),
      Q => reg_1054(15),
      R => '0'
    );
\reg_1054_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(1),
      Q => reg_1054(1),
      R => '0'
    );
\reg_1054_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(2),
      Q => reg_1054(2),
      R => '0'
    );
\reg_1054_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(3),
      Q => reg_1054(3),
      R => '0'
    );
\reg_1054_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(4),
      Q => reg_1054(4),
      R => '0'
    );
\reg_1054_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(5),
      Q => reg_1054(5),
      R => '0'
    );
\reg_1054_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(6),
      Q => reg_1054(6),
      R => '0'
    );
\reg_1054_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(7),
      Q => reg_1054(7),
      R => '0'
    );
\reg_1054_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(8),
      Q => reg_1054(8),
      R => '0'
    );
\reg_1054_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1030_reg[15]_0\(9),
      Q => reg_1054(9),
      R => '0'
    );
\reg_1060_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(0),
      Q => reg_1060(0),
      R => '0'
    );
\reg_1060_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(10),
      Q => reg_1060(10),
      R => '0'
    );
\reg_1060_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(11),
      Q => reg_1060(11),
      R => '0'
    );
\reg_1060_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(12),
      Q => reg_1060(12),
      R => '0'
    );
\reg_1060_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(13),
      Q => reg_1060(13),
      R => '0'
    );
\reg_1060_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(14),
      Q => reg_1060(14),
      R => '0'
    );
\reg_1060_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(15),
      Q => reg_1060(15),
      R => '0'
    );
\reg_1060_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(1),
      Q => reg_1060(1),
      R => '0'
    );
\reg_1060_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(2),
      Q => reg_1060(2),
      R => '0'
    );
\reg_1060_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(3),
      Q => reg_1060(3),
      R => '0'
    );
\reg_1060_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(4),
      Q => reg_1060(4),
      R => '0'
    );
\reg_1060_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(5),
      Q => reg_1060(5),
      R => '0'
    );
\reg_1060_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(6),
      Q => reg_1060(6),
      R => '0'
    );
\reg_1060_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(7),
      Q => reg_1060(7),
      R => '0'
    );
\reg_1060_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(8),
      Q => reg_1060(8),
      R => '0'
    );
\reg_1060_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_10420,
      D => \reg_1036_reg[15]_0\(9),
      Q => reg_1060(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_matrix_1 is
  port (
    DCT_1D_out_buf_col_1_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    input_2_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_3_address1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_buf_2d_6_we1 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \phi_ln111_1_reg_399_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[76]\ : out STD_LOGIC;
    output_buf_2d_0_ce0 : out STD_LOGIC;
    \phi_ln111_1_reg_399_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_buf_2d_2_we1 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_14_reg_1845_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_6_load_9_reg_1630_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_10_reg_1645_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_9_reg_1635_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \output_buf_2d_0_add_reg_651_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \phi_ln111_1_reg_399_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_buf_2d_4_we1 : out STD_LOGIC;
    \phi_ln111_1_reg_399_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_7_load_reg_1535_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_8_reg_1545_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1386_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1414_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \output_buf_2d_0_add_reg_651_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \input_7_load_11_reg_1735_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_12_reg_1745_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[4]_3\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_transpose_matrix_1_fu_764_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC;
    grp_transpose_matrix_1_fu_764_ap_start_reg_reg : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_9 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_10 : in STD_LOGIC;
    ram_reg_bram_0_11 : in STD_LOGIC;
    ram_reg_bram_0_12 : in STD_LOGIC;
    ram_reg_bram_0_13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1386_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_6_load_reg_1530_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1378_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1392_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_reg_1535_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1398_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1414_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_6_load_8_reg_1540_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1406_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1420_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_8_reg_1545_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_matrix_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_matrix_1 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[3]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_cs_fsm_reg[76]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal grp_DCT_2D_fu_410_output_1_we1 : STD_LOGIC;
  signal \^input_2_address1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^input_3_address1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal input_6_load_10_reg_1640 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_6_load_10_reg_16400 : STD_LOGIC;
  signal input_6_load_11_reg_1730 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_6_load_12_reg_1740 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_6_load_13_reg_1830 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_6_load_14_reg_1840 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_6_load_8_reg_1540 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_6_load_8_reg_15400 : STD_LOGIC;
  signal input_6_load_9_reg_1630 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_6_load_reg_1530 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_10_reg_1645 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_11_reg_1735 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_12_reg_1745 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_13_reg_1835 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_14_reg_1845 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_8_reg_1545 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_9_reg_1635 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_7_load_reg_1535 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^output_buf_2d_2_we1\ : STD_LOGIC;
  signal \^output_buf_2d_4_we1\ : STD_LOGIC;
  signal \^output_buf_2d_6_we1\ : STD_LOGIC;
  signal \q1[15]_i_2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__4_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_35__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_35__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_35__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_35__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_36__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_36__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_36__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_36__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_37__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_37__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_37__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_37__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_38__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_38__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_38__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_38__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_39__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_39__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_39__4_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_39__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_40__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_40__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_40__5_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_40__6_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__3_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_42_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__3_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_43_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__3_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_44_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_45_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_46_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_47_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_48_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__12_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_49_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_50_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_51_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_52__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_52_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_53__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_53_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_54__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_54_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_55__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_55_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__11_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_56__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_56_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_57__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_57_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_58__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_58_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_59__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_59_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_60__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_60_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_61__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_61_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_62__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_62_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_63__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_63_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__13_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__14_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_64__4_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_64_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_65__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_65__10_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_65__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_65__2_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_65__3_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_65__4_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_65__9_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_65_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_66__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_66__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_66__6_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_66_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_67__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_67__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_67__6_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_67_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_68__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_68__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_68__6_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_68_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_69__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_69__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_69__6_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_69_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_70__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_70__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_70__6_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_70_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_71__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_71__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_71__6_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_71_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_72__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_72__1_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_72__5_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_72_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_73__0_n_0\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_73__1_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_73_n_0 : STD_LOGIC;
  signal ram_reg_bram_0_i_74_n_0 : STD_LOGIC;
  signal ram_reg_bram_0_i_75_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_76__0_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_77_n_0 : STD_LOGIC;
  signal reg_1370 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1378 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1386 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_13860 : STD_LOGIC;
  signal reg_1392 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1398 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1406 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1414 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1420 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1426 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \reg_1426[15]_i_1_n_0\ : STD_LOGIC;
  signal reg_1432 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1438 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1444 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_reg_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \q1[15]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__8\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_22__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_33 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__14\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_35__13\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__12\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_37__12\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__12\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_39__12\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__5\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_40__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_40__13\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_40__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_40__4\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_41 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_41__10\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_41__11\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_41__12\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_42__11\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_42__12\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_43__11\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_43__12\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_44__11\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_44__12\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_45__11\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_45__12\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_46__11\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_46__12\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_47__11\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_47__12\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_48__11\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_48__12\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_49__11\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_49__12\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_50__11\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_51__11\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_52__11\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_53__11\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_54__11\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_55__11\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_56__11\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__4\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__5\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__2\ : label is "soft_lutpair76";
begin
  ADDRARDADDR(0) <= \^addrardaddr\(0);
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  \ap_CS_fsm_reg[0]_1\(0) <= \^ap_cs_fsm_reg[0]_1\(0);
  \ap_CS_fsm_reg[3]_0\(0) <= \^ap_cs_fsm_reg[3]_0\(0);
  \ap_CS_fsm_reg[3]_1\(0) <= \^ap_cs_fsm_reg[3]_1\(0);
  \ap_CS_fsm_reg[3]_2\(1 downto 0) <= \^ap_cs_fsm_reg[3]_2\(1 downto 0);
  \ap_CS_fsm_reg[76]\ <= \^ap_cs_fsm_reg[76]\;
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  input_2_address1(1 downto 0) <= \^input_2_address1\(1 downto 0);
  input_3_address1(0) <= \^input_3_address1\(0);
  output_buf_2d_2_we1 <= \^output_buf_2d_2_we1\;
  output_buf_2d_4_we1 <= \^output_buf_2d_4_we1\;
  output_buf_2d_6_we1 <= \^output_buf_2d_6_we1\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FDF0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter1_0,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \^input_3_address1\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter1_0,
      R => ap_rst
    );
grp_transpose_matrix_1_fu_764_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => grp_transpose_matrix_1_fu_764_ap_start_reg_reg,
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[3]_0\(0),
      I3 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      O => ap_enable_reg_pp0_iter1_reg_1
    );
\input_6_load_10_reg_1640_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(0),
      Q => input_6_load_10_reg_1640(0),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(10),
      Q => input_6_load_10_reg_1640(10),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(11),
      Q => input_6_load_10_reg_1640(11),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(12),
      Q => input_6_load_10_reg_1640(12),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(13),
      Q => input_6_load_10_reg_1640(13),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(14),
      Q => input_6_load_10_reg_1640(14),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(15),
      Q => input_6_load_10_reg_1640(15),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(1),
      Q => input_6_load_10_reg_1640(1),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(2),
      Q => input_6_load_10_reg_1640(2),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(3),
      Q => input_6_load_10_reg_1640(3),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(4),
      Q => input_6_load_10_reg_1640(4),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(5),
      Q => input_6_load_10_reg_1640(5),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(6),
      Q => input_6_load_10_reg_1640(6),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(7),
      Q => input_6_load_10_reg_1640(7),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(8),
      Q => input_6_load_10_reg_1640(8),
      R => '0'
    );
\input_6_load_10_reg_1640_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(9),
      Q => input_6_load_10_reg_1640(9),
      R => '0'
    );
\input_6_load_11_reg_1730[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      O => \^ap_cs_fsm_reg[3]_0\(0)
    );
\input_6_load_11_reg_1730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(0),
      Q => input_6_load_11_reg_1730(0),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(10),
      Q => input_6_load_11_reg_1730(10),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(11),
      Q => input_6_load_11_reg_1730(11),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(12),
      Q => input_6_load_11_reg_1730(12),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(13),
      Q => input_6_load_11_reg_1730(13),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(14),
      Q => input_6_load_11_reg_1730(14),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(15),
      Q => input_6_load_11_reg_1730(15),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(1),
      Q => input_6_load_11_reg_1730(1),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(2),
      Q => input_6_load_11_reg_1730(2),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(3),
      Q => input_6_load_11_reg_1730(3),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(4),
      Q => input_6_load_11_reg_1730(4),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(5),
      Q => input_6_load_11_reg_1730(5),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(6),
      Q => input_6_load_11_reg_1730(6),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(7),
      Q => input_6_load_11_reg_1730(7),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(8),
      Q => input_6_load_11_reg_1730(8),
      R => '0'
    );
\input_6_load_11_reg_1730_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(9),
      Q => input_6_load_11_reg_1730(9),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(0),
      Q => input_6_load_12_reg_1740(0),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(10),
      Q => input_6_load_12_reg_1740(10),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(11),
      Q => input_6_load_12_reg_1740(11),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(12),
      Q => input_6_load_12_reg_1740(12),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(13),
      Q => input_6_load_12_reg_1740(13),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(14),
      Q => input_6_load_12_reg_1740(14),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(15),
      Q => input_6_load_12_reg_1740(15),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(1),
      Q => input_6_load_12_reg_1740(1),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(2),
      Q => input_6_load_12_reg_1740(2),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(3),
      Q => input_6_load_12_reg_1740(3),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(4),
      Q => input_6_load_12_reg_1740(4),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(5),
      Q => input_6_load_12_reg_1740(5),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(6),
      Q => input_6_load_12_reg_1740(6),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(7),
      Q => input_6_load_12_reg_1740(7),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(8),
      Q => input_6_load_12_reg_1740(8),
      R => '0'
    );
\input_6_load_12_reg_1740_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(9),
      Q => input_6_load_12_reg_1740(9),
      R => '0'
    );
\input_6_load_13_reg_1830[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_0,
      O => \^ap_cs_fsm_reg[0]_1\(0)
    );
\input_6_load_13_reg_1830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(0),
      Q => input_6_load_13_reg_1830(0),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(10),
      Q => input_6_load_13_reg_1830(10),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(11),
      Q => input_6_load_13_reg_1830(11),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(12),
      Q => input_6_load_13_reg_1830(12),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(13),
      Q => input_6_load_13_reg_1830(13),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(14),
      Q => input_6_load_13_reg_1830(14),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(15),
      Q => input_6_load_13_reg_1830(15),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(1),
      Q => input_6_load_13_reg_1830(1),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(2),
      Q => input_6_load_13_reg_1830(2),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(3),
      Q => input_6_load_13_reg_1830(3),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(4),
      Q => input_6_load_13_reg_1830(4),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(5),
      Q => input_6_load_13_reg_1830(5),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(6),
      Q => input_6_load_13_reg_1830(6),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(7),
      Q => input_6_load_13_reg_1830(7),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(8),
      Q => input_6_load_13_reg_1830(8),
      R => '0'
    );
\input_6_load_13_reg_1830_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_reg_1530_reg[15]_0\(9),
      Q => input_6_load_13_reg_1830(9),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(0),
      Q => input_6_load_14_reg_1840(0),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(10),
      Q => input_6_load_14_reg_1840(10),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(11),
      Q => input_6_load_14_reg_1840(11),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(12),
      Q => input_6_load_14_reg_1840(12),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(13),
      Q => input_6_load_14_reg_1840(13),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(14),
      Q => input_6_load_14_reg_1840(14),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(15),
      Q => input_6_load_14_reg_1840(15),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(1),
      Q => input_6_load_14_reg_1840(1),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(2),
      Q => input_6_load_14_reg_1840(2),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(3),
      Q => input_6_load_14_reg_1840(3),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(4),
      Q => input_6_load_14_reg_1840(4),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(5),
      Q => input_6_load_14_reg_1840(5),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(6),
      Q => input_6_load_14_reg_1840(6),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(7),
      Q => input_6_load_14_reg_1840(7),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(8),
      Q => input_6_load_14_reg_1840(8),
      R => '0'
    );
\input_6_load_14_reg_1840_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_6_load_8_reg_1540_reg[15]_0\(9),
      Q => input_6_load_14_reg_1840(9),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(0),
      Q => input_6_load_8_reg_1540(0),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(10),
      Q => input_6_load_8_reg_1540(10),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(11),
      Q => input_6_load_8_reg_1540(11),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(12),
      Q => input_6_load_8_reg_1540(12),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(13),
      Q => input_6_load_8_reg_1540(13),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(14),
      Q => input_6_load_8_reg_1540(14),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(15),
      Q => input_6_load_8_reg_1540(15),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(1),
      Q => input_6_load_8_reg_1540(1),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(2),
      Q => input_6_load_8_reg_1540(2),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(3),
      Q => input_6_load_8_reg_1540(3),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(4),
      Q => input_6_load_8_reg_1540(4),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(5),
      Q => input_6_load_8_reg_1540(5),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(6),
      Q => input_6_load_8_reg_1540(6),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(7),
      Q => input_6_load_8_reg_1540(7),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(8),
      Q => input_6_load_8_reg_1540(8),
      R => '0'
    );
\input_6_load_8_reg_1540_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_8_reg_1540_reg[15]_0\(9),
      Q => input_6_load_8_reg_1540(9),
      R => '0'
    );
\input_6_load_9_reg_1630[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage2,
      O => input_6_load_10_reg_16400
    );
\input_6_load_9_reg_1630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(0),
      Q => input_6_load_9_reg_1630(0),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(10),
      Q => input_6_load_9_reg_1630(10),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(11),
      Q => input_6_load_9_reg_1630(11),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(12),
      Q => input_6_load_9_reg_1630(12),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(13),
      Q => input_6_load_9_reg_1630(13),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(14),
      Q => input_6_load_9_reg_1630(14),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(15),
      Q => input_6_load_9_reg_1630(15),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(1),
      Q => input_6_load_9_reg_1630(1),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(2),
      Q => input_6_load_9_reg_1630(2),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(3),
      Q => input_6_load_9_reg_1630(3),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(4),
      Q => input_6_load_9_reg_1630(4),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(5),
      Q => input_6_load_9_reg_1630(5),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(6),
      Q => input_6_load_9_reg_1630(6),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(7),
      Q => input_6_load_9_reg_1630(7),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(8),
      Q => input_6_load_9_reg_1630(8),
      R => '0'
    );
\input_6_load_9_reg_1630_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_6_load_reg_1530_reg[15]_0\(9),
      Q => input_6_load_9_reg_1630(9),
      R => '0'
    );
\input_6_load_reg_1530[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      O => input_6_load_8_reg_15400
    );
\input_6_load_reg_1530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(0),
      Q => input_6_load_reg_1530(0),
      R => '0'
    );
\input_6_load_reg_1530_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(10),
      Q => input_6_load_reg_1530(10),
      R => '0'
    );
\input_6_load_reg_1530_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(11),
      Q => input_6_load_reg_1530(11),
      R => '0'
    );
\input_6_load_reg_1530_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(12),
      Q => input_6_load_reg_1530(12),
      R => '0'
    );
\input_6_load_reg_1530_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(13),
      Q => input_6_load_reg_1530(13),
      R => '0'
    );
\input_6_load_reg_1530_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(14),
      Q => input_6_load_reg_1530(14),
      R => '0'
    );
\input_6_load_reg_1530_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(15),
      Q => input_6_load_reg_1530(15),
      R => '0'
    );
\input_6_load_reg_1530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(1),
      Q => input_6_load_reg_1530(1),
      R => '0'
    );
\input_6_load_reg_1530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(2),
      Q => input_6_load_reg_1530(2),
      R => '0'
    );
\input_6_load_reg_1530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(3),
      Q => input_6_load_reg_1530(3),
      R => '0'
    );
\input_6_load_reg_1530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(4),
      Q => input_6_load_reg_1530(4),
      R => '0'
    );
\input_6_load_reg_1530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(5),
      Q => input_6_load_reg_1530(5),
      R => '0'
    );
\input_6_load_reg_1530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(6),
      Q => input_6_load_reg_1530(6),
      R => '0'
    );
\input_6_load_reg_1530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(7),
      Q => input_6_load_reg_1530(7),
      R => '0'
    );
\input_6_load_reg_1530_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(8),
      Q => input_6_load_reg_1530(8),
      R => '0'
    );
\input_6_load_reg_1530_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_6_load_reg_1530_reg[15]_0\(9),
      Q => input_6_load_reg_1530(9),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(0),
      Q => input_7_load_10_reg_1645(0),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(10),
      Q => input_7_load_10_reg_1645(10),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(11),
      Q => input_7_load_10_reg_1645(11),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(12),
      Q => input_7_load_10_reg_1645(12),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(13),
      Q => input_7_load_10_reg_1645(13),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(14),
      Q => input_7_load_10_reg_1645(14),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(15),
      Q => input_7_load_10_reg_1645(15),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(1),
      Q => input_7_load_10_reg_1645(1),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(2),
      Q => input_7_load_10_reg_1645(2),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(3),
      Q => input_7_load_10_reg_1645(3),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(4),
      Q => input_7_load_10_reg_1645(4),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(5),
      Q => input_7_load_10_reg_1645(5),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(6),
      Q => input_7_load_10_reg_1645(6),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(7),
      Q => input_7_load_10_reg_1645(7),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(8),
      Q => input_7_load_10_reg_1645(8),
      R => '0'
    );
\input_7_load_10_reg_1645_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(9),
      Q => input_7_load_10_reg_1645(9),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(0),
      Q => input_7_load_11_reg_1735(0),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(10),
      Q => input_7_load_11_reg_1735(10),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(11),
      Q => input_7_load_11_reg_1735(11),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(12),
      Q => input_7_load_11_reg_1735(12),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(13),
      Q => input_7_load_11_reg_1735(13),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(14),
      Q => input_7_load_11_reg_1735(14),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(15),
      Q => input_7_load_11_reg_1735(15),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(1),
      Q => input_7_load_11_reg_1735(1),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(2),
      Q => input_7_load_11_reg_1735(2),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(3),
      Q => input_7_load_11_reg_1735(3),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(4),
      Q => input_7_load_11_reg_1735(4),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(5),
      Q => input_7_load_11_reg_1735(5),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(6),
      Q => input_7_load_11_reg_1735(6),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(7),
      Q => input_7_load_11_reg_1735(7),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(8),
      Q => input_7_load_11_reg_1735(8),
      R => '0'
    );
\input_7_load_11_reg_1735_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(9),
      Q => input_7_load_11_reg_1735(9),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(0),
      Q => input_7_load_12_reg_1745(0),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(10),
      Q => input_7_load_12_reg_1745(10),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(11),
      Q => input_7_load_12_reg_1745(11),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(12),
      Q => input_7_load_12_reg_1745(12),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(13),
      Q => input_7_load_12_reg_1745(13),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(14),
      Q => input_7_load_12_reg_1745(14),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(15),
      Q => input_7_load_12_reg_1745(15),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(1),
      Q => input_7_load_12_reg_1745(1),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(2),
      Q => input_7_load_12_reg_1745(2),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(3),
      Q => input_7_load_12_reg_1745(3),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(4),
      Q => input_7_load_12_reg_1745(4),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(5),
      Q => input_7_load_12_reg_1745(5),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(6),
      Q => input_7_load_12_reg_1745(6),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(7),
      Q => input_7_load_12_reg_1745(7),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(8),
      Q => input_7_load_12_reg_1745(8),
      R => '0'
    );
\input_7_load_12_reg_1745_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(9),
      Q => input_7_load_12_reg_1745(9),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(0),
      Q => input_7_load_13_reg_1835(0),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(10),
      Q => input_7_load_13_reg_1835(10),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(11),
      Q => input_7_load_13_reg_1835(11),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(12),
      Q => input_7_load_13_reg_1835(12),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(13),
      Q => input_7_load_13_reg_1835(13),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(14),
      Q => input_7_load_13_reg_1835(14),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(15),
      Q => input_7_load_13_reg_1835(15),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(1),
      Q => input_7_load_13_reg_1835(1),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(2),
      Q => input_7_load_13_reg_1835(2),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(3),
      Q => input_7_load_13_reg_1835(3),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(4),
      Q => input_7_load_13_reg_1835(4),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(5),
      Q => input_7_load_13_reg_1835(5),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(6),
      Q => input_7_load_13_reg_1835(6),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(7),
      Q => input_7_load_13_reg_1835(7),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(8),
      Q => input_7_load_13_reg_1835(8),
      R => '0'
    );
\input_7_load_13_reg_1835_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_reg_1535_reg[15]_1\(9),
      Q => input_7_load_13_reg_1835(9),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(0),
      Q => input_7_load_14_reg_1845(0),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(10),
      Q => input_7_load_14_reg_1845(10),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(11),
      Q => input_7_load_14_reg_1845(11),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(12),
      Q => input_7_load_14_reg_1845(12),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(13),
      Q => input_7_load_14_reg_1845(13),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(14),
      Q => input_7_load_14_reg_1845(14),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(15),
      Q => input_7_load_14_reg_1845(15),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(1),
      Q => input_7_load_14_reg_1845(1),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(2),
      Q => input_7_load_14_reg_1845(2),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(3),
      Q => input_7_load_14_reg_1845(3),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(4),
      Q => input_7_load_14_reg_1845(4),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(5),
      Q => input_7_load_14_reg_1845(5),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(6),
      Q => input_7_load_14_reg_1845(6),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(7),
      Q => input_7_load_14_reg_1845(7),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(8),
      Q => input_7_load_14_reg_1845(8),
      R => '0'
    );
\input_7_load_14_reg_1845_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_1\(0),
      D => \input_7_load_8_reg_1545_reg[15]_1\(9),
      Q => input_7_load_14_reg_1845(9),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(0),
      Q => input_7_load_8_reg_1545(0),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(10),
      Q => input_7_load_8_reg_1545(10),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(11),
      Q => input_7_load_8_reg_1545(11),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(12),
      Q => input_7_load_8_reg_1545(12),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(13),
      Q => input_7_load_8_reg_1545(13),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(14),
      Q => input_7_load_8_reg_1545(14),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(15),
      Q => input_7_load_8_reg_1545(15),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(1),
      Q => input_7_load_8_reg_1545(1),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(2),
      Q => input_7_load_8_reg_1545(2),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(3),
      Q => input_7_load_8_reg_1545(3),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(4),
      Q => input_7_load_8_reg_1545(4),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(5),
      Q => input_7_load_8_reg_1545(5),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(6),
      Q => input_7_load_8_reg_1545(6),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(7),
      Q => input_7_load_8_reg_1545(7),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(8),
      Q => input_7_load_8_reg_1545(8),
      R => '0'
    );
\input_7_load_8_reg_1545_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_8_reg_1545_reg[15]_1\(9),
      Q => input_7_load_8_reg_1545(9),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(0),
      Q => input_7_load_9_reg_1635(0),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(10),
      Q => input_7_load_9_reg_1635(10),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(11),
      Q => input_7_load_9_reg_1635(11),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(12),
      Q => input_7_load_9_reg_1635(12),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(13),
      Q => input_7_load_9_reg_1635(13),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(14),
      Q => input_7_load_9_reg_1635(14),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(15),
      Q => input_7_load_9_reg_1635(15),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(1),
      Q => input_7_load_9_reg_1635(1),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(2),
      Q => input_7_load_9_reg_1635(2),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(3),
      Q => input_7_load_9_reg_1635(3),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(4),
      Q => input_7_load_9_reg_1635(4),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(5),
      Q => input_7_load_9_reg_1635(5),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(6),
      Q => input_7_load_9_reg_1635(6),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(7),
      Q => input_7_load_9_reg_1635(7),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(8),
      Q => input_7_load_9_reg_1635(8),
      R => '0'
    );
\input_7_load_9_reg_1635_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_10_reg_16400,
      D => \input_7_load_reg_1535_reg[15]_1\(9),
      Q => input_7_load_9_reg_1635(9),
      R => '0'
    );
\input_7_load_reg_1535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(0),
      Q => input_7_load_reg_1535(0),
      R => '0'
    );
\input_7_load_reg_1535_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(10),
      Q => input_7_load_reg_1535(10),
      R => '0'
    );
\input_7_load_reg_1535_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(11),
      Q => input_7_load_reg_1535(11),
      R => '0'
    );
\input_7_load_reg_1535_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(12),
      Q => input_7_load_reg_1535(12),
      R => '0'
    );
\input_7_load_reg_1535_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(13),
      Q => input_7_load_reg_1535(13),
      R => '0'
    );
\input_7_load_reg_1535_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(14),
      Q => input_7_load_reg_1535(14),
      R => '0'
    );
\input_7_load_reg_1535_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(15),
      Q => input_7_load_reg_1535(15),
      R => '0'
    );
\input_7_load_reg_1535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(1),
      Q => input_7_load_reg_1535(1),
      R => '0'
    );
\input_7_load_reg_1535_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(2),
      Q => input_7_load_reg_1535(2),
      R => '0'
    );
\input_7_load_reg_1535_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(3),
      Q => input_7_load_reg_1535(3),
      R => '0'
    );
\input_7_load_reg_1535_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(4),
      Q => input_7_load_reg_1535(4),
      R => '0'
    );
\input_7_load_reg_1535_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(5),
      Q => input_7_load_reg_1535(5),
      R => '0'
    );
\input_7_load_reg_1535_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(6),
      Q => input_7_load_reg_1535(6),
      R => '0'
    );
\input_7_load_reg_1535_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(7),
      Q => input_7_load_reg_1535(7),
      R => '0'
    );
\input_7_load_reg_1535_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(8),
      Q => input_7_load_reg_1535(8),
      R => '0'
    );
\input_7_load_reg_1535_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_6_load_8_reg_15400,
      D => \input_7_load_reg_1535_reg[15]_1\(9),
      Q => input_7_load_reg_1535(9),
      R => '0'
    );
\q0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(0),
      I1 => \q0_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
\q1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA0000000000"
    )
        port map (
      I0 => \q1[15]_i_2_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I3 => Q(1),
      I4 => \q1_reg[0]_0\,
      I5 => grp_transpose_matrix_1_fu_764_ap_start_reg_reg,
      O => \^ap_cs_fsm_reg[0]_0\(0)
    );
\q1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I3 => \^input_3_address1\(0),
      I4 => ap_CS_fsm_pp0_stage1,
      O => \q1[15]_i_2_n_0\
    );
\ram_reg_0_7_0_0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      O => \^input_3_address1\(0)
    );
ram_reg_0_7_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^input_2_address1\(0),
      I1 => \q0_reg[0]\,
      I2 => \q1_reg[0]\(0),
      O => DCT_1D_out_buf_col_1_address0(0)
    );
ram_reg_0_7_0_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^input_2_address1\(1),
      I1 => \q0_reg[0]\,
      I2 => \q1_reg[0]\(1),
      O => DCT_1D_out_buf_col_1_address0(1)
    );
ram_reg_0_7_0_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage1,
      O => \^input_2_address1\(0)
    );
ram_reg_0_7_0_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      O => \^input_2_address1\(1)
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(12),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(12),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_44__11_n_0\,
      O => DINADIN(12)
    );
\ram_reg_bram_0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(6),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(6),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_43__12_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(6),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ram_reg_bram_0_i_43_n_0,
      O => \input_7_load_10_reg_1645_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(12),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_45__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(13),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(13),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_48__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_10__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(6),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(6),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_43__1_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_10__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(12),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_45__3_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_10__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(6),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_43__3_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(6)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(11),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(11),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_45__11_n_0\,
      O => DINADIN(11)
    );
\ram_reg_bram_0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(5),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(5),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_44__12_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(5),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ram_reg_bram_0_i_44_n_0,
      O => \input_7_load_10_reg_1645_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(11),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_46__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_11__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(12),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(12),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_49__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_11__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(5),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(5),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_44__1_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_11__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(11),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_46__3_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_11__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(5),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_44__3_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(5)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(10),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(10),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_46__11_n_0\,
      O => DINADIN(10)
    );
\ram_reg_bram_0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(4),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(4),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_45__12_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(4),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ram_reg_bram_0_i_45_n_0,
      O => \input_7_load_10_reg_1645_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(10),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_47__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_12__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(11),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(11),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_50__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_12__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(4),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(4),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_45__1_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_12__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(10),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_47__3_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_12__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(4),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_45__4_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(4)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(9),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(9),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_47__11_n_0\,
      O => DINADIN(9)
    );
\ram_reg_bram_0_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(3),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(3),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_46__12_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(3),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ram_reg_bram_0_i_46_n_0,
      O => \input_7_load_10_reg_1645_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(9),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_48__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(10),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(10),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_51__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_13__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(3),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(3),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_46__1_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(9),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_48__3_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_13__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(3),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_46__4_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(3)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(8),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(8),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_48__11_n_0\,
      O => DINADIN(8)
    );
\ram_reg_bram_0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(2),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(2),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_47__12_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(2),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ram_reg_bram_0_i_47_n_0,
      O => \input_7_load_10_reg_1645_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(8),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_49__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_14__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(9),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(9),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_52__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_14__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(2),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(2),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_47__1_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(8),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_49__3_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_14__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(2),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_47__4_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(2)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(7),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(7),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_49__11_n_0\,
      O => DINADIN(7)
    );
\ram_reg_bram_0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(1),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(1),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_48__12_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(1),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ram_reg_bram_0_i_48_n_0,
      O => \input_7_load_10_reg_1645_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(7),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_50__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_15__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(8),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(8),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_53__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_15__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(1),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(1),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_48__1_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_15__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(7),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_50__3_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_15__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(1),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_48__4_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(1)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(6),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(6),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_50__11_n_0\,
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(0),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_49__12_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(0),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ram_reg_bram_0_i_49_n_0,
      O => \input_7_load_10_reg_1645_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(6),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_51__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_16__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(7),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(7),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_54__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_16__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(0),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(0),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_49__1_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_16__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(6),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_51__3_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_16__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(0),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_49__4_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(0)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(5),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(5),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_51__11_n_0\,
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_50_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(15),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(15)
    );
\ram_reg_bram_0_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(5),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_52__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(6),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(6),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_55__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_17__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_50__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(15),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(15),
      O => \ap_CS_fsm_reg[4]_3\(15)
    );
\ram_reg_bram_0_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_50__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(15),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(15),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(5),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_52__3_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_17__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_50__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(15),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(15)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(4),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(4),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_52__11_n_0\,
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_51_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(14),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(14)
    );
\ram_reg_bram_0_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(4),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_53__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_18__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_51__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(14),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(14),
      O => \ap_CS_fsm_reg[4]_3\(14)
    );
\ram_reg_bram_0_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(5),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(5),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_56__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_18__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_51__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(14),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(14),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_18__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(4),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_53__3_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_18__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_51__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(14),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(14)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(3),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(3),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_53__11_n_0\,
      O => DINADIN(3)
    );
\ram_reg_bram_0_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_52_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(13),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(13)
    );
\ram_reg_bram_0_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(3),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_54__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_19__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_52__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(13),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(13),
      O => \ap_CS_fsm_reg[4]_3\(13)
    );
\ram_reg_bram_0_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(4),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(4),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_57__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_19__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_52__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(13),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(13),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_19__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(3),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_54__3_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_19__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_52__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(13),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(13)
    );
\ram_reg_bram_0_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(15),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(15),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_34__3_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(15),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_34__4_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(15),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(15),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_34__14_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(15),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_34__1_n_0\,
      O => \input_7_load_10_reg_1645_reg[15]_0\(15)
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(2),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(2),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_54__11_n_0\,
      O => DINADIN(2)
    );
\ram_reg_bram_0_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_53_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(12),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(12)
    );
\ram_reg_bram_0_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(2),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_55__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_20__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_53__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(12),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(12),
      O => \ap_CS_fsm_reg[4]_3\(12)
    );
\ram_reg_bram_0_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(3),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(3),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_58__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_20__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_53__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(12),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(12),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_20__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(2),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_55__3_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_20__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_53__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(12),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(12)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(1),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(1),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_55__11_n_0\,
      O => DINADIN(1)
    );
\ram_reg_bram_0_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_54_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(11),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(11)
    );
\ram_reg_bram_0_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(1),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_56__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_21__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_54__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(11),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(11),
      O => \ap_CS_fsm_reg[4]_3\(11)
    );
\ram_reg_bram_0_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(2),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(2),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_59__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_21__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_54__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(11),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(11),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_21__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(1),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_56__3_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_21__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_54__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(11),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(11)
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(0),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_56__11_n_0\,
      O => DINADIN(0)
    );
\ram_reg_bram_0_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_55_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(10),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(10)
    );
\ram_reg_bram_0_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(0),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_57__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_22__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_55__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(10),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(10),
      O => \ap_CS_fsm_reg[4]_3\(10)
    );
\ram_reg_bram_0_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(1),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(1),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_60__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_22__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_55__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(10),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(10),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_22__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(0),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_57__3_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_22__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_55__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(10),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(10)
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_56_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(9),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(9)
    );
\ram_reg_bram_0_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_58__0_n_0\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(15),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(0),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(0),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_61__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_23__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_57__13_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(15),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(15),
      O => \ap_CS_fsm_reg[4]_2\(15)
    );
\ram_reg_bram_0_i_23__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_56__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(9),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(9),
      O => \ap_CS_fsm_reg[4]_3\(9)
    );
\ram_reg_bram_0_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_56__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(9),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(9),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_23__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_58__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(15),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(15)
    );
\ram_reg_bram_0_i_23__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_56__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(9),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(9)
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_57_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(8),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(8)
    );
\ram_reg_bram_0_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_59__0_n_0\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(14),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_62__2_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(15),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(15),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_24__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_58__13_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(14),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(14),
      O => \ap_CS_fsm_reg[4]_2\(14)
    );
\ram_reg_bram_0_i_24__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_57__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(8),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(8),
      O => \ap_CS_fsm_reg[4]_3\(8)
    );
\ram_reg_bram_0_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_57__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(8),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(8),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_24__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_59__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(14),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(14)
    );
\ram_reg_bram_0_i_24__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_57__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(8),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(8)
    );
\ram_reg_bram_0_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_58_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(7),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(7)
    );
\ram_reg_bram_0_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_60__0_n_0\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(13),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_25__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_59__13_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(13),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(13),
      O => \ap_CS_fsm_reg[4]_2\(13)
    );
\ram_reg_bram_0_i_25__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_58__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(7),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(7),
      O => \ap_CS_fsm_reg[4]_3\(7)
    );
\ram_reg_bram_0_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_63__2_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(14),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(14),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_25__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_58__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(7),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(7),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_25__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_60__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(13),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(13)
    );
\ram_reg_bram_0_i_25__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_58__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(7),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(7)
    );
ram_reg_bram_0_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_59_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(6),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(6)
    );
\ram_reg_bram_0_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_61__0_n_0\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(12),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_64__2_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(13),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(13),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_26__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_60__13_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(12),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(12),
      O => \ap_CS_fsm_reg[4]_2\(12)
    );
\ram_reg_bram_0_i_26__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_59__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(6),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(6),
      O => \ap_CS_fsm_reg[4]_3\(6)
    );
\ram_reg_bram_0_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_59__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(6),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(6),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_26__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_61__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(12),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(12)
    );
\ram_reg_bram_0_i_26__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_59__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(6),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(6)
    );
\ram_reg_bram_0_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_60_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(5),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(5)
    );
\ram_reg_bram_0_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_62__0_n_0\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(11),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_27__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_61__13_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(11),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(11),
      O => \ap_CS_fsm_reg[4]_2\(11)
    );
\ram_reg_bram_0_i_27__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_60__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(5),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(5),
      O => \ap_CS_fsm_reg[4]_3\(5)
    );
\ram_reg_bram_0_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_65__2_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(12),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(12),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_27__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_60__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(5),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(5),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_27__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_62__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(11),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(11)
    );
\ram_reg_bram_0_i_27__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_60__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(5),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(5)
    );
\ram_reg_bram_0_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_61_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(4),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(4)
    );
\ram_reg_bram_0_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_63__0_n_0\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(10),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_28__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_62__13_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(10),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(10),
      O => \ap_CS_fsm_reg[4]_2\(10)
    );
\ram_reg_bram_0_i_28__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_61__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(4),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(4),
      O => \ap_CS_fsm_reg[4]_3\(4)
    );
\ram_reg_bram_0_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_66__0_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(11),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(11),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_28__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_61__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(4),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(4),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_28__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_63__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(10),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(10)
    );
\ram_reg_bram_0_i_28__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_61__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(4),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(4)
    );
ram_reg_bram_0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_62_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(3),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(3)
    );
\ram_reg_bram_0_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_64__0_n_0\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(9),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_67__0_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(10),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(10),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_29__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_63__13_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(9),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(9),
      O => \ap_CS_fsm_reg[4]_2\(9)
    );
\ram_reg_bram_0_i_29__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_62__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(3),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(3),
      O => \ap_CS_fsm_reg[4]_3\(3)
    );
\ram_reg_bram_0_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_62__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(3),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(3),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_29__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_64__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(9),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(9)
    );
\ram_reg_bram_0_i_29__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_62__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(3),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(3)
    );
\ram_reg_bram_0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \^ap_cs_fsm_reg[76]\,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0_3,
      O => output_buf_2d_0_ce0
    );
\ram_reg_bram_0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(14),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(14),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_35__13_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(14),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_35__0_n_0\,
      O => \input_7_load_10_reg_1645_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(14),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(14),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_35__2_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(14),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_35__3_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(14)
    );
ram_reg_bram_0_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_63_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(2),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(2)
    );
\ram_reg_bram_0_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_65__0_n_0\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(8),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_68__0_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(9),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(9),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_30__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_64__13_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(8),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(8),
      O => \ap_CS_fsm_reg[4]_2\(8)
    );
\ram_reg_bram_0_i_30__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_63__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(2),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(2),
      O => \ap_CS_fsm_reg[4]_3\(2)
    );
\ram_reg_bram_0_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_63__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(2),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(2),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_30__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_65__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(8),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(8)
    );
\ram_reg_bram_0_i_30__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_63__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(2),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(2)
    );
ram_reg_bram_0_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_64_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(1),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(1)
    );
\ram_reg_bram_0_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_66_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(7),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_69__0_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(8),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(8),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_31__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_65__9_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(7),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(7),
      O => \ap_CS_fsm_reg[4]_2\(7)
    );
\ram_reg_bram_0_i_31__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_64__14_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(1),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(1),
      O => \ap_CS_fsm_reg[4]_3\(1)
    );
\ram_reg_bram_0_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_64__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(1),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(1),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_31__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_66__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(7),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(7)
    );
\ram_reg_bram_0_i_31__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_64__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(1),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(1)
    );
ram_reg_bram_0_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_65_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_10_reg_1640(0),
      I3 => ram_reg_bram_0(0),
      O => DINBDIN(0)
    );
\ram_reg_bram_0_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_67_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(6),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_70__0_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(7),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(7),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_32__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_66__6_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(6),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(6),
      O => \ap_CS_fsm_reg[4]_2\(6)
    );
\ram_reg_bram_0_i_32__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_65__10_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_5(0),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1398(0),
      O => \ap_CS_fsm_reg[4]_3\(0)
    );
\ram_reg_bram_0_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_65__1_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1414(0),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_8_reg_1540(0),
      I5 => ram_reg_bram_0(0),
      O => \reg_1414_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_32__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_67__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(6),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(6)
    );
\ram_reg_bram_0_i_32__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_65__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_12_reg_1740(0),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_1\(0)
    );
ram_reg_bram_0_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^output_buf_2d_6_we1\,
      I1 => ram_reg_bram_0(0),
      I2 => ram_reg_bram_0_0(2),
      I3 => ram_reg_bram_0_0(0),
      I4 => ram_reg_bram_0_0(1),
      O => \ap_CS_fsm_reg[4]\(0)
    );
\ram_reg_bram_0_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[76]\,
      I1 => ram_reg_bram_0_0(1),
      I2 => ram_reg_bram_0(0),
      I3 => ram_reg_bram_0_0(2),
      I4 => ram_reg_bram_0_0(0),
      O => \phi_ln111_1_reg_399_reg[1]_0\(0)
    );
\ram_reg_bram_0_i_33__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \^output_buf_2d_2_we1\,
      I1 => ram_reg_bram_0(0),
      I2 => ram_reg_bram_0_0(2),
      I3 => ram_reg_bram_0_0(1),
      I4 => ram_reg_bram_0_0(0),
      O => \ap_CS_fsm_reg[4]_1\(0)
    );
\ram_reg_bram_0_i_33__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_67__6_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(5),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(5),
      O => \ap_CS_fsm_reg[4]_2\(5)
    );
\ram_reg_bram_0_i_33__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_68_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(5),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_33__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \^output_buf_2d_4_we1\,
      I1 => ram_reg_bram_0_0(1),
      I2 => ram_reg_bram_0_0(2),
      I3 => ram_reg_bram_0(0),
      I4 => ram_reg_bram_0_0(0),
      O => \phi_ln111_1_reg_399_reg[1]_2\(0)
    );
\ram_reg_bram_0_i_33__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_71__0_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(6),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(6),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_33__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_68__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(5),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(5)
    );
\ram_reg_bram_0_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_69_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(4),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_34__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(15),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(15),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(15),
      O => \ram_reg_bram_0_i_34__1_n_0\
    );
\ram_reg_bram_0_i_34__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(15),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(15),
      O => \ram_reg_bram_0_i_34__14_n_0\
    );
\ram_reg_bram_0_i_34__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_68__6_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(4),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(4),
      O => \ap_CS_fsm_reg[4]_2\(4)
    );
\ram_reg_bram_0_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_72__0_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(5),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(5),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_34__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(15),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(15),
      O => \ram_reg_bram_0_i_34__3_n_0\
    );
\ram_reg_bram_0_i_34__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(15),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(15),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(15),
      O => \ram_reg_bram_0_i_34__4_n_0\
    );
\ram_reg_bram_0_i_34__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_69__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(4),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(4)
    );
ram_reg_bram_0_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_70_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(3),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(14),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(14),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(14),
      O => \ram_reg_bram_0_i_35__0_n_0\
    );
\ram_reg_bram_0_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_73__0_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(4),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(4),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_35__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(14),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(14),
      O => \ram_reg_bram_0_i_35__13_n_0\
    );
\ram_reg_bram_0_i_35__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_69__6_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(3),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(3),
      O => \ap_CS_fsm_reg[4]_2\(3)
    );
\ram_reg_bram_0_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(14),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(14),
      O => \ram_reg_bram_0_i_35__2_n_0\
    );
\ram_reg_bram_0_i_35__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(14),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(14),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(14),
      O => \ram_reg_bram_0_i_35__3_n_0\
    );
\ram_reg_bram_0_i_35__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_70__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(3),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(3)
    );
ram_reg_bram_0_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_71_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(2),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(13),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(13),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(13),
      O => \ram_reg_bram_0_i_36__0_n_0\
    );
\ram_reg_bram_0_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_74_n_0,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(3),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(3),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_36__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(13),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(13),
      O => \ram_reg_bram_0_i_36__12_n_0\
    );
\ram_reg_bram_0_i_36__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_70__6_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(2),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(2),
      O => \ap_CS_fsm_reg[4]_2\(2)
    );
\ram_reg_bram_0_i_36__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(13),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(13),
      O => \ram_reg_bram_0_i_36__2_n_0\
    );
\ram_reg_bram_0_i_36__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(13),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(13),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(13),
      O => \ram_reg_bram_0_i_36__3_n_0\
    );
\ram_reg_bram_0_i_36__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_71__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(2),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(2)
    );
ram_reg_bram_0_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_72_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(1),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(12),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(12),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(12),
      O => \ram_reg_bram_0_i_37__0_n_0\
    );
\ram_reg_bram_0_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_75_n_0,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(2),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(2),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_37__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(12),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(12),
      O => \ram_reg_bram_0_i_37__12_n_0\
    );
\ram_reg_bram_0_i_37__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_71__6_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(1),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(1),
      O => \ap_CS_fsm_reg[4]_2\(1)
    );
\ram_reg_bram_0_i_37__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(12),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(12),
      O => \ram_reg_bram_0_i_37__2_n_0\
    );
\ram_reg_bram_0_i_37__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(12),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(12),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(12),
      O => \ram_reg_bram_0_i_37__3_n_0\
    );
\ram_reg_bram_0_i_37__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_72__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(1),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(1)
    );
ram_reg_bram_0_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_73_n_0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => input_6_load_9_reg_1630(0),
      I3 => ram_reg_bram_0(0),
      O => \input_6_load_9_reg_1630_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(11),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(11),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(11),
      O => \ram_reg_bram_0_i_38__0_n_0\
    );
\ram_reg_bram_0_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_bram_0_i_76__0_n_0\,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(1),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(1),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_38__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(11),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(11),
      O => \ram_reg_bram_0_i_38__12_n_0\
    );
\ram_reg_bram_0_i_38__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \ram_reg_bram_0_i_72__5_n_0\,
      I2 => \^input_3_address1\(0),
      I3 => ram_reg_bram_0_6(0),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => reg_1370(0),
      O => \ap_CS_fsm_reg[4]_2\(0)
    );
\ram_reg_bram_0_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(11),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(11),
      O => \ram_reg_bram_0_i_38__2_n_0\
    );
\ram_reg_bram_0_i_38__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(11),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(11),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(11),
      O => \ram_reg_bram_0_i_38__3_n_0\
    );
\ram_reg_bram_0_i_38__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_73__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => input_6_load_11_reg_1730(0),
      I4 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[2]_0\(0)
    );
ram_reg_bram_0_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \^input_3_address1\(0),
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_0,
      I4 => ram_reg_bram_0_1,
      O => \^output_buf_2d_6_we1\
    );
\ram_reg_bram_0_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFEEE0000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_1\(0),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^input_2_address1\(1),
      I4 => ram_reg_bram_0_4,
      I5 => ram_reg_bram_0(5),
      O => \^output_buf_2d_2_we1\
    );
\ram_reg_bram_0_i_39__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(10),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(10),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(10),
      O => \ram_reg_bram_0_i_39__1_n_0\
    );
\ram_reg_bram_0_i_39__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(10),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(10),
      O => \ram_reg_bram_0_i_39__12_n_0\
    );
\ram_reg_bram_0_i_39__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFE0000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => \ram_reg_bram_0_i_41__10_n_0\,
      I2 => \^ap_cs_fsm_reg[3]_0\(0),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_12,
      I5 => ram_reg_bram_0(3),
      O => \^output_buf_2d_4_we1\
    );
\ram_reg_bram_0_i_39__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0_i_77_n_0,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => reg_1386(0),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => input_6_load_reg_1530(0),
      I5 => ram_reg_bram_0(0),
      O => \reg_1386_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_39__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(10),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(10),
      O => \ram_reg_bram_0_i_39__4_n_0\
    );
\ram_reg_bram_0_i_39__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(10),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(10),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(10),
      O => \ram_reg_bram_0_i_39__5_n_0\
    );
\ram_reg_bram_0_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0EFE0EFE0"
    )
        port map (
      I0 => ram_reg_bram_0_13(1),
      I1 => ram_reg_bram_0_13(0),
      I2 => ram_reg_bram_0_2,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => ap_enable_reg_pp0_iter1_0,
      O => \^ap_cs_fsm_reg[3]_2\(1)
    );
\ram_reg_bram_0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(13),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(13),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_36__12_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(13),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_36__0_n_0\,
      O => \input_7_load_10_reg_1645_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(13),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(13),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_36__2_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(13),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_36__3_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => \^output_buf_2d_6_we1\,
      I1 => ram_reg_bram_0(0),
      I2 => ram_reg_bram_0_0(2),
      I3 => ram_reg_bram_0_0(1),
      I4 => ram_reg_bram_0_0(0),
      O => WEBWE(0)
    );
\ram_reg_bram_0_i_40__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => grp_DCT_2D_fu_410_output_1_we1,
      I1 => ram_reg_bram_0(4),
      I2 => ram_reg_bram_0(3),
      I3 => ram_reg_bram_0(2),
      I4 => ram_reg_bram_0(1),
      O => \^ap_cs_fsm_reg[76]\
    );
\ram_reg_bram_0_i_40__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(9),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(9),
      O => \ram_reg_bram_0_i_40__13_n_0\
    );
\ram_reg_bram_0_i_40__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \^output_buf_2d_2_we1\,
      I1 => ram_reg_bram_0(0),
      I2 => ram_reg_bram_0_0(2),
      I3 => ram_reg_bram_0_0(1),
      I4 => ram_reg_bram_0_0(0),
      O => \ap_CS_fsm_reg[4]_0\(0)
    );
\ram_reg_bram_0_i_40__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(9),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(9),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(9),
      O => \ram_reg_bram_0_i_40__3_n_0\
    );
\ram_reg_bram_0_i_40__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => \^output_buf_2d_4_we1\,
      I1 => ram_reg_bram_0_0(1),
      I2 => ram_reg_bram_0_0(2),
      I3 => ram_reg_bram_0(0),
      I4 => ram_reg_bram_0_0(0),
      O => \phi_ln111_1_reg_399_reg[1]_1\(0)
    );
\ram_reg_bram_0_i_40__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(9),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(9),
      O => \ram_reg_bram_0_i_40__5_n_0\
    );
\ram_reg_bram_0_i_40__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(9),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(9),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(9),
      O => \ram_reg_bram_0_i_40__6_n_0\
    );
ram_reg_bram_0_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[76]\,
      I1 => ram_reg_bram_0_0(1),
      I2 => ram_reg_bram_0(0),
      I3 => ram_reg_bram_0_0(2),
      I4 => ram_reg_bram_0_0(0),
      O => \phi_ln111_1_reg_399_reg[1]\(0)
    );
\ram_reg_bram_0_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(8),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(8),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(8),
      O => \ram_reg_bram_0_i_41__0_n_0\
    );
\ram_reg_bram_0_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(8),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(8),
      O => \ram_reg_bram_0_i_41__1_n_0\
    );
\ram_reg_bram_0_i_41__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_CS_fsm_pp0_stage2,
      O => \ram_reg_bram_0_i_41__10_n_0\
    );
\ram_reg_bram_0_i_41__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(15),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(15),
      O => \ram_reg_bram_0_i_41__11_n_0\
    );
\ram_reg_bram_0_i_41__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(8),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(8),
      O => \ram_reg_bram_0_i_41__12_n_0\
    );
\ram_reg_bram_0_i_41__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(8),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(8),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(8),
      O => \ram_reg_bram_0_i_41__2_n_0\
    );
\ram_reg_bram_0_i_41__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_CS_fsm_pp0_stage1,
      O => \^ap_enable_reg_pp0_iter1_reg_0\
    );
ram_reg_bram_0_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(7),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(7),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(7),
      O => ram_reg_bram_0_i_42_n_0
    );
\ram_reg_bram_0_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(15),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(15),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(15),
      O => \ram_reg_bram_0_i_42__0_n_0\
    );
\ram_reg_bram_0_i_42__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(7),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(7),
      O => \ram_reg_bram_0_i_42__1_n_0\
    );
\ram_reg_bram_0_i_42__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(14),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(14),
      O => \ram_reg_bram_0_i_42__11_n_0\
    );
\ram_reg_bram_0_i_42__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(7),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(7),
      O => \ram_reg_bram_0_i_42__12_n_0\
    );
\ram_reg_bram_0_i_42__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(15),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(15),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(15),
      O => \ram_reg_bram_0_i_42__2_n_0\
    );
\ram_reg_bram_0_i_42__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(7),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(7),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(7),
      O => \ram_reg_bram_0_i_42__3_n_0\
    );
ram_reg_bram_0_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(6),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(6),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(6),
      O => ram_reg_bram_0_i_43_n_0
    );
\ram_reg_bram_0_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(14),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(14),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(14),
      O => \ram_reg_bram_0_i_43__0_n_0\
    );
\ram_reg_bram_0_i_43__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(6),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(6),
      O => \ram_reg_bram_0_i_43__1_n_0\
    );
\ram_reg_bram_0_i_43__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(13),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(13),
      O => \ram_reg_bram_0_i_43__11_n_0\
    );
\ram_reg_bram_0_i_43__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(6),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(6),
      O => \ram_reg_bram_0_i_43__12_n_0\
    );
\ram_reg_bram_0_i_43__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(14),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(14),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(14),
      O => \ram_reg_bram_0_i_43__2_n_0\
    );
\ram_reg_bram_0_i_43__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(6),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(6),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(6),
      O => \ram_reg_bram_0_i_43__3_n_0\
    );
ram_reg_bram_0_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(5),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(5),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(5),
      O => ram_reg_bram_0_i_44_n_0
    );
\ram_reg_bram_0_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(13),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(13),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(13),
      O => \ram_reg_bram_0_i_44__0_n_0\
    );
\ram_reg_bram_0_i_44__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(5),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(5),
      O => \ram_reg_bram_0_i_44__1_n_0\
    );
\ram_reg_bram_0_i_44__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(12),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(12),
      O => \ram_reg_bram_0_i_44__11_n_0\
    );
\ram_reg_bram_0_i_44__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(5),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(5),
      O => \ram_reg_bram_0_i_44__12_n_0\
    );
\ram_reg_bram_0_i_44__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(13),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(13),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(13),
      O => \ram_reg_bram_0_i_44__2_n_0\
    );
\ram_reg_bram_0_i_44__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(5),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(5),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(5),
      O => \ram_reg_bram_0_i_44__3_n_0\
    );
ram_reg_bram_0_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(4),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(4),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(4),
      O => ram_reg_bram_0_i_45_n_0
    );
\ram_reg_bram_0_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(12),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(12),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(12),
      O => \ram_reg_bram_0_i_45__0_n_0\
    );
\ram_reg_bram_0_i_45__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(4),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(4),
      O => \ram_reg_bram_0_i_45__1_n_0\
    );
\ram_reg_bram_0_i_45__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(11),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(11),
      O => \ram_reg_bram_0_i_45__11_n_0\
    );
\ram_reg_bram_0_i_45__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(4),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(4),
      O => \ram_reg_bram_0_i_45__12_n_0\
    );
\ram_reg_bram_0_i_45__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      O => \ram_reg_bram_0_i_45__2_n_0\
    );
\ram_reg_bram_0_i_45__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(12),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(12),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(12),
      O => \ram_reg_bram_0_i_45__3_n_0\
    );
\ram_reg_bram_0_i_45__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(4),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(4),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(4),
      O => \ram_reg_bram_0_i_45__4_n_0\
    );
ram_reg_bram_0_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(3),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(3),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(3),
      O => ram_reg_bram_0_i_46_n_0
    );
\ram_reg_bram_0_i_46__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(11),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(11),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(11),
      O => \ram_reg_bram_0_i_46__0_n_0\
    );
\ram_reg_bram_0_i_46__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(3),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(3),
      O => \ram_reg_bram_0_i_46__1_n_0\
    );
\ram_reg_bram_0_i_46__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(10),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(10),
      O => \ram_reg_bram_0_i_46__11_n_0\
    );
\ram_reg_bram_0_i_46__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(3),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(3),
      O => \ram_reg_bram_0_i_46__12_n_0\
    );
\ram_reg_bram_0_i_46__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(15),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(15),
      O => \ram_reg_bram_0_i_46__2_n_0\
    );
\ram_reg_bram_0_i_46__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(11),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(11),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(11),
      O => \ram_reg_bram_0_i_46__3_n_0\
    );
\ram_reg_bram_0_i_46__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(3),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(3),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(3),
      O => \ram_reg_bram_0_i_46__4_n_0\
    );
ram_reg_bram_0_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(2),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(2),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(2),
      O => ram_reg_bram_0_i_47_n_0
    );
\ram_reg_bram_0_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(10),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(10),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(10),
      O => \ram_reg_bram_0_i_47__0_n_0\
    );
\ram_reg_bram_0_i_47__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(2),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(2),
      O => \ram_reg_bram_0_i_47__1_n_0\
    );
\ram_reg_bram_0_i_47__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(9),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(9),
      O => \ram_reg_bram_0_i_47__11_n_0\
    );
\ram_reg_bram_0_i_47__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(2),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(2),
      O => \ram_reg_bram_0_i_47__12_n_0\
    );
\ram_reg_bram_0_i_47__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(14),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(14),
      O => \ram_reg_bram_0_i_47__2_n_0\
    );
\ram_reg_bram_0_i_47__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(10),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(10),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(10),
      O => \ram_reg_bram_0_i_47__3_n_0\
    );
\ram_reg_bram_0_i_47__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(2),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(2),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(2),
      O => \ram_reg_bram_0_i_47__4_n_0\
    );
ram_reg_bram_0_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(1),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(1),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(1),
      O => ram_reg_bram_0_i_48_n_0
    );
\ram_reg_bram_0_i_48__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(9),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(9),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(9),
      O => \ram_reg_bram_0_i_48__0_n_0\
    );
\ram_reg_bram_0_i_48__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(1),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(1),
      O => \ram_reg_bram_0_i_48__1_n_0\
    );
\ram_reg_bram_0_i_48__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(8),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(8),
      O => \ram_reg_bram_0_i_48__11_n_0\
    );
\ram_reg_bram_0_i_48__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(1),
      O => \ram_reg_bram_0_i_48__12_n_0\
    );
\ram_reg_bram_0_i_48__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(13),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(13),
      O => \ram_reg_bram_0_i_48__2_n_0\
    );
\ram_reg_bram_0_i_48__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(9),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(9),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(9),
      O => \ram_reg_bram_0_i_48__3_n_0\
    );
\ram_reg_bram_0_i_48__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(1),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(1),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(1),
      O => \ram_reg_bram_0_i_48__4_n_0\
    );
ram_reg_bram_0_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1444(0),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1406(0),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_7(0),
      O => ram_reg_bram_0_i_49_n_0
    );
\ram_reg_bram_0_i_49__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(8),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(8),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(8),
      O => \ram_reg_bram_0_i_49__0_n_0\
    );
\ram_reg_bram_0_i_49__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_7(0),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1406(0),
      O => \ram_reg_bram_0_i_49__1_n_0\
    );
\ram_reg_bram_0_i_49__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(7),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(7),
      O => \ram_reg_bram_0_i_49__11_n_0\
    );
\ram_reg_bram_0_i_49__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1406(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_7(0),
      O => \ram_reg_bram_0_i_49__12_n_0\
    );
\ram_reg_bram_0_i_49__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(12),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(12),
      O => \ram_reg_bram_0_i_49__2_n_0\
    );
\ram_reg_bram_0_i_49__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(8),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(8),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(8),
      O => \ram_reg_bram_0_i_49__3_n_0\
    );
\ram_reg_bram_0_i_49__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1420(0),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1406(0),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_7(0),
      O => \ram_reg_bram_0_i_49__4_n_0\
    );
\ram_reg_bram_0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(12),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(12),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_37__12_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(12),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_37__0_n_0\,
      O => \input_7_load_10_reg_1645_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BBB8"
    )
        port map (
      I0 => ram_reg_bram_0_10,
      I1 => ram_reg_bram_0_2,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \^ap_cs_fsm_reg[0]_1\(0),
      O => \^addrardaddr\(0)
    );
\ram_reg_bram_0_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(12),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(12),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_37__2_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => ram_reg_bram_0_10,
      I1 => ram_reg_bram_0_2,
      I2 => \^ap_cs_fsm_reg[0]_1\(0),
      I3 => \ram_reg_bram_0_i_45__2_n_0\,
      I4 => ap_CS_fsm_pp0_stage3,
      O => \^ap_cs_fsm_reg[3]_1\(0)
    );
\ram_reg_bram_0_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB888B888"
    )
        port map (
      I0 => ram_reg_bram_0_10,
      I1 => ram_reg_bram_0_2,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_enable_reg_pp0_iter1_0,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \^ap_cs_fsm_reg[0]_1\(0),
      O => \^ap_cs_fsm_reg[3]_2\(0)
    );
\ram_reg_bram_0_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(12),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_37__3_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(12)
    );
ram_reg_bram_0_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(15),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(15),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(15),
      O => ram_reg_bram_0_i_50_n_0
    );
\ram_reg_bram_0_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(7),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(7),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(7),
      O => \ram_reg_bram_0_i_50__0_n_0\
    );
\ram_reg_bram_0_i_50__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(15),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(15),
      O => \ram_reg_bram_0_i_50__1_n_0\
    );
\ram_reg_bram_0_i_50__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(6),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(6),
      O => \ram_reg_bram_0_i_50__11_n_0\
    );
\ram_reg_bram_0_i_50__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(15),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(15),
      O => \ram_reg_bram_0_i_50__14_n_0\
    );
\ram_reg_bram_0_i_50__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(11),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(11),
      O => \ram_reg_bram_0_i_50__2_n_0\
    );
\ram_reg_bram_0_i_50__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(7),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(7),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(7),
      O => \ram_reg_bram_0_i_50__3_n_0\
    );
\ram_reg_bram_0_i_50__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(15),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(15),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(15),
      O => \ram_reg_bram_0_i_50__4_n_0\
    );
ram_reg_bram_0_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(14),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(14),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(14),
      O => ram_reg_bram_0_i_51_n_0
    );
\ram_reg_bram_0_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(6),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(6),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(6),
      O => \ram_reg_bram_0_i_51__0_n_0\
    );
\ram_reg_bram_0_i_51__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(14),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(14),
      O => \ram_reg_bram_0_i_51__1_n_0\
    );
\ram_reg_bram_0_i_51__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(5),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(5),
      O => \ram_reg_bram_0_i_51__11_n_0\
    );
\ram_reg_bram_0_i_51__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(14),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(14),
      O => \ram_reg_bram_0_i_51__14_n_0\
    );
\ram_reg_bram_0_i_51__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(10),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(10),
      O => \ram_reg_bram_0_i_51__2_n_0\
    );
\ram_reg_bram_0_i_51__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(6),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(6),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(6),
      O => \ram_reg_bram_0_i_51__3_n_0\
    );
\ram_reg_bram_0_i_51__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(14),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(14),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(14),
      O => \ram_reg_bram_0_i_51__4_n_0\
    );
ram_reg_bram_0_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(13),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(13),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(13),
      O => ram_reg_bram_0_i_52_n_0
    );
\ram_reg_bram_0_i_52__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(5),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(5),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(5),
      O => \ram_reg_bram_0_i_52__0_n_0\
    );
\ram_reg_bram_0_i_52__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(13),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(13),
      O => \ram_reg_bram_0_i_52__1_n_0\
    );
\ram_reg_bram_0_i_52__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(4),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(4),
      O => \ram_reg_bram_0_i_52__11_n_0\
    );
\ram_reg_bram_0_i_52__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(13),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(13),
      O => \ram_reg_bram_0_i_52__14_n_0\
    );
\ram_reg_bram_0_i_52__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(9),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(9),
      O => \ram_reg_bram_0_i_52__2_n_0\
    );
\ram_reg_bram_0_i_52__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(5),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(5),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(5),
      O => \ram_reg_bram_0_i_52__3_n_0\
    );
\ram_reg_bram_0_i_52__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(13),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(13),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(13),
      O => \ram_reg_bram_0_i_52__4_n_0\
    );
ram_reg_bram_0_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(12),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(12),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(12),
      O => ram_reg_bram_0_i_53_n_0
    );
\ram_reg_bram_0_i_53__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(4),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(4),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(4),
      O => \ram_reg_bram_0_i_53__0_n_0\
    );
\ram_reg_bram_0_i_53__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(12),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(12),
      O => \ram_reg_bram_0_i_53__1_n_0\
    );
\ram_reg_bram_0_i_53__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(3),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(3),
      O => \ram_reg_bram_0_i_53__11_n_0\
    );
\ram_reg_bram_0_i_53__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(12),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(12),
      O => \ram_reg_bram_0_i_53__14_n_0\
    );
\ram_reg_bram_0_i_53__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(8),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(8),
      O => \ram_reg_bram_0_i_53__2_n_0\
    );
\ram_reg_bram_0_i_53__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(4),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(4),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(4),
      O => \ram_reg_bram_0_i_53__3_n_0\
    );
\ram_reg_bram_0_i_53__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(12),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(12),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(12),
      O => \ram_reg_bram_0_i_53__4_n_0\
    );
ram_reg_bram_0_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(11),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(11),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(11),
      O => ram_reg_bram_0_i_54_n_0
    );
\ram_reg_bram_0_i_54__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(3),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(3),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(3),
      O => \ram_reg_bram_0_i_54__0_n_0\
    );
\ram_reg_bram_0_i_54__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(11),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(11),
      O => \ram_reg_bram_0_i_54__1_n_0\
    );
\ram_reg_bram_0_i_54__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(2),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(2),
      O => \ram_reg_bram_0_i_54__11_n_0\
    );
\ram_reg_bram_0_i_54__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(11),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(11),
      O => \ram_reg_bram_0_i_54__14_n_0\
    );
\ram_reg_bram_0_i_54__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(7),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(7),
      O => \ram_reg_bram_0_i_54__2_n_0\
    );
\ram_reg_bram_0_i_54__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(3),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(3),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(3),
      O => \ram_reg_bram_0_i_54__3_n_0\
    );
\ram_reg_bram_0_i_54__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(11),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(11),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(11),
      O => \ram_reg_bram_0_i_54__4_n_0\
    );
ram_reg_bram_0_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(10),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(10),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(10),
      O => ram_reg_bram_0_i_55_n_0
    );
\ram_reg_bram_0_i_55__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(2),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(2),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(2),
      O => \ram_reg_bram_0_i_55__0_n_0\
    );
\ram_reg_bram_0_i_55__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(10),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(10),
      O => \ram_reg_bram_0_i_55__1_n_0\
    );
\ram_reg_bram_0_i_55__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(1),
      O => \ram_reg_bram_0_i_55__11_n_0\
    );
\ram_reg_bram_0_i_55__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(10),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(10),
      O => \ram_reg_bram_0_i_55__14_n_0\
    );
\ram_reg_bram_0_i_55__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(6),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(6),
      O => \ram_reg_bram_0_i_55__2_n_0\
    );
\ram_reg_bram_0_i_55__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(2),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(2),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(2),
      O => \ram_reg_bram_0_i_55__3_n_0\
    );
\ram_reg_bram_0_i_55__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(10),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(10),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(10),
      O => \ram_reg_bram_0_i_55__4_n_0\
    );
ram_reg_bram_0_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(9),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(9),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(9),
      O => ram_reg_bram_0_i_56_n_0
    );
\ram_reg_bram_0_i_56__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(1),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(1),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(1),
      O => \ram_reg_bram_0_i_56__0_n_0\
    );
\ram_reg_bram_0_i_56__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(9),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(9),
      O => \ram_reg_bram_0_i_56__1_n_0\
    );
\ram_reg_bram_0_i_56__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_1378(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ram_reg_bram_0_8(0),
      O => \ram_reg_bram_0_i_56__11_n_0\
    );
\ram_reg_bram_0_i_56__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(9),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(9),
      O => \ram_reg_bram_0_i_56__14_n_0\
    );
\ram_reg_bram_0_i_56__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(5),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(5),
      O => \ram_reg_bram_0_i_56__2_n_0\
    );
\ram_reg_bram_0_i_56__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(1),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(1),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(1),
      O => \ram_reg_bram_0_i_56__3_n_0\
    );
\ram_reg_bram_0_i_56__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(9),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(9),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(9),
      O => \ram_reg_bram_0_i_56__4_n_0\
    );
ram_reg_bram_0_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(8),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(8),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(8),
      O => ram_reg_bram_0_i_57_n_0
    );
\ram_reg_bram_0_i_57__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1432(0),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1378(0),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_8(0),
      O => \ram_reg_bram_0_i_57__0_n_0\
    );
\ram_reg_bram_0_i_57__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(8),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(8),
      O => \ram_reg_bram_0_i_57__1_n_0\
    );
\ram_reg_bram_0_i_57__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(15),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(15),
      O => \ram_reg_bram_0_i_57__13_n_0\
    );
\ram_reg_bram_0_i_57__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(8),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(8),
      O => \ram_reg_bram_0_i_57__14_n_0\
    );
\ram_reg_bram_0_i_57__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(4),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(4),
      O => \ram_reg_bram_0_i_57__2_n_0\
    );
\ram_reg_bram_0_i_57__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1392(0),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1378(0),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_8(0),
      O => \ram_reg_bram_0_i_57__3_n_0\
    );
\ram_reg_bram_0_i_57__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(8),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(8),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(8),
      O => \ram_reg_bram_0_i_57__4_n_0\
    );
ram_reg_bram_0_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(7),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(7),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(7),
      O => ram_reg_bram_0_i_58_n_0
    );
\ram_reg_bram_0_i_58__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(15),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(15),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(15),
      O => \ram_reg_bram_0_i_58__0_n_0\
    );
\ram_reg_bram_0_i_58__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(7),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(7),
      O => \ram_reg_bram_0_i_58__1_n_0\
    );
\ram_reg_bram_0_i_58__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(14),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(14),
      O => \ram_reg_bram_0_i_58__13_n_0\
    );
\ram_reg_bram_0_i_58__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(7),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(7),
      O => \ram_reg_bram_0_i_58__14_n_0\
    );
\ram_reg_bram_0_i_58__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(3),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(3),
      O => \ram_reg_bram_0_i_58__2_n_0\
    );
\ram_reg_bram_0_i_58__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(15),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(15),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(15),
      O => \ram_reg_bram_0_i_58__3_n_0\
    );
\ram_reg_bram_0_i_58__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(7),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(7),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(7),
      O => \ram_reg_bram_0_i_58__4_n_0\
    );
ram_reg_bram_0_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(6),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(6),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(6),
      O => ram_reg_bram_0_i_59_n_0
    );
\ram_reg_bram_0_i_59__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(14),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(14),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(14),
      O => \ram_reg_bram_0_i_59__0_n_0\
    );
\ram_reg_bram_0_i_59__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(6),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(6),
      O => \ram_reg_bram_0_i_59__1_n_0\
    );
\ram_reg_bram_0_i_59__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(13),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(13),
      O => \ram_reg_bram_0_i_59__13_n_0\
    );
\ram_reg_bram_0_i_59__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(6),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(6),
      O => \ram_reg_bram_0_i_59__14_n_0\
    );
\ram_reg_bram_0_i_59__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(2),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(2),
      O => \ram_reg_bram_0_i_59__2_n_0\
    );
\ram_reg_bram_0_i_59__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(14),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(14),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(14),
      O => \ram_reg_bram_0_i_59__3_n_0\
    );
\ram_reg_bram_0_i_59__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(6),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(6),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(6),
      O => \ram_reg_bram_0_i_59__4_n_0\
    );
\ram_reg_bram_0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(11),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(11),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_38__12_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(11),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_38__0_n_0\,
      O => \input_7_load_10_reg_1645_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => ram_reg_bram_0_9(1),
      I1 => ram_reg_bram_0(0),
      I2 => ram_reg_bram_0_11,
      I3 => ram_reg_bram_0_2,
      I4 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I5 => \ram_reg_bram_0_i_41__10_n_0\,
      O => \output_buf_2d_0_add_reg_651_reg[2]_0\(1)
    );
\ram_reg_bram_0_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => ram_reg_bram_0_9(1),
      I1 => ram_reg_bram_0(0),
      I2 => ram_reg_bram_0_11,
      I3 => ram_reg_bram_0_2,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => \^ap_cs_fsm_reg[0]_1\(0),
      O => \output_buf_2d_0_add_reg_651_reg[2]\(1)
    );
\ram_reg_bram_0_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(11),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(11),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_38__2_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => ram_reg_bram_0_9(1),
      I1 => ram_reg_bram_0(0),
      I2 => ram_reg_bram_0_11,
      I3 => ram_reg_bram_0_2,
      I4 => \^ap_cs_fsm_reg[0]_1\(0),
      I5 => \^ap_enable_reg_pp0_iter1_reg_0\,
      O => ADDRBWRADDR(1)
    );
\ram_reg_bram_0_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(11),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_38__3_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(11)
    );
ram_reg_bram_0_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(5),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(5),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(5),
      O => ram_reg_bram_0_i_60_n_0
    );
\ram_reg_bram_0_i_60__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(13),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(13),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(13),
      O => \ram_reg_bram_0_i_60__0_n_0\
    );
\ram_reg_bram_0_i_60__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(5),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(5),
      O => \ram_reg_bram_0_i_60__1_n_0\
    );
\ram_reg_bram_0_i_60__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(12),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(12),
      O => \ram_reg_bram_0_i_60__13_n_0\
    );
\ram_reg_bram_0_i_60__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(5),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(5),
      O => \ram_reg_bram_0_i_60__14_n_0\
    );
\ram_reg_bram_0_i_60__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(1),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(1),
      O => \ram_reg_bram_0_i_60__2_n_0\
    );
\ram_reg_bram_0_i_60__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(13),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(13),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(13),
      O => \ram_reg_bram_0_i_60__3_n_0\
    );
\ram_reg_bram_0_i_60__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(5),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(5),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(5),
      O => \ram_reg_bram_0_i_60__4_n_0\
    );
ram_reg_bram_0_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(4),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(4),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(4),
      O => ram_reg_bram_0_i_61_n_0
    );
\ram_reg_bram_0_i_61__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(12),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(12),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(12),
      O => \ram_reg_bram_0_i_61__0_n_0\
    );
\ram_reg_bram_0_i_61__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(4),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(4),
      O => \ram_reg_bram_0_i_61__1_n_0\
    );
\ram_reg_bram_0_i_61__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(11),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(11),
      O => \ram_reg_bram_0_i_61__13_n_0\
    );
\ram_reg_bram_0_i_61__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(4),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(4),
      O => \ram_reg_bram_0_i_61__14_n_0\
    );
\ram_reg_bram_0_i_61__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_8(0),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1378(0),
      O => \ram_reg_bram_0_i_61__2_n_0\
    );
\ram_reg_bram_0_i_61__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(12),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(12),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(12),
      O => \ram_reg_bram_0_i_61__3_n_0\
    );
\ram_reg_bram_0_i_61__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(4),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(4),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(4),
      O => \ram_reg_bram_0_i_61__4_n_0\
    );
ram_reg_bram_0_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(3),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(3),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(3),
      O => ram_reg_bram_0_i_62_n_0
    );
\ram_reg_bram_0_i_62__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(11),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(11),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(11),
      O => \ram_reg_bram_0_i_62__0_n_0\
    );
\ram_reg_bram_0_i_62__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(3),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(3),
      O => \ram_reg_bram_0_i_62__1_n_0\
    );
\ram_reg_bram_0_i_62__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(10),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(10),
      O => \ram_reg_bram_0_i_62__13_n_0\
    );
\ram_reg_bram_0_i_62__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(3),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(3),
      O => \ram_reg_bram_0_i_62__14_n_0\
    );
\ram_reg_bram_0_i_62__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(15),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(15),
      O => \ram_reg_bram_0_i_62__2_n_0\
    );
\ram_reg_bram_0_i_62__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(11),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(11),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(11),
      O => \ram_reg_bram_0_i_62__3_n_0\
    );
\ram_reg_bram_0_i_62__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(3),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(3),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(3),
      O => \ram_reg_bram_0_i_62__4_n_0\
    );
ram_reg_bram_0_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(2),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(2),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(2),
      O => ram_reg_bram_0_i_63_n_0
    );
\ram_reg_bram_0_i_63__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(10),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(10),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(10),
      O => \ram_reg_bram_0_i_63__0_n_0\
    );
\ram_reg_bram_0_i_63__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(2),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(2),
      O => \ram_reg_bram_0_i_63__1_n_0\
    );
\ram_reg_bram_0_i_63__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(9),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(9),
      O => \ram_reg_bram_0_i_63__13_n_0\
    );
\ram_reg_bram_0_i_63__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(2),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(2),
      O => \ram_reg_bram_0_i_63__14_n_0\
    );
\ram_reg_bram_0_i_63__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(14),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(14),
      O => \ram_reg_bram_0_i_63__2_n_0\
    );
\ram_reg_bram_0_i_63__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(10),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(10),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(10),
      O => \ram_reg_bram_0_i_63__3_n_0\
    );
\ram_reg_bram_0_i_63__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(2),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(2),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(2),
      O => \ram_reg_bram_0_i_63__4_n_0\
    );
ram_reg_bram_0_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(1),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(1),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(1),
      O => ram_reg_bram_0_i_64_n_0
    );
\ram_reg_bram_0_i_64__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(9),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(9),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(9),
      O => \ram_reg_bram_0_i_64__0_n_0\
    );
\ram_reg_bram_0_i_64__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(1),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(1),
      O => \ram_reg_bram_0_i_64__1_n_0\
    );
\ram_reg_bram_0_i_64__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(8),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(8),
      O => \ram_reg_bram_0_i_64__13_n_0\
    );
\ram_reg_bram_0_i_64__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(1),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(1),
      O => \ram_reg_bram_0_i_64__14_n_0\
    );
\ram_reg_bram_0_i_64__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(13),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(13),
      O => \ram_reg_bram_0_i_64__2_n_0\
    );
\ram_reg_bram_0_i_64__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(9),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(9),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(9),
      O => \ram_reg_bram_0_i_64__3_n_0\
    );
\ram_reg_bram_0_i_64__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(1),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(1),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(1),
      O => \ram_reg_bram_0_i_64__4_n_0\
    );
ram_reg_bram_0_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1438(0),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1398(0),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_5(0),
      O => ram_reg_bram_0_i_65_n_0
    );
\ram_reg_bram_0_i_65__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(8),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(8),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(8),
      O => \ram_reg_bram_0_i_65__0_n_0\
    );
\ram_reg_bram_0_i_65__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_5(0),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1398(0),
      O => \ram_reg_bram_0_i_65__1_n_0\
    );
\ram_reg_bram_0_i_65__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_14_reg_1840(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1438(0),
      O => \ram_reg_bram_0_i_65__10_n_0\
    );
\ram_reg_bram_0_i_65__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(12),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(12),
      O => \ram_reg_bram_0_i_65__2_n_0\
    );
\ram_reg_bram_0_i_65__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(8),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(8),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(8),
      O => \ram_reg_bram_0_i_65__3_n_0\
    );
\ram_reg_bram_0_i_65__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1414(0),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1398(0),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_5(0),
      O => \ram_reg_bram_0_i_65__4_n_0\
    );
\ram_reg_bram_0_i_65__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(7),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(7),
      O => \ram_reg_bram_0_i_65__9_n_0\
    );
ram_reg_bram_0_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(7),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(7),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(7),
      O => ram_reg_bram_0_i_66_n_0
    );
\ram_reg_bram_0_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(11),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(11),
      O => \ram_reg_bram_0_i_66__0_n_0\
    );
\ram_reg_bram_0_i_66__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(7),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(7),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(7),
      O => \ram_reg_bram_0_i_66__1_n_0\
    );
\ram_reg_bram_0_i_66__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(6),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(6),
      O => \ram_reg_bram_0_i_66__6_n_0\
    );
ram_reg_bram_0_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(6),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(6),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(6),
      O => ram_reg_bram_0_i_67_n_0
    );
\ram_reg_bram_0_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(10),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(10),
      O => \ram_reg_bram_0_i_67__0_n_0\
    );
\ram_reg_bram_0_i_67__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(6),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(6),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(6),
      O => \ram_reg_bram_0_i_67__1_n_0\
    );
\ram_reg_bram_0_i_67__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(5),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(5),
      O => \ram_reg_bram_0_i_67__6_n_0\
    );
ram_reg_bram_0_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(5),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(5),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(5),
      O => ram_reg_bram_0_i_68_n_0
    );
\ram_reg_bram_0_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(9),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(9),
      O => \ram_reg_bram_0_i_68__0_n_0\
    );
\ram_reg_bram_0_i_68__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(5),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(5),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(5),
      O => \ram_reg_bram_0_i_68__1_n_0\
    );
\ram_reg_bram_0_i_68__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(4),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(4),
      O => \ram_reg_bram_0_i_68__6_n_0\
    );
ram_reg_bram_0_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(4),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(4),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(4),
      O => ram_reg_bram_0_i_69_n_0
    );
\ram_reg_bram_0_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(8),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(8),
      O => \ram_reg_bram_0_i_69__0_n_0\
    );
\ram_reg_bram_0_i_69__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(4),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(4),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(4),
      O => \ram_reg_bram_0_i_69__1_n_0\
    );
\ram_reg_bram_0_i_69__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(3),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(3),
      O => \ram_reg_bram_0_i_69__6_n_0\
    );
\ram_reg_bram_0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(10),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(10),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_39__12_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(10),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_39__1_n_0\,
      O => \input_7_load_10_reg_1645_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_9(0),
      I1 => ram_reg_bram_0(0),
      I2 => \^addrardaddr\(0),
      O => ADDRBWRADDR(0)
    );
\ram_reg_bram_0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(10),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(10),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_39__4_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_9(0),
      I1 => ram_reg_bram_0(0),
      I2 => \^ap_cs_fsm_reg[3]_1\(0),
      O => \output_buf_2d_0_add_reg_651_reg[2]\(0)
    );
\ram_reg_bram_0_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_9(0),
      I1 => ram_reg_bram_0(0),
      I2 => \^ap_cs_fsm_reg[3]_2\(0),
      O => \output_buf_2d_0_add_reg_651_reg[2]_0\(0)
    );
\ram_reg_bram_0_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(10),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_39__5_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(10)
    );
ram_reg_bram_0_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(3),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(3),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(3),
      O => ram_reg_bram_0_i_70_n_0
    );
\ram_reg_bram_0_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(7),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(7),
      O => \ram_reg_bram_0_i_70__0_n_0\
    );
\ram_reg_bram_0_i_70__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(3),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(3),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(3),
      O => \ram_reg_bram_0_i_70__1_n_0\
    );
\ram_reg_bram_0_i_70__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(2),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(2),
      O => \ram_reg_bram_0_i_70__6_n_0\
    );
ram_reg_bram_0_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(2),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(2),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(2),
      O => ram_reg_bram_0_i_71_n_0
    );
\ram_reg_bram_0_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(6),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(6),
      O => \ram_reg_bram_0_i_71__0_n_0\
    );
\ram_reg_bram_0_i_71__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(2),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(2),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(2),
      O => \ram_reg_bram_0_i_71__1_n_0\
    );
\ram_reg_bram_0_i_71__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(1),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(1),
      O => \ram_reg_bram_0_i_71__6_n_0\
    );
ram_reg_bram_0_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(1),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(1),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(1),
      O => ram_reg_bram_0_i_72_n_0
    );
\ram_reg_bram_0_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(5),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(5),
      O => \ram_reg_bram_0_i_72__0_n_0\
    );
\ram_reg_bram_0_i_72__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(1),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(1),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(1),
      O => \ram_reg_bram_0_i_72__1_n_0\
    );
\ram_reg_bram_0_i_72__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => input_6_load_13_reg_1830(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => reg_1426(0),
      O => \ram_reg_bram_0_i_72__5_n_0\
    );
ram_reg_bram_0_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1426(0),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1370(0),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0_6(0),
      O => ram_reg_bram_0_i_73_n_0
    );
\ram_reg_bram_0_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(4),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(4),
      O => \ram_reg_bram_0_i_73__0_n_0\
    );
\ram_reg_bram_0_i_73__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_1386(0),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => reg_1370(0),
      I3 => \^ap_cs_fsm_reg[0]_1\(0),
      I4 => ram_reg_bram_0_6(0),
      O => \ram_reg_bram_0_i_73__1_n_0\
    );
ram_reg_bram_0_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(3),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(3),
      O => ram_reg_bram_0_i_74_n_0
    );
ram_reg_bram_0_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(2),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(2),
      O => ram_reg_bram_0_i_75_n_0
    );
\ram_reg_bram_0_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(1),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(1),
      O => \ram_reg_bram_0_i_76__0_n_0\
    );
ram_reg_bram_0_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEA222AAA2A"
    )
        port map (
      I0 => ram_reg_bram_0_6(0),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I5 => reg_1370(0),
      O => ram_reg_bram_0_i_77_n_0
    );
\ram_reg_bram_0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(15),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(15),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_41__11_n_0\,
      O => DINADIN(15)
    );
\ram_reg_bram_0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(9),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(9),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_40__13_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(9),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_40__3_n_0\,
      O => \input_7_load_10_reg_1645_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(15),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_42__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(9),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(9),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_40__5_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(15),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_42__2_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(9),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_40__6_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(9)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(14),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(14),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_42__11_n_0\,
      O => DINADIN(14)
    );
\ram_reg_bram_0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(8),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(8),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_41__12_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(8),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_41__0_n_0\,
      O => \input_7_load_10_reg_1645_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(14),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_43__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(15),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(15),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_46__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(8),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(8),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_41__1_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(14),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_43__2_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(8),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_41__2_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(8)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_13_reg_1835(13),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1432(13),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_43__11_n_0\,
      O => DINADIN(13)
    );
\ram_reg_bram_0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => input_7_load_14_reg_1845(7),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => reg_1444(7),
      I3 => \^input_3_address1\(0),
      I4 => \ram_reg_bram_0_i_42__12_n_0\,
      O => \input_7_load_14_reg_1845_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_10_reg_1645(7),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ram_reg_bram_0_i_42_n_0,
      O => \input_7_load_10_reg_1645_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => input_7_load_9_reg_1635(13),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \ram_reg_bram_0_i_44__0_n_0\,
      O => \input_7_load_9_reg_1635_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_reg_1535(14),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1392(14),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_47__2_n_0\,
      O => \input_7_load_reg_1535_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => input_7_load_8_reg_1545(7),
      I1 => \^ap_cs_fsm_reg[0]_1\(0),
      I2 => reg_1420(7),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => \ram_reg_bram_0_i_42__1_n_0\,
      O => \input_7_load_8_reg_1545_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_11_reg_1735(13),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_44__2_n_0\,
      O => \input_7_load_11_reg_1735_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => input_7_load_12_reg_1745(7),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_bram_0_i_42__3_n_0\,
      O => \input_7_load_12_reg_1745_reg[15]_0\(7)
    );
\reg_1370[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0EEE000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \^input_3_address1\(0),
      I2 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \^ap_cs_fsm_reg[0]_1\(0),
      O => grp_DCT_2D_fu_410_output_1_we1
    );
\reg_1370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(0),
      Q => reg_1370(0),
      R => '0'
    );
\reg_1370_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(10),
      Q => reg_1370(10),
      R => '0'
    );
\reg_1370_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(11),
      Q => reg_1370(11),
      R => '0'
    );
\reg_1370_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(12),
      Q => reg_1370(12),
      R => '0'
    );
\reg_1370_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(13),
      Q => reg_1370(13),
      R => '0'
    );
\reg_1370_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(14),
      Q => reg_1370(14),
      R => '0'
    );
\reg_1370_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(15),
      Q => reg_1370(15),
      R => '0'
    );
\reg_1370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(1),
      Q => reg_1370(1),
      R => '0'
    );
\reg_1370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(2),
      Q => reg_1370(2),
      R => '0'
    );
\reg_1370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(3),
      Q => reg_1370(3),
      R => '0'
    );
\reg_1370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(4),
      Q => reg_1370(4),
      R => '0'
    );
\reg_1370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(5),
      Q => reg_1370(5),
      R => '0'
    );
\reg_1370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(6),
      Q => reg_1370(6),
      R => '0'
    );
\reg_1370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(7),
      Q => reg_1370(7),
      R => '0'
    );
\reg_1370_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(8),
      Q => reg_1370(8),
      R => '0'
    );
\reg_1370_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => D(9),
      Q => reg_1370(9),
      R => '0'
    );
\reg_1378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(0),
      Q => reg_1378(0),
      R => '0'
    );
\reg_1378_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(10),
      Q => reg_1378(10),
      R => '0'
    );
\reg_1378_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(11),
      Q => reg_1378(11),
      R => '0'
    );
\reg_1378_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(12),
      Q => reg_1378(12),
      R => '0'
    );
\reg_1378_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(13),
      Q => reg_1378(13),
      R => '0'
    );
\reg_1378_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(14),
      Q => reg_1378(14),
      R => '0'
    );
\reg_1378_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(15),
      Q => reg_1378(15),
      R => '0'
    );
\reg_1378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(1),
      Q => reg_1378(1),
      R => '0'
    );
\reg_1378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(2),
      Q => reg_1378(2),
      R => '0'
    );
\reg_1378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(3),
      Q => reg_1378(3),
      R => '0'
    );
\reg_1378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(4),
      Q => reg_1378(4),
      R => '0'
    );
\reg_1378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(5),
      Q => reg_1378(5),
      R => '0'
    );
\reg_1378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(6),
      Q => reg_1378(6),
      R => '0'
    );
\reg_1378_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(7),
      Q => reg_1378(7),
      R => '0'
    );
\reg_1378_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(8),
      Q => reg_1378(8),
      R => '0'
    );
\reg_1378_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1378_reg[15]_0\(9),
      Q => reg_1378(9),
      R => '0'
    );
\reg_1386[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      O => reg_13860
    );
\reg_1386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(0),
      Q => reg_1386(0),
      R => '0'
    );
\reg_1386_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(10),
      Q => reg_1386(10),
      R => '0'
    );
\reg_1386_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(11),
      Q => reg_1386(11),
      R => '0'
    );
\reg_1386_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(12),
      Q => reg_1386(12),
      R => '0'
    );
\reg_1386_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(13),
      Q => reg_1386(13),
      R => '0'
    );
\reg_1386_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(14),
      Q => reg_1386(14),
      R => '0'
    );
\reg_1386_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(15),
      Q => reg_1386(15),
      R => '0'
    );
\reg_1386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(1),
      Q => reg_1386(1),
      R => '0'
    );
\reg_1386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(2),
      Q => reg_1386(2),
      R => '0'
    );
\reg_1386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(3),
      Q => reg_1386(3),
      R => '0'
    );
\reg_1386_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(4),
      Q => reg_1386(4),
      R => '0'
    );
\reg_1386_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(5),
      Q => reg_1386(5),
      R => '0'
    );
\reg_1386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(6),
      Q => reg_1386(6),
      R => '0'
    );
\reg_1386_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(7),
      Q => reg_1386(7),
      R => '0'
    );
\reg_1386_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(8),
      Q => reg_1386(8),
      R => '0'
    );
\reg_1386_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1386_reg[15]_1\(9),
      Q => reg_1386(9),
      R => '0'
    );
\reg_1392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(0),
      Q => reg_1392(0),
      R => '0'
    );
\reg_1392_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(10),
      Q => reg_1392(10),
      R => '0'
    );
\reg_1392_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(11),
      Q => reg_1392(11),
      R => '0'
    );
\reg_1392_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(12),
      Q => reg_1392(12),
      R => '0'
    );
\reg_1392_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(13),
      Q => reg_1392(13),
      R => '0'
    );
\reg_1392_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(14),
      Q => reg_1392(14),
      R => '0'
    );
\reg_1392_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(15),
      Q => reg_1392(15),
      R => '0'
    );
\reg_1392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(1),
      Q => reg_1392(1),
      R => '0'
    );
\reg_1392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(2),
      Q => reg_1392(2),
      R => '0'
    );
\reg_1392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(3),
      Q => reg_1392(3),
      R => '0'
    );
\reg_1392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(4),
      Q => reg_1392(4),
      R => '0'
    );
\reg_1392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(5),
      Q => reg_1392(5),
      R => '0'
    );
\reg_1392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(6),
      Q => reg_1392(6),
      R => '0'
    );
\reg_1392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(7),
      Q => reg_1392(7),
      R => '0'
    );
\reg_1392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(8),
      Q => reg_1392(8),
      R => '0'
    );
\reg_1392_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1392_reg[15]_0\(9),
      Q => reg_1392(9),
      R => '0'
    );
\reg_1398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(0),
      Q => reg_1398(0),
      R => '0'
    );
\reg_1398_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(10),
      Q => reg_1398(10),
      R => '0'
    );
\reg_1398_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(11),
      Q => reg_1398(11),
      R => '0'
    );
\reg_1398_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(12),
      Q => reg_1398(12),
      R => '0'
    );
\reg_1398_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(13),
      Q => reg_1398(13),
      R => '0'
    );
\reg_1398_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(14),
      Q => reg_1398(14),
      R => '0'
    );
\reg_1398_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(15),
      Q => reg_1398(15),
      R => '0'
    );
\reg_1398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(1),
      Q => reg_1398(1),
      R => '0'
    );
\reg_1398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(2),
      Q => reg_1398(2),
      R => '0'
    );
\reg_1398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(3),
      Q => reg_1398(3),
      R => '0'
    );
\reg_1398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(4),
      Q => reg_1398(4),
      R => '0'
    );
\reg_1398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(5),
      Q => reg_1398(5),
      R => '0'
    );
\reg_1398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(6),
      Q => reg_1398(6),
      R => '0'
    );
\reg_1398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(7),
      Q => reg_1398(7),
      R => '0'
    );
\reg_1398_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(8),
      Q => reg_1398(8),
      R => '0'
    );
\reg_1398_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1398_reg[15]_0\(9),
      Q => reg_1398(9),
      R => '0'
    );
\reg_1406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(0),
      Q => reg_1406(0),
      R => '0'
    );
\reg_1406_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(10),
      Q => reg_1406(10),
      R => '0'
    );
\reg_1406_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(11),
      Q => reg_1406(11),
      R => '0'
    );
\reg_1406_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(12),
      Q => reg_1406(12),
      R => '0'
    );
\reg_1406_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(13),
      Q => reg_1406(13),
      R => '0'
    );
\reg_1406_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(14),
      Q => reg_1406(14),
      R => '0'
    );
\reg_1406_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(15),
      Q => reg_1406(15),
      R => '0'
    );
\reg_1406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(1),
      Q => reg_1406(1),
      R => '0'
    );
\reg_1406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(2),
      Q => reg_1406(2),
      R => '0'
    );
\reg_1406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(3),
      Q => reg_1406(3),
      R => '0'
    );
\reg_1406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(4),
      Q => reg_1406(4),
      R => '0'
    );
\reg_1406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(5),
      Q => reg_1406(5),
      R => '0'
    );
\reg_1406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(6),
      Q => reg_1406(6),
      R => '0'
    );
\reg_1406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(7),
      Q => reg_1406(7),
      R => '0'
    );
\reg_1406_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(8),
      Q => reg_1406(8),
      R => '0'
    );
\reg_1406_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_DCT_2D_fu_410_output_1_we1,
      D => \reg_1406_reg[15]_0\(9),
      Q => reg_1406(9),
      R => '0'
    );
\reg_1414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(0),
      Q => reg_1414(0),
      R => '0'
    );
\reg_1414_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(10),
      Q => reg_1414(10),
      R => '0'
    );
\reg_1414_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(11),
      Q => reg_1414(11),
      R => '0'
    );
\reg_1414_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(12),
      Q => reg_1414(12),
      R => '0'
    );
\reg_1414_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(13),
      Q => reg_1414(13),
      R => '0'
    );
\reg_1414_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(14),
      Q => reg_1414(14),
      R => '0'
    );
\reg_1414_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(15),
      Q => reg_1414(15),
      R => '0'
    );
\reg_1414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(1),
      Q => reg_1414(1),
      R => '0'
    );
\reg_1414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(2),
      Q => reg_1414(2),
      R => '0'
    );
\reg_1414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(3),
      Q => reg_1414(3),
      R => '0'
    );
\reg_1414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(4),
      Q => reg_1414(4),
      R => '0'
    );
\reg_1414_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(5),
      Q => reg_1414(5),
      R => '0'
    );
\reg_1414_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(6),
      Q => reg_1414(6),
      R => '0'
    );
\reg_1414_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(7),
      Q => reg_1414(7),
      R => '0'
    );
\reg_1414_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(8),
      Q => reg_1414(8),
      R => '0'
    );
\reg_1414_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1414_reg[15]_1\(9),
      Q => reg_1414(9),
      R => '0'
    );
\reg_1420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(0),
      Q => reg_1420(0),
      R => '0'
    );
\reg_1420_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(10),
      Q => reg_1420(10),
      R => '0'
    );
\reg_1420_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(11),
      Q => reg_1420(11),
      R => '0'
    );
\reg_1420_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(12),
      Q => reg_1420(12),
      R => '0'
    );
\reg_1420_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(13),
      Q => reg_1420(13),
      R => '0'
    );
\reg_1420_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(14),
      Q => reg_1420(14),
      R => '0'
    );
\reg_1420_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(15),
      Q => reg_1420(15),
      R => '0'
    );
\reg_1420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(1),
      Q => reg_1420(1),
      R => '0'
    );
\reg_1420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(2),
      Q => reg_1420(2),
      R => '0'
    );
\reg_1420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(3),
      Q => reg_1420(3),
      R => '0'
    );
\reg_1420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(4),
      Q => reg_1420(4),
      R => '0'
    );
\reg_1420_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(5),
      Q => reg_1420(5),
      R => '0'
    );
\reg_1420_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(6),
      Q => reg_1420(6),
      R => '0'
    );
\reg_1420_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(7),
      Q => reg_1420(7),
      R => '0'
    );
\reg_1420_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(8),
      Q => reg_1420(8),
      R => '0'
    );
\reg_1420_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_13860,
      D => \reg_1420_reg[15]_0\(9),
      Q => reg_1420(9),
      R => '0'
    );
\reg_1426[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_1\(0),
      I1 => grp_transpose_matrix_1_fu_764_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage2,
      O => \reg_1426[15]_i_1_n_0\
    );
\reg_1426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(0),
      Q => reg_1426(0),
      R => '0'
    );
\reg_1426_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(10),
      Q => reg_1426(10),
      R => '0'
    );
\reg_1426_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(11),
      Q => reg_1426(11),
      R => '0'
    );
\reg_1426_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(12),
      Q => reg_1426(12),
      R => '0'
    );
\reg_1426_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(13),
      Q => reg_1426(13),
      R => '0'
    );
\reg_1426_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(14),
      Q => reg_1426(14),
      R => '0'
    );
\reg_1426_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(15),
      Q => reg_1426(15),
      R => '0'
    );
\reg_1426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(1),
      Q => reg_1426(1),
      R => '0'
    );
\reg_1426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(2),
      Q => reg_1426(2),
      R => '0'
    );
\reg_1426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(3),
      Q => reg_1426(3),
      R => '0'
    );
\reg_1426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(4),
      Q => reg_1426(4),
      R => '0'
    );
\reg_1426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(5),
      Q => reg_1426(5),
      R => '0'
    );
\reg_1426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(6),
      Q => reg_1426(6),
      R => '0'
    );
\reg_1426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(7),
      Q => reg_1426(7),
      R => '0'
    );
\reg_1426_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(8),
      Q => reg_1426(8),
      R => '0'
    );
\reg_1426_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1386_reg[15]_1\(9),
      Q => reg_1426(9),
      R => '0'
    );
\reg_1432_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(0),
      Q => reg_1432(0),
      R => '0'
    );
\reg_1432_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(10),
      Q => reg_1432(10),
      R => '0'
    );
\reg_1432_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(11),
      Q => reg_1432(11),
      R => '0'
    );
\reg_1432_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(12),
      Q => reg_1432(12),
      R => '0'
    );
\reg_1432_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(13),
      Q => reg_1432(13),
      R => '0'
    );
\reg_1432_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(14),
      Q => reg_1432(14),
      R => '0'
    );
\reg_1432_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(15),
      Q => reg_1432(15),
      R => '0'
    );
\reg_1432_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(1),
      Q => reg_1432(1),
      R => '0'
    );
\reg_1432_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(2),
      Q => reg_1432(2),
      R => '0'
    );
\reg_1432_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(3),
      Q => reg_1432(3),
      R => '0'
    );
\reg_1432_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(4),
      Q => reg_1432(4),
      R => '0'
    );
\reg_1432_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(5),
      Q => reg_1432(5),
      R => '0'
    );
\reg_1432_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(6),
      Q => reg_1432(6),
      R => '0'
    );
\reg_1432_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(7),
      Q => reg_1432(7),
      R => '0'
    );
\reg_1432_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(8),
      Q => reg_1432(8),
      R => '0'
    );
\reg_1432_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1392_reg[15]_0\(9),
      Q => reg_1432(9),
      R => '0'
    );
\reg_1438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(0),
      Q => reg_1438(0),
      R => '0'
    );
\reg_1438_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(10),
      Q => reg_1438(10),
      R => '0'
    );
\reg_1438_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(11),
      Q => reg_1438(11),
      R => '0'
    );
\reg_1438_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(12),
      Q => reg_1438(12),
      R => '0'
    );
\reg_1438_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(13),
      Q => reg_1438(13),
      R => '0'
    );
\reg_1438_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(14),
      Q => reg_1438(14),
      R => '0'
    );
\reg_1438_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(15),
      Q => reg_1438(15),
      R => '0'
    );
\reg_1438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(1),
      Q => reg_1438(1),
      R => '0'
    );
\reg_1438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(2),
      Q => reg_1438(2),
      R => '0'
    );
\reg_1438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(3),
      Q => reg_1438(3),
      R => '0'
    );
\reg_1438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(4),
      Q => reg_1438(4),
      R => '0'
    );
\reg_1438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(5),
      Q => reg_1438(5),
      R => '0'
    );
\reg_1438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(6),
      Q => reg_1438(6),
      R => '0'
    );
\reg_1438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(7),
      Q => reg_1438(7),
      R => '0'
    );
\reg_1438_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(8),
      Q => reg_1438(8),
      R => '0'
    );
\reg_1438_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1414_reg[15]_1\(9),
      Q => reg_1438(9),
      R => '0'
    );
\reg_1444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(0),
      Q => reg_1444(0),
      R => '0'
    );
\reg_1444_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(10),
      Q => reg_1444(10),
      R => '0'
    );
\reg_1444_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(11),
      Q => reg_1444(11),
      R => '0'
    );
\reg_1444_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(12),
      Q => reg_1444(12),
      R => '0'
    );
\reg_1444_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(13),
      Q => reg_1444(13),
      R => '0'
    );
\reg_1444_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(14),
      Q => reg_1444(14),
      R => '0'
    );
\reg_1444_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(15),
      Q => reg_1444(15),
      R => '0'
    );
\reg_1444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(1),
      Q => reg_1444(1),
      R => '0'
    );
\reg_1444_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(2),
      Q => reg_1444(2),
      R => '0'
    );
\reg_1444_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(3),
      Q => reg_1444(3),
      R => '0'
    );
\reg_1444_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(4),
      Q => reg_1444(4),
      R => '0'
    );
\reg_1444_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(5),
      Q => reg_1444(5),
      R => '0'
    );
\reg_1444_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(6),
      Q => reg_1444(6),
      R => '0'
    );
\reg_1444_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(7),
      Q => reg_1444(7),
      R => '0'
    );
\reg_1444_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(8),
      Q => reg_1444(8),
      R => '0'
    );
\reg_1444_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1426[15]_i_1_n_0\,
      D => \reg_1420_reg[15]_0\(9),
      Q => reg_1444(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_write_matrix is
  port (
    output_buf_2d_6_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    output_buf_2d_0_ce1 : out STD_LOGIC;
    output_buf_2d_2_ce1 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_buf_2d_4_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_0_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_0_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[79]\ : out STD_LOGIC;
    output_buf_2d_6_ce0 : out STD_LOGIC;
    output_buf_2d_2_ce0 : out STD_LOGIC;
    output_buf_2d_4_ce0 : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC;
    output_buf_2d_6_we1 : in STD_LOGIC;
    output_buf_2d_0_we1 : in STD_LOGIC;
    output_buf_2d_2_we1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_write_matrix_fu_490_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    grp_transpose_matrix_1_fu_764_ap_ready : in STD_LOGIC;
    input_6_load_13_reg_18300 : in STD_LOGIC;
    output_buf_2d_4_we1 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    grp_write_matrix_fu_490_ap_start_reg : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_write_matrix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_write_matrix is
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_cs_fsm_reg[3]_3\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__4\ : label is "soft_lutpair221";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of grp_write_matrix_fu_490_ap_start_reg_i_1 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \output_7_address1[2]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of output_7_we1_INST_0_i_1 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__4\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__6\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__9\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__28\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__29\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__30\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__8\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_44__10\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__23\ : label is "soft_lutpair224";
begin
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \ap_CS_fsm_reg[3]_0\(1 downto 0) <= \^ap_cs_fsm_reg[3]_0\(1 downto 0);
  \ap_CS_fsm_reg[3]_3\ <= \^ap_cs_fsm_reg[3]_3\;
  \ap_CS_fsm_reg[3]_4\ <= \^ap_cs_fsm_reg[3]_4\;
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(1),
      I1 => grp_write_matrix_fu_490_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => grp_write_matrix_fu_490_ap_start_reg,
      I1 => \^ap_cs_fsm_reg[3]_0\(1),
      I2 => \^ap_cs_fsm_reg[3]_0\(0),
      I3 => ap_CS_fsm_pp0_stage1,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => \^ap_cs_fsm_reg[3]_0\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[3]_0\(0),
      Q => \^ap_cs_fsm_reg[3]_0\(1),
      R => ap_rst
    );
\ap_enable_reg_pp0_iter0_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_write_matrix_fu_490_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3202330332020000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_rst,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_write_matrix_fu_490_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[3]_0\(1),
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
grp_write_matrix_fu_490_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEEEEE"
    )
        port map (
      I0 => grp_write_matrix_fu_490_ap_start_reg_reg(1),
      I1 => grp_write_matrix_fu_490_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \^ap_cs_fsm_reg[3]_0\(1),
      O => \ap_CS_fsm_reg[79]\
    );
\output_7_address1[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB30AA30AA00AA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \^ap_cs_fsm_reg[3]_0\(1),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_write_matrix_fu_490_ap_start_reg,
      I5 => \^ap_cs_fsm_reg[3]_0\(0),
      O => output_0_address0(0)
    );
\output_7_address1[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA0C0C0"
    )
        port map (
      I0 => grp_write_matrix_fu_490_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \^ap_cs_fsm_reg[3]_0\(1),
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => output_0_address0(1)
    );
output_7_we1_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAFCFCFEAA0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \^ap_cs_fsm_reg[3]_3\,
      I3 => grp_write_matrix_fu_490_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => output_0_ce0
    );
output_7_we1_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(1),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      O => \^ap_cs_fsm_reg[3]_3\
    );
\ram_reg_bram_0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => ram_reg_bram_0,
      I2 => output_buf_2d_6_we1,
      O => output_buf_2d_6_ce1
    );
\ram_reg_bram_0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => ram_reg_bram_0,
      I2 => output_buf_2d_0_we1,
      O => output_buf_2d_0_ce1
    );
\ram_reg_bram_0_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => ram_reg_bram_0,
      I2 => output_buf_2d_2_we1,
      O => output_buf_2d_2_ce1
    );
\ram_reg_bram_0_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => ram_reg_bram_0,
      I2 => output_buf_2d_4_we1,
      O => output_buf_2d_4_ce1
    );
\ram_reg_bram_0_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => ram_reg_bram_0,
      I2 => output_buf_2d_6_we1,
      I3 => grp_write_matrix_fu_490_ap_start_reg_reg(0),
      O => output_buf_2d_6_ce0
    );
\ram_reg_bram_0_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => ram_reg_bram_0,
      I2 => output_buf_2d_2_we1,
      I3 => grp_write_matrix_fu_490_ap_start_reg_reg(0),
      O => output_buf_2d_2_ce0
    );
\ram_reg_bram_0_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => ram_reg_bram_0,
      I2 => output_buf_2d_4_we1,
      I3 => grp_write_matrix_fu_490_ap_start_reg_reg(0),
      O => output_buf_2d_4_ce0
    );
\ram_reg_bram_0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(1),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => ram_reg_bram_0,
      I3 => ram_reg_bram_0_0,
      O => ADDRARDADDR(1)
    );
\ram_reg_bram_0_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(1),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => ram_reg_bram_0,
      I3 => grp_transpose_matrix_1_fu_764_ap_ready,
      I4 => input_6_load_13_reg_18300,
      O => \ap_CS_fsm_reg[3]_1\(0)
    );
\ram_reg_bram_0_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(1),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => ram_reg_bram_0,
      I3 => input_6_load_13_reg_18300,
      I4 => ram_reg_bram_0_1,
      O => \ap_CS_fsm_reg[3]_2\(0)
    );
\ram_reg_bram_0_i_42__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FEFEFF000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => \^ap_cs_fsm_reg[3]_0\(1),
      I3 => grp_write_matrix_fu_490_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\ram_reg_bram_0_i_44__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(1),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => ap_CS_fsm_pp0_stage1,
      O => \^ap_cs_fsm_reg[3]_4\
    );
\ram_reg_bram_0_i_4__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(1),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ram_reg_bram_0,
      I4 => ram_reg_bram_0_2(0),
      O => ADDRARDADDR(0)
    );
\ram_reg_bram_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => Q(1),
      I1 => grp_write_matrix_fu_490_ap_start_reg_reg(0),
      I2 => \^ap_cs_fsm_reg[3]_0\(1),
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_0,
      O => ADDRBWRADDR(1)
    );
\ram_reg_bram_0_i_6__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_write_matrix_fu_490_ap_start_reg_reg(0),
      I2 => \^ap_cs_fsm_reg[3]_4\,
      I3 => ram_reg_bram_0,
      I4 => ram_reg_bram_0_2(0),
      O => ADDRBWRADDR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_1_ce0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2 is
begin
DCT_2D_DCT_1D_in_yd2_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_177
     port map (
      A(15 downto 0) => A(15 downto 0),
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      DCT_1D_in_buf_col_1_ce0 => DCT_1D_in_buf_col_1_ce0,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_28 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_1_ce0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_i_9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_28 : entity is "DCT_2D_DCT_1D_in_yd2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_28 is
begin
DCT_2D_DCT_1D_in_yd2_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_176
     port map (
      A(15 downto 0) => A(15 downto 0),
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      DCT_1D_in_buf_col_1_ce0 => DCT_1D_in_buf_col_1_ce0,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      p_i_9(0) => p_i_9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_29 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_2_ce0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_29 : entity is "DCT_2D_DCT_1D_in_yd2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_29 is
begin
DCT_2D_DCT_1D_in_yd2_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_175
     port map (
      A(15 downto 0) => A(15 downto 0),
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      DCT_1D_in_buf_col_2_ce0 => DCT_1D_in_buf_col_2_ce0,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_30 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[22]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_2_ce0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_i_57 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_30 : entity is "DCT_2D_DCT_1D_in_yd2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_30 is
begin
DCT_2D_DCT_1D_in_yd2_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_174
     port map (
      A(15 downto 0) => A(15 downto 0),
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      DCT_1D_in_buf_col_2_ce0 => DCT_1D_in_buf_col_2_ce0,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[22]\ => \ap_CS_fsm_reg[22]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p_i_57(0) => p_i_57(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_31 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_5_ce0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_31 : entity is "DCT_2D_DCT_1D_in_yd2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_31 is
begin
DCT_2D_DCT_1D_in_yd2_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_173
     port map (
      A(15 downto 0) => A(15 downto 0),
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      DCT_1D_in_buf_col_5_ce0 => DCT_1D_in_buf_col_5_ce0,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_32 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_DCT_1D_fu_874_input_0_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[26]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_5_ce0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_i_29 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_32 : entity is "DCT_2D_DCT_1D_in_yd2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_32 is
begin
DCT_2D_DCT_1D_in_yd2_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_172
     port map (
      A(15 downto 0) => A(15 downto 0),
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      DCT_1D_in_buf_col_5_ce0 => DCT_1D_in_buf_col_5_ce0,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[26]\ => \ap_CS_fsm_reg[26]\,
      ap_clk => ap_clk,
      grp_DCT_1D_fu_874_input_0_address0(0) => grp_DCT_1D_fu_874_input_0_address0(0),
      p_i_29(0) => p_i_29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_33 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_6_ce0 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_33 : entity is "DCT_2D_DCT_1D_in_yd2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_33 is
begin
DCT_2D_DCT_1D_in_yd2_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram_171
     port map (
      A(15 downto 0) => A(15 downto 0),
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      DCT_1D_in_buf_col_6_ce0 => DCT_1D_in_buf_col_6_ce0,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_34 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    grp_DCT_1D_fu_874_input_0_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[26]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_in_buf_col_6_ce0 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_i_77 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_34 : entity is "DCT_2D_DCT_1D_in_yd2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_34 is
begin
DCT_2D_DCT_1D_in_yd2_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_ram
     port map (
      A(15 downto 0) => A(15 downto 0),
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      DCT_1D_in_buf_col_6_ce0 => DCT_1D_in_buf_col_6_ce0,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      Q(19 downto 0) => Q(19 downto 0),
      S(0) => S(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[10]\(0) => \ap_CS_fsm_reg[10]\(0),
      \ap_CS_fsm_reg[26]\ => \ap_CS_fsm_reg[26]\,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      grp_DCT_1D_fu_874_input_0_address0(0) => grp_DCT_1D_fu_874_input_0_address0(0),
      p_i_77(0) => p_i_77(0),
      ram_reg_bram_0_0 => ram_reg_bram_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_col_0_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_0_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk is
begin
DCT_2D_DCT_1D_outGfk_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_170
     port map (
      DCT_1D_out_buf_col_0_d0(15 downto 0) => DCT_1D_out_buf_col_0_d0(15 downto 0),
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      input_0_address1(1 downto 0) => input_0_address1(1 downto 0),
      p_0_in => p_0_in,
      \q1_reg[15]_0\(15 downto 0) => \q1_reg[15]\(15 downto 0),
      \q1_reg[15]_1\(0) => \q1_reg[15]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_35 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    add_ln52_1_fu_558_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_1_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_35 : entity is "DCT_2D_DCT_1D_outGfk";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_35 is
begin
DCT_2D_DCT_1D_outGfk_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_169
     port map (
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => Q(15 downto 0),
      add_ln52_1_fu_558_p2(15 downto 0) => add_ln52_1_fu_558_p2(15 downto 0),
      ap_clk => ap_clk,
      input_1_address1(1 downto 0) => input_1_address1(1 downto 0),
      p_0_in => p_0_in,
      \q1_reg[15]_0\(15 downto 0) => \q1_reg[15]\(15 downto 0),
      \q1_reg[15]_1\(0) => \q1_reg[15]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_36 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    add_ln52_2_fu_586_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[12]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_36 : entity is "DCT_2D_DCT_1D_outGfk";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_36 is
begin
DCT_2D_DCT_1D_outGfk_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_168
     port map (
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => Q(15 downto 0),
      add_ln52_2_fu_586_p2(15 downto 0) => add_ln52_2_fu_586_p2(15 downto 0),
      ap_clk => ap_clk,
      input_2_address1(1 downto 0) => input_2_address1(1 downto 0),
      p_0_in => p_0_in,
      \q1_reg[12]_0\ => \q1_reg[12]\,
      \q1_reg[15]_0\(15 downto 0) => \q1_reg[15]\(15 downto 0),
      \q1_reg[15]_1\(0) => \q1_reg[15]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_37 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    add_ln52_3_fu_614_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_3_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_37 : entity is "DCT_2D_DCT_1D_outGfk";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_37 is
begin
DCT_2D_DCT_1D_outGfk_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_167
     port map (
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => Q(15 downto 0),
      add_ln52_3_fu_614_p2(15 downto 0) => add_ln52_3_fu_614_p2(15 downto 0),
      ap_clk => ap_clk,
      input_2_address1(0) => input_2_address1(0),
      input_3_address1(0) => input_3_address1(0),
      p_0_in => p_0_in,
      \q1_reg[15]_0\(15 downto 0) => \q1_reg[15]\(15 downto 0),
      \q1_reg[15]_1\(0) => \q1_reg[15]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_38 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    add_ln52_4_fu_642_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_38 : entity is "DCT_2D_DCT_1D_outGfk";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_38 is
begin
DCT_2D_DCT_1D_outGfk_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_166
     port map (
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => Q(15 downto 0),
      add_ln52_4_fu_642_p2(15 downto 0) => add_ln52_4_fu_642_p2(15 downto 0),
      ap_clk => ap_clk,
      input_2_address1(1 downto 0) => input_2_address1(1 downto 0),
      p_0_in => p_0_in,
      \q1_reg[15]_0\(15 downto 0) => \q1_reg[15]\(15 downto 0),
      \q1_reg[15]_1\(0) => \q1_reg[15]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_39 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    add_ln52_5_fu_670_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_39 : entity is "DCT_2D_DCT_1D_outGfk";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_39 is
begin
DCT_2D_DCT_1D_outGfk_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_165
     port map (
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => Q(15 downto 0),
      add_ln52_5_fu_670_p2(15 downto 0) => add_ln52_5_fu_670_p2(15 downto 0),
      ap_clk => ap_clk,
      input_2_address1(1 downto 0) => input_2_address1(1 downto 0),
      p_0_in => p_0_in,
      \q1_reg[15]_0\(15 downto 0) => \q1_reg[15]\(15 downto 0),
      \q1_reg[15]_1\(0) => \q1_reg[15]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_40 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    add_ln52_6_fu_698_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_40 : entity is "DCT_2D_DCT_1D_outGfk";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_40 is
begin
DCT_2D_DCT_1D_outGfk_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram_164
     port map (
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => Q(15 downto 0),
      add_ln52_6_fu_698_p2(15 downto 0) => add_ln52_6_fu_698_p2(15 downto 0),
      ap_clk => ap_clk,
      input_2_address1(1 downto 0) => input_2_address1(1 downto 0),
      p_0_in => p_0_in,
      \q1_reg[0]_0\(0) => \q1_reg[0]\(0),
      \q1_reg[15]_0\(15 downto 0) => \q1_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_41 is
  port (
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC;
    \q0_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    add_ln52_7_fu_734_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    DCT_1D_out_buf_col_1_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_41 : entity is "DCT_2D_DCT_1D_outGfk";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_41 is
begin
DCT_2D_DCT_1D_outGfk_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_ram
     port map (
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      add_ln52_7_fu_734_p2(15 downto 0) => add_ln52_7_fu_734_p2(15 downto 0),
      \ap_CS_fsm_reg[15]\ => \ap_CS_fsm_reg[15]\,
      \ap_CS_fsm_reg[18]\ => \ap_CS_fsm_reg[18]\,
      ap_clk => ap_clk,
      input_2_address1(1 downto 0) => input_2_address1(1 downto 0),
      p_0_in => p_0_in,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[15]_0\(15 downto 0) => \q0_reg[15]\(15 downto 0),
      \q1_reg[0]_0\(0) => \q1_reg[0]\(0),
      \q1_reg[15]_0\(15 downto 0) => \q1_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC is
  port (
    output_0_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_0_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    output_buf_2d_0_ce1 : in STD_LOGIC;
    output_buf_2d_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_0_we1 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_20
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      ap_clk => ap_clk,
      output_0_d0(15 downto 0) => output_0_d0(15 downto 0),
      output_0_d1(15 downto 0) => output_0_d1(15 downto 0),
      output_buf_2d_0_ce0 => output_buf_2d_0_ce0,
      output_buf_2d_0_ce1 => output_buf_2d_0_ce1,
      output_buf_2d_0_we1 => output_buf_2d_0_we1,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0),
      ram_reg_bram_0_1(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      ram_reg_bram_0_2(0) => ram_reg_bram_0_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_10 is
  port (
    output_4_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_4_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    output_buf_2d_4_ce1 : in STD_LOGIC;
    output_buf_2d_4_ce0 : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_4_we1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_10 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_10 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_16
     port map (
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      ap_clk => ap_clk,
      output_4_d0(15 downto 0) => output_4_d0(15 downto 0),
      output_4_d1(15 downto 0) => output_4_d1(15 downto 0),
      output_buf_2d_4_ce0 => output_buf_2d_4_ce0,
      output_buf_2d_4_ce1 => output_buf_2d_4_ce1,
      output_buf_2d_4_we1 => output_buf_2d_4_we1,
      ram_reg_bram_0_0(1 downto 0) => ram_reg_bram_0(1 downto 0),
      ram_reg_bram_0_1(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      ram_reg_bram_0_2(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      ram_reg_bram_0_3(0) => ram_reg_bram_0_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_11 is
  port (
    output_5_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_5_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[77]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    output_buf_2d_4_ce1 : in STD_LOGIC;
    output_buf_2d_4_ce0 : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_4_we1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_11 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_11 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_15
     port map (
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[77]\ => \ap_CS_fsm_reg[77]\,
      ap_clk => ap_clk,
      output_5_d0(15 downto 0) => output_5_d0(15 downto 0),
      output_5_d1(15 downto 0) => output_5_d1(15 downto 0),
      output_buf_2d_4_ce0 => output_buf_2d_4_ce0,
      output_buf_2d_4_ce1 => output_buf_2d_4_ce1,
      output_buf_2d_4_we1 => output_buf_2d_4_we1,
      ram_reg_bram_0_0(1 downto 0) => ram_reg_bram_0(1 downto 0),
      ram_reg_bram_0_1(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      ram_reg_bram_0_2(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      ram_reg_bram_0_3(0) => ram_reg_bram_0_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_12 is
  port (
    output_6_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_6_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    output_buf_2d_6_ce1 : in STD_LOGIC;
    output_buf_2d_6_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_6_we1 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_12 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_12 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_14
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      output_6_d0(15 downto 0) => output_6_d0(15 downto 0),
      output_6_d1(15 downto 0) => output_6_d1(15 downto 0),
      output_buf_2d_6_ce0 => output_buf_2d_6_ce0,
      output_buf_2d_6_ce1 => output_buf_2d_6_ce1,
      output_buf_2d_6_we1 => output_buf_2d_6_we1,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_13 is
  port (
    output_7_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_7_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[84]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[79]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    output_buf_2d_6_ce1 : in STD_LOGIC;
    output_buf_2d_6_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_6_we1 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_13 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_13 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      \ap_CS_fsm_reg[4]\(0) => \ap_CS_fsm_reg[4]\(0),
      \ap_CS_fsm_reg[79]\ => \ap_CS_fsm_reg[79]\,
      \ap_CS_fsm_reg[84]\ => \ap_CS_fsm_reg[84]\,
      ap_clk => ap_clk,
      output_7_d0(15 downto 0) => output_7_d0(15 downto 0),
      output_7_d1(15 downto 0) => output_7_d1(15 downto 0),
      output_buf_2d_6_ce0 => output_buf_2d_6_ce0,
      output_buf_2d_6_ce1 => output_buf_2d_6_ce1,
      output_buf_2d_6_we1 => output_buf_2d_6_we1,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0),
      ram_reg_bram_0_1(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      ram_reg_bram_0_2(0) => ram_reg_bram_0_1(0),
      ram_reg_bram_0_3(0) => ram_reg_bram_0_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_42 is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_42 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_42 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_163
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DOUTADOUT(15 downto 0) => DOUTADOUT(15 downto 0),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_43 is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_row_0_we1 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_43 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_43 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_162
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DCT_1D_out_buf_row_0_we1 => DCT_1D_out_buf_row_0_we1,
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DOUTADOUT(15 downto 0) => DOUTADOUT(15 downto 0),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_44 is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    grp_DCT_2D_fu_410_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_44 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_44 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_161
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DOUTADOUT(15 downto 0) => DOUTADOUT(15 downto 0),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      grp_DCT_2D_fu_410_ap_start_reg => grp_DCT_2D_fu_410_ap_start_reg,
      grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1 => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_45 is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_row_0_we1 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_45 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_45 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_160
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DCT_1D_out_buf_row_0_we1 => DCT_1D_out_buf_row_0_we1,
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DOUTADOUT(15 downto 0) => DOUTADOUT(15 downto 0),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1 => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_46 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_46 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_159
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_row_0_we1 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_47 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_47 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_158
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DCT_1D_out_buf_row_0_we1 => DCT_1D_out_buf_row_0_we1,
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_48 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_48 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_157
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_row_0_we1 : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[24]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce1 : in STD_LOGIC;
    DCT_1D_out_buf_row_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    grp_DCT_2D_fu_410_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_49 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_49 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_156
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DCT_1D_out_buf_row_0_we1 => DCT_1D_out_buf_row_0_we1,
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      \ap_CS_fsm_reg[19]\ => \ap_CS_fsm_reg[19]\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[24]\ => \ap_CS_fsm_reg[24]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      grp_DCT_2D_fu_410_ap_start_reg => grp_DCT_2D_fu_410_ap_start_reg,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0),
      ram_reg_bram_0_1 => ram_reg_bram_0_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_7 is
  port (
    output_1_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_1_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    output_buf_2d_0_ce1 : in STD_LOGIC;
    output_buf_2d_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_0_we1 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_7 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_7 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_19
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      ap_clk => ap_clk,
      output_1_d0(15 downto 0) => output_1_d0(15 downto 0),
      output_1_d1(15 downto 0) => output_1_d1(15 downto 0),
      output_buf_2d_0_ce0 => output_buf_2d_0_ce0,
      output_buf_2d_0_ce1 => output_buf_2d_0_ce1,
      output_buf_2d_0_we1 => output_buf_2d_0_we1,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0),
      ram_reg_bram_0_1(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      ram_reg_bram_0_2(0) => ram_reg_bram_0_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_8 is
  port (
    output_2_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_2_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    output_buf_2d_2_ce1 : in STD_LOGIC;
    output_buf_2d_2_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_2_we1 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_8 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_8 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_18
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      ap_clk => ap_clk,
      output_2_d0(15 downto 0) => output_2_d0(15 downto 0),
      output_2_d1(15 downto 0) => output_2_d1(15 downto 0),
      output_buf_2d_2_ce0 => output_buf_2d_2_ce0,
      output_buf_2d_2_ce1 => output_buf_2d_2_ce1,
      output_buf_2d_2_we1 => output_buf_2d_2_we1,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0),
      ram_reg_bram_0_1(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      ram_reg_bram_0_2(0) => ram_reg_bram_0_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_9 is
  port (
    output_3_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_3_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[76]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    output_buf_2d_2_ce1 : in STD_LOGIC;
    output_buf_2d_2_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_buf_2d_2_we1 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_9 : entity is "DCT_2D_DCT_1D_outOgC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_9 is
begin
DCT_2D_DCT_1D_outOgC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_ram_17
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[76]\ => \ap_CS_fsm_reg[76]\,
      ap_clk => ap_clk,
      output_3_d0(15 downto 0) => output_3_d0(15 downto 0),
      output_3_d1(15 downto 0) => output_3_d1(15 downto 0),
      output_buf_2d_2_ce0 => output_buf_2d_2_ce0,
      output_buf_2d_2_ce1 => output_buf_2d_2_ce1,
      output_buf_2d_2_we1 => output_buf_2d_2_we1,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0),
      ram_reg_bram_0_1(0) => ram_reg_bram_0_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb is
  port (
    DCT_1D_out_buf_col_0_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb is
begin
DCT_ama_addmuladdbkb_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_DSP48_0
     port map (
      A(17 downto 0) => A(17 downto 0),
      D(17 downto 0) => D(17 downto 0),
      DCT_1D_out_buf_col_0_d0(15 downto 0) => DCT_1D_out_buf_col_0_d0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_84 is
  port (
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_84 : entity is "DCT_ama_addmuladdbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_84 is
begin
DCT_ama_addmuladdbkb_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_DSP48_0_155
     port map (
      A(17 downto 0) => A(17 downto 0),
      D(17 downto 0) => D(17 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      WEA(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0 is
  port (
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_0_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0 is
begin
DCT_input_buf_2d_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_27
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_0_q1(15 downto 0) => input_0_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_0 is
  port (
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_1_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_i_9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_0 : entity is "DCT_input_buf_2d_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_0 is
begin
DCT_input_buf_2d_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_26
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      Q(0) => Q(0),
      S(0) => S(0),
      ap_clk => ap_clk,
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0),
      input_1_q1(15 downto 0) => input_1_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      p_i_9(0) => p_i_9(0),
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0),
      ram_reg_bram_0_1(0) => ram_reg_bram_0_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_1 is
  port (
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_2_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_1 : entity is "DCT_input_buf_2d_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_1 is
begin
DCT_input_buf_2d_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_25
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_2_q1(15 downto 0) => input_2_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0),
      ram_reg_bram_0_1(0) => ram_reg_bram_0_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_2 is
  port (
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_3_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_i_57 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_2 : entity is "DCT_input_buf_2d_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_2 is
begin
DCT_input_buf_2d_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_24
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0),
      input_3_q1(15 downto 0) => input_3_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      p_i_57(0) => p_i_57(0),
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0),
      ram_reg_bram_0_1(0) => ram_reg_bram_0_0(0),
      ram_reg_bram_0_2(0) => ram_reg_bram_0_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_3 is
  port (
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_4_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_3 : entity is "DCT_input_buf_2d_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_3 is
begin
DCT_input_buf_2d_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_23
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_4_q1(15 downto 0) => input_4_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0),
      ram_reg_bram_0_1(0) => ram_reg_bram_0_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_4 is
  port (
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_5_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_i_29 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_4 : entity is "DCT_input_buf_2d_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_4 is
begin
DCT_input_buf_2d_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_22
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0),
      input_5_q1(15 downto 0) => input_5_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      p_i_29(0) => p_i_29(0),
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0),
      ram_reg_bram_0_1(0) => ram_reg_bram_0_0(0),
      ram_reg_bram_0_2(0) => ram_reg_bram_0_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_5 is
  port (
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_6_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_5 : entity is "DCT_input_buf_2d_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_5 is
begin
DCT_input_buf_2d_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram_21
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0),
      input_6_q1(15 downto 0) => input_6_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0),
      ram_reg_bram_0_1(0) => ram_reg_bram_0_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_6 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[26]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[47]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[41]\ : out STD_LOGIC;
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    input_buf_2d_2_ce0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_7_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_i_77 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_6 : entity is "DCT_input_buf_2d_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_6 is
begin
DCT_input_buf_2d_0_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_ram
     port map (
      A(15 downto 0) => A(15 downto 0),
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      Q(20 downto 0) => Q(20 downto 0),
      \ap_CS_fsm_reg[26]\ => \ap_CS_fsm_reg[26]\,
      \ap_CS_fsm_reg[36]\ => \ap_CS_fsm_reg[36]\,
      \ap_CS_fsm_reg[41]\ => \ap_CS_fsm_reg[41]\,
      \ap_CS_fsm_reg[47]\ => \ap_CS_fsm_reg[47]\,
      ap_clk => ap_clk,
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0),
      input_7_q1(15 downto 0) => input_7_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      p_i_77(0) => p_i_77(0),
      ram_reg_bram_0_0(0) => ram_reg_bram_0(0),
      ram_reg_bram_0_1(0) => ram_reg_bram_0_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud is
begin
DCT_mac_muladd_16cud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_83
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_50 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_50 : entity is "DCT_mac_muladd_16cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_50 is
begin
DCT_mac_muladd_16cud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_82
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_51 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_51 : entity is "DCT_mac_muladd_16cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_51 is
begin
DCT_mac_muladd_16cud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_81
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_52 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_52 : entity is "DCT_mac_muladd_16cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_52 is
begin
DCT_mac_muladd_16cud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_80
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_53 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_53 : entity is "DCT_mac_muladd_16cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_53 is
begin
DCT_mac_muladd_16cud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_79
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_54 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_reg_0_7_11_11_i_2__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_54 : entity is "DCT_mac_muladd_16cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_54 is
begin
DCT_mac_muladd_16cud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_78
     port map (
      P(27 downto 0) => P(27 downto 0),
      S(1 downto 0) => S(1 downto 0),
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0),
      \ram_reg_0_7_11_11_i_2__5\(0) => \ram_reg_0_7_11_11_i_2__5\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_55 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_55 : entity is "DCT_mac_muladd_16cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_55 is
begin
DCT_mac_muladd_16cud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_85 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_1_fu_558_p2_carry__2\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_85 : entity is "DCT_mac_muladd_16cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_85 is
begin
DCT_mac_muladd_16cud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_154
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7 downto 0) => DSP_OUTPUT_INST(7 downto 0),
      DSP_OUTPUT_INST_0(7 downto 0) => DSP_OUTPUT_INST_0(7 downto 0),
      DSP_OUTPUT_INST_1(2 downto 0) => DSP_OUTPUT_INST_1(2 downto 0),
      P(28 downto 0) => P(28 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln52_1_fu_558_p2_carry__2\(26 downto 0) => \add_ln52_1_fu_558_p2_carry__2\(26 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_86 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_3_fu_614_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_86 : entity is "DCT_mac_muladd_16cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_86 is
begin
DCT_mac_muladd_16cud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_153
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7 downto 0) => DSP_OUTPUT_INST(7 downto 0),
      DSP_OUTPUT_INST_0(7 downto 0) => DSP_OUTPUT_INST_0(7 downto 0),
      DSP_OUTPUT_INST_1(3 downto 0) => DSP_OUTPUT_INST_1(3 downto 0),
      P(28 downto 0) => P(28 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln52_3_fu_614_p2__84_carry__2\(27 downto 0) => \add_ln52_3_fu_614_p2__84_carry__2\(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_87 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_4_fu_642_p2_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_87 : entity is "DCT_mac_muladd_16cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_87 is
begin
DCT_mac_muladd_16cud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_152
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7 downto 0) => DSP_OUTPUT_INST(7 downto 0),
      DSP_OUTPUT_INST_0(7 downto 0) => DSP_OUTPUT_INST_0(7 downto 0),
      DSP_OUTPUT_INST_1(3 downto 0) => DSP_OUTPUT_INST_1(3 downto 0),
      P(28 downto 0) => P(28 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln52_4_fu_642_p2_carry__2\(27 downto 0) => \add_ln52_4_fu_642_p2_carry__2\(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_88 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_4_fu_642_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_88 : entity is "DCT_mac_muladd_16cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_88 is
begin
DCT_mac_muladd_16cud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_151
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7 downto 0) => DSP_OUTPUT_INST(7 downto 0),
      DSP_OUTPUT_INST_0(7 downto 0) => DSP_OUTPUT_INST_0(7 downto 0),
      DSP_OUTPUT_INST_1(3 downto 0) => DSP_OUTPUT_INST_1(3 downto 0),
      P(28 downto 0) => P(28 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln52_4_fu_642_p2__84_carry__2\(27 downto 0) => \add_ln52_4_fu_642_p2__84_carry__2\(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_89 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_5_fu_670_p2_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_89 : entity is "DCT_mac_muladd_16cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_89 is
begin
DCT_mac_muladd_16cud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_150
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7 downto 0) => DSP_OUTPUT_INST(7 downto 0),
      DSP_OUTPUT_INST_0(7 downto 0) => DSP_OUTPUT_INST_0(7 downto 0),
      DSP_OUTPUT_INST_1(3 downto 0) => DSP_OUTPUT_INST_1(3 downto 0),
      P(28 downto 0) => P(28 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln52_5_fu_670_p2_carry__2\(27 downto 0) => \add_ln52_5_fu_670_p2_carry__2\(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_90 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_7_fu_734_p2_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_90 : entity is "DCT_mac_muladd_16cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_90 is
begin
DCT_mac_muladd_16cud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_149
     port map (
      DI(0) => DI(0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      P(26 downto 0) => P(26 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \add_ln52_7_fu_734_p2_carry__2\(0) => \add_ln52_7_fu_734_p2_carry__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_91 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_7_fu_734_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_91 : entity is "DCT_mac_muladd_16cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_91 is
begin
DCT_mac_muladd_16cud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_DSP48_1_148
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7 downto 0) => DSP_OUTPUT_INST(7 downto 0),
      DSP_OUTPUT_INST_0(7 downto 0) => DSP_OUTPUT_INST_0(7 downto 0),
      DSP_OUTPUT_INST_1(2 downto 0) => DSP_OUTPUT_INST_1(2 downto 0),
      P(28 downto 0) => P(28 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln52_7_fu_734_p2__84_carry__2\(26 downto 0) => \add_ln52_7_fu_734_p2__84_carry__2\(26 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_7_11_11_i_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi is
begin
DCT_mac_muladd_16fYi_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_77
     port map (
      P(27 downto 0) => P(27 downto 0),
      S(0) => S(0),
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0),
      ram_reg_0_7_11_11_i_2(0) => ram_reg_0_7_11_11_i_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_56 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_56 : entity is "DCT_mac_muladd_16fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_56 is
begin
DCT_mac_muladd_16fYi_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4
     port map (
      P(27 downto 0) => P(27 downto 0),
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_92 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_1_fu_558_p2_carry__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_92 : entity is "DCT_mac_muladd_16fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_92 is
begin
DCT_mac_muladd_16fYi_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_147
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \add_ln52_1_fu_558_p2_carry__2\(1 downto 0) => \add_ln52_1_fu_558_p2_carry__2\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_93 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_7_fu_734_p2_carry__2\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_93 : entity is "DCT_mac_muladd_16fYi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_93 is
begin
DCT_mac_muladd_16fYi_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_DSP48_4_146
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7 downto 0) => DSP_OUTPUT_INST(7 downto 0),
      DSP_OUTPUT_INST_0(7 downto 0) => DSP_OUTPUT_INST_0(7 downto 0),
      DSP_OUTPUT_INST_1(2 downto 0) => DSP_OUTPUT_INST_1(2 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln52_7_fu_734_p2_carry__2\(26 downto 0) => \add_ln52_7_fu_734_p2_carry__2\(26 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j is
begin
DCT_mac_muladd_16g8j_DSP48_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_DSP48_5
     port map (
      P(27 downto 0) => P(27 downto 0),
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_94 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_1_fu_558_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_94 : entity is "DCT_mac_muladd_16g8j";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_94 is
begin
DCT_mac_muladd_16g8j_DSP48_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_DSP48_5_145
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7 downto 0) => DSP_OUTPUT_INST(7 downto 0),
      DSP_OUTPUT_INST_0(7 downto 0) => DSP_OUTPUT_INST_0(7 downto 0),
      DSP_OUTPUT_INST_1(2 downto 0) => DSP_OUTPUT_INST_1(2 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln52_1_fu_558_p2__84_carry__2\(26 downto 0) => \add_ln52_1_fu_558_p2__84_carry__2\(26 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 27 downto 0 );
    ram_reg_0_7_11_11_i_13 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs is
begin
DCT_mac_muladd_16ibs_DSP48_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_76
     port map (
      DSP_ALU_INST(27 downto 0) => DSP_ALU_INST(27 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(1 downto 0) => S(1 downto 0),
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0),
      ram_reg_0_7_11_11_i_13(0) => ram_reg_0_7_11_11_i_13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_57 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_57 : entity is "DCT_mac_muladd_16ibs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_57 is
begin
DCT_mac_muladd_16ibs_DSP48_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7
     port map (
      DSP_ALU_INST(27 downto 0) => DSP_ALU_INST(27 downto 0),
      P(28 downto 0) => P(28 downto 0),
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_95 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln52_1_fu_558_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_95 : entity is "DCT_mac_muladd_16ibs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_95 is
begin
DCT_mac_muladd_16ibs_DSP48_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_144
     port map (
      DI(0) => DI(0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(27 downto 0) => DSP_ALU_INST_0(27 downto 0),
      P(26 downto 0) => P(26 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \add_ln52_1_fu_558_p2__84_carry__2\(0) => \add_ln52_1_fu_558_p2__84_carry__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_96 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln52_4_fu_642_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_96 : entity is "DCT_mac_muladd_16ibs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_96 is
begin
DCT_mac_muladd_16ibs_DSP48_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_DSP48_7_143
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(27 downto 0) => DSP_ALU_INST_0(27 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(0) => S(0),
      \add_ln52_4_fu_642_p2__84_carry__2\(0) => \add_ln52_4_fu_642_p2__84_carry__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC is
begin
DCT_mac_muladd_16jbC_DSP48_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_75
     port map (
      P(27 downto 0) => P(27 downto 0),
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_58 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_58 : entity is "DCT_mac_muladd_16jbC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_58 is
begin
DCT_mac_muladd_16jbC_DSP48_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_74
     port map (
      P(27 downto 0) => P(27 downto 0),
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_59 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_59 : entity is "DCT_mac_muladd_16jbC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_59 is
begin
DCT_mac_muladd_16jbC_DSP48_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8
     port map (
      P(27 downto 0) => P(27 downto 0),
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_97 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_97 : entity is "DCT_mac_muladd_16jbC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_97 is
begin
DCT_mac_muladd_16jbC_DSP48_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_142
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(27 downto 0) => P(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_98 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_98 : entity is "DCT_mac_muladd_16jbC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_98 is
begin
DCT_mac_muladd_16jbC_DSP48_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_141
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(27 downto 0) => P(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_99 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_99 : entity is "DCT_mac_muladd_16jbC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_99 is
begin
DCT_mac_muladd_16jbC_DSP48_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_DSP48_8_140
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(27 downto 0) => P(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM is
begin
DCT_mac_muladd_16kbM_DSP48_9_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_73
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_100 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_2_fu_586_p2_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_100 : entity is "DCT_mac_muladd_16kbM";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_100 is
begin
DCT_mac_muladd_16kbM_DSP48_9_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_139
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7 downto 0) => DSP_OUTPUT_INST(7 downto 0),
      DSP_OUTPUT_INST_0(7 downto 0) => DSP_OUTPUT_INST_0(7 downto 0),
      DSP_OUTPUT_INST_1(3 downto 0) => DSP_OUTPUT_INST_1(3 downto 0),
      P(28 downto 0) => P(28 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln52_2_fu_586_p2_carry__2\(27 downto 0) => \add_ln52_2_fu_586_p2_carry__2\(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_101 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_6_fu_698_p2_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_101 : entity is "DCT_mac_muladd_16kbM";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_101 is
begin
DCT_mac_muladd_16kbM_DSP48_9_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9_138
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7 downto 0) => DSP_OUTPUT_INST(7 downto 0),
      DSP_OUTPUT_INST_0(7 downto 0) => DSP_OUTPUT_INST_0(7 downto 0),
      DSP_OUTPUT_INST_1(3 downto 0) => DSP_OUTPUT_INST_1(3 downto 0),
      P(28 downto 0) => P(28 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln52_6_fu_698_p2_carry__2\(27 downto 0) => \add_ln52_6_fu_698_p2_carry__2\(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_60 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_60 : entity is "DCT_mac_muladd_16kbM";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_60 is
begin
DCT_mac_muladd_16kbM_DSP48_9_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_DSP48_9
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW is
begin
DCT_mac_muladd_16lbW_DSP48_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_72
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_102 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_2_fu_586_p2_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_102 : entity is "DCT_mac_muladd_16lbW";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_102;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_102 is
begin
DCT_mac_muladd_16lbW_DSP48_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_137
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(0) => S(0),
      \add_ln52_2_fu_586_p2_carry__2\(0) => \add_ln52_2_fu_586_p2_carry__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_103 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_2_fu_586_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_103 : entity is "DCT_mac_muladd_16lbW";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_103;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_103 is
begin
DCT_mac_muladd_16lbW_DSP48_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_136
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7 downto 0) => DSP_OUTPUT_INST(7 downto 0),
      DSP_OUTPUT_INST_0(7 downto 0) => DSP_OUTPUT_INST_0(7 downto 0),
      DSP_OUTPUT_INST_1(3 downto 0) => DSP_OUTPUT_INST_1(3 downto 0),
      P(28 downto 0) => P(28 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln52_2_fu_586_p2__84_carry__2\(27 downto 0) => \add_ln52_2_fu_586_p2__84_carry__2\(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_104 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_6_fu_698_p2_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_104 : entity is "DCT_mac_muladd_16lbW";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_104;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_104 is
begin
DCT_mac_muladd_16lbW_DSP48_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_135
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(0) => S(0),
      \add_ln52_6_fu_698_p2_carry__2\(0) => \add_ln52_6_fu_698_p2_carry__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_105 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_6_fu_698_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_105 : entity is "DCT_mac_muladd_16lbW";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_105;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_105 is
begin
DCT_mac_muladd_16lbW_DSP48_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_134
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7 downto 0) => DSP_OUTPUT_INST(7 downto 0),
      DSP_OUTPUT_INST_0(7 downto 0) => DSP_OUTPUT_INST_0(7 downto 0),
      DSP_OUTPUT_INST_1(3 downto 0) => DSP_OUTPUT_INST_1(3 downto 0),
      P(28 downto 0) => P(28 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln52_6_fu_698_p2__84_carry__2\(27 downto 0) => \add_ln52_6_fu_698_p2__84_carry__2\(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_61 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_61 : entity is "DCT_mac_muladd_16lbW";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_61 is
begin
DCT_mac_muladd_16lbW_DSP48_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_71
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_62 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_62 : entity is "DCT_mac_muladd_16lbW";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_62 is
begin
DCT_mac_muladd_16lbW_DSP48_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10_70
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_63 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_63 : entity is "DCT_mac_muladd_16lbW";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_63 is
begin
DCT_mac_muladd_16lbW_DSP48_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_DSP48_10
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg is
begin
DCT_mac_muladd_16ncg_DSP48_12_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_DSP48_12
     port map (
      DSP_ALU_INST(27 downto 0) => DSP_ALU_INST(27 downto 0),
      P(28 downto 0) => P(28 downto 0),
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_106 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln52_2_fu_586_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_106 : entity is "DCT_mac_muladd_16ncg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_106;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_106 is
begin
DCT_mac_muladd_16ncg_DSP48_12_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_DSP48_12_133
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(27 downto 0) => DSP_ALU_INST_0(27 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(0) => S(0),
      \add_ln52_2_fu_586_p2__84_carry__2\(0) => \add_ln52_2_fu_586_p2__84_carry__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq is
begin
DCT_mac_muladd_16ocq_DSP48_13_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_69
     port map (
      P(27 downto 0) => P(27 downto 0),
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_107 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_107 : entity is "DCT_mac_muladd_16ocq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_107;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_107 is
begin
DCT_mac_muladd_16ocq_DSP48_13_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_132
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(27 downto 0) => P(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_108 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_108 : entity is "DCT_mac_muladd_16ocq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_108;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_108 is
begin
DCT_mac_muladd_16ocq_DSP48_13_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13_131
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(27 downto 0) => P(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_64 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_64 : entity is "DCT_mac_muladd_16ocq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_64 is
begin
DCT_mac_muladd_16ocq_DSP48_13_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_DSP48_13
     port map (
      P(27 downto 0) => P(27 downto 0),
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA is
begin
DCT_mac_muladd_16pcA_DSP48_14_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_68
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_109 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_3_fu_614_p2_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_109 : entity is "DCT_mac_muladd_16pcA";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_109;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_109 is
begin
DCT_mac_muladd_16pcA_DSP48_14_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_130
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7 downto 0) => DSP_OUTPUT_INST(7 downto 0),
      DSP_OUTPUT_INST_0(7 downto 0) => DSP_OUTPUT_INST_0(7 downto 0),
      DSP_OUTPUT_INST_1(3 downto 0) => DSP_OUTPUT_INST_1(3 downto 0),
      P(28 downto 0) => P(28 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln52_3_fu_614_p2_carry__2\(27 downto 0) => \add_ln52_3_fu_614_p2_carry__2\(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_110 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_OUTPUT_INST_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_5_fu_670_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_110 : entity is "DCT_mac_muladd_16pcA";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_110 is
begin
DCT_mac_muladd_16pcA_DSP48_14_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14_129
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7 downto 0) => DSP_OUTPUT_INST(7 downto 0),
      DSP_OUTPUT_INST_0(7 downto 0) => DSP_OUTPUT_INST_0(7 downto 0),
      DSP_OUTPUT_INST_1(3 downto 0) => DSP_OUTPUT_INST_1(3 downto 0),
      P(28 downto 0) => P(28 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln52_5_fu_670_p2__84_carry__2\(27 downto 0) => \add_ln52_5_fu_670_p2__84_carry__2\(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_65 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_65 : entity is "DCT_mac_muladd_16pcA";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_65 is
begin
DCT_mac_muladd_16pcA_DSP48_14_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_DSP48_14
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK is
begin
DCT_mac_muladd_16qcK_DSP48_15_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_67
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_111 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_3_fu_614_p2_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_111 : entity is "DCT_mac_muladd_16qcK";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_111 is
begin
DCT_mac_muladd_16qcK_DSP48_15_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_128
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(0) => S(0),
      \add_ln52_3_fu_614_p2_carry__2\(0) => \add_ln52_3_fu_614_p2_carry__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_112 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_4_fu_642_p2_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_112 : entity is "DCT_mac_muladd_16qcK";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_112 is
begin
DCT_mac_muladd_16qcK_DSP48_15_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15_127
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(0) => S(0),
      \add_ln52_4_fu_642_p2_carry__2\(0) => \add_ln52_4_fu_642_p2_carry__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_66 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_66 : entity is "DCT_mac_muladd_16qcK";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_66 is
begin
DCT_mac_muladd_16qcK_DSP48_15_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_DSP48_15
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU is
begin
DCT_mac_muladd_16rcU_DSP48_16_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_DSP48_16
     port map (
      DSP_ALU_INST(27 downto 0) => DSP_ALU_INST(27 downto 0),
      P(28 downto 0) => P(28 downto 0),
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_113 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln52_3_fu_614_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_113 : entity is "DCT_mac_muladd_16rcU";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_113;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_113 is
begin
DCT_mac_muladd_16rcU_DSP48_16_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_DSP48_16_126
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(27 downto 0) => DSP_ALU_INST_0(27 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(0) => S(0),
      \add_ln52_3_fu_614_p2__84_carry__2\(0) => \add_ln52_3_fu_614_p2__84_carry__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4 is
begin
DCT_mac_muladd_16sc4_DSP48_17_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_DSP48_17
     port map (
      P(28 downto 0) => P(28 downto 0),
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_114 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln52_5_fu_670_p2_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_114 : entity is "DCT_mac_muladd_16sc4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_114;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_114 is
begin
DCT_mac_muladd_16sc4_DSP48_17_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_DSP48_17_125
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(0) => S(0),
      \add_ln52_5_fu_670_p2_carry__2\(0) => \add_ln52_5_fu_670_p2_carry__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde is
begin
DCT_mac_muladd_16tde_DSP48_18_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_DSP48_18
     port map (
      DSP_ALU_INST(27 downto 0) => DSP_ALU_INST(27 downto 0),
      P(28 downto 0) => P(28 downto 0),
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_115 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln52_5_fu_670_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_115 : entity is "DCT_mac_muladd_16tde";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_115;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_115 is
begin
DCT_mac_muladd_16tde_DSP48_18_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_DSP48_18_124
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(27 downto 0) => DSP_ALU_INST_0(27 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(0) => S(0),
      \add_ln52_5_fu_670_p2__84_carry__2\(0) => \add_ln52_5_fu_670_p2__84_carry__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo is
begin
DCT_mac_muladd_16udo_DSP48_19_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_DSP48_19
     port map (
      DSP_ALU_INST(26 downto 0) => DSP_ALU_INST(26 downto 0),
      P(28 downto 0) => P(28 downto 0),
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_116 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \add_ln52_6_fu_698_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_116 : entity is "DCT_mac_muladd_16udo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_116;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_116 is
begin
DCT_mac_muladd_16udo_DSP48_19_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_DSP48_19_123
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(26 downto 0) => DSP_ALU_INST_0(26 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(0) => S(0),
      \add_ln52_6_fu_698_p2__84_carry__2\(0) => \add_ln52_6_fu_698_p2__84_carry__2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy is
begin
DCT_mac_muladd_16vdy_DSP48_20_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_DSP48_20
     port map (
      P(26 downto 0) => P(26 downto 0),
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_117 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_117 : entity is "DCT_mac_muladd_16vdy";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_117;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_117 is
begin
DCT_mac_muladd_16vdy_DSP48_20_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_DSP48_20_122
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(26 downto 0) => P(26 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \ram_reg_0_7_11_11_i_14__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI is
begin
DCT_mac_muladd_16wdI_DSP48_21_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_DSP48_21
     port map (
      DSP_ALU_INST(25 downto 0) => DSP_ALU_INST(25 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(0) => S(0),
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0),
      \ram_reg_0_7_11_11_i_14__5\(0) => \ram_reg_0_7_11_11_i_14__5\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_118 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \add_ln52_7_fu_734_p2__84_carry__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_118 : entity is "DCT_mac_muladd_16wdI";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_118;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_118 is
begin
DCT_mac_muladd_16wdI_DSP48_21_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_DSP48_21_121
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(25 downto 0) => DSP_ALU_INST_0(25 downto 0),
      P(27 downto 0) => P(27 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \add_ln52_7_fu_734_p2__84_carry__2\(1 downto 0) => \add_ln52_7_fu_734_p2__84_carry__2\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS is
begin
DCT_mac_muladd_16xdS_DSP48_22_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_DSP48_22
     port map (
      P(25 downto 0) => P(25 downto 0),
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_119 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_119 : entity is "DCT_mac_muladd_16xdS";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_119;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_119 is
begin
DCT_mac_muladd_16xdS_DSP48_22_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_DSP48_22_120
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(25 downto 0) => P(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_1D is
  port (
    DCT_1D_out_buf_col_1_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \output_offset_read_reg_1203_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    DCT_1D_out_buf_col_0_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_col_1_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_col_2_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_col_3_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_col_4_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_col_5_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_col_6_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DCT_1D_out_buf_col_7_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[0]\ : in STD_LOGIC;
    \output_offset_read_reg_1203_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \output_offset_read_reg_1203_reg[0]_0\ : in STD_LOGIC;
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_i_17_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_i_5_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_i_37_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    grp_DCT_1D_fu_874_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_1D;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_1D is
  signal A : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal D : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal DCT_mac_muladd_16cud_U132_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U132_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U152_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U156_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U160_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U164_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U182_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U184_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U135_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U180_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U136_n_9 : STD_LOGIC;
  signal \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal DCT_mac_muladd_16ibs_U138_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16ibs_U138_n_29 : STD_LOGIC;
  signal \DCT_mac_muladd_16jbC_DSP48_8_U/p__0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \DCT_mac_muladd_16jbC_DSP48_8_U/p__0_1\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \DCT_mac_muladd_16jbC_DSP48_8_U/p__0_2\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal DCT_mac_muladd_16kbM_U141_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U141_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U172_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U142_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U145_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U175_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U176_n_9 : STD_LOGIC;
  signal \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \DCT_mac_muladd_16ocq_DSP48_13_U/p__0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \DCT_mac_muladd_16ocq_DSP48_13_U/p__0_3\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal DCT_mac_muladd_16pcA_U149_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U149_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U169_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U150_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U158_n_9 : STD_LOGIC;
  signal \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal DCT_mac_muladd_16sc4_U166_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U166_n_9 : STD_LOGIC;
  signal \DCT_mac_muladd_16tde_DSP48_18_U/p__0\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \DCT_mac_muladd_16udo_DSP48_19_U/p__0\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \DCT_mac_muladd_16vdy_DSP48_20_U/p__0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal DCT_mac_muladd_16wdI_U186_n_28 : STD_LOGIC;
  signal \DCT_mac_muladd_16xdS_DSP48_22_U/p__0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal add_ln52_101_fu_718_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_105_fu_729_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_59_fu_542_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_63_fu_553_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_66_fu_575_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_70_fu_582_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_73_fu_603_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_77_fu_610_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_80_fu_631_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_84_fu_638_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_87_fu_659_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_91_fu_666_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_94_fu_687_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_98_fu_694_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_DCT_1D_fu_874_input_0_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_i_100_n_0 : STD_LOGIC;
  signal p_i_101_n_0 : STD_LOGIC;
  signal p_i_102_n_0 : STD_LOGIC;
  signal p_i_103_n_0 : STD_LOGIC;
  signal p_i_104_n_0 : STD_LOGIC;
  signal p_i_106_n_0 : STD_LOGIC;
  signal p_i_107_n_0 : STD_LOGIC;
  signal p_i_108_n_0 : STD_LOGIC;
  signal p_i_109_n_0 : STD_LOGIC;
  signal p_i_10_n_0 : STD_LOGIC;
  signal p_i_110_n_0 : STD_LOGIC;
  signal p_i_111_n_0 : STD_LOGIC;
  signal p_i_112_n_0 : STD_LOGIC;
  signal p_i_113_n_0 : STD_LOGIC;
  signal p_i_114_n_0 : STD_LOGIC;
  signal p_i_115_n_0 : STD_LOGIC;
  signal p_i_116_n_0 : STD_LOGIC;
  signal p_i_117_n_0 : STD_LOGIC;
  signal p_i_118_n_0 : STD_LOGIC;
  signal p_i_119_n_0 : STD_LOGIC;
  signal p_i_11_n_0 : STD_LOGIC;
  signal p_i_120_n_0 : STD_LOGIC;
  signal p_i_12_n_0 : STD_LOGIC;
  signal p_i_13_n_0 : STD_LOGIC;
  signal p_i_14_n_0 : STD_LOGIC;
  signal p_i_15_n_0 : STD_LOGIC;
  signal p_i_16_n_0 : STD_LOGIC;
  signal p_i_17_n_0 : STD_LOGIC;
  signal p_i_18_n_0 : STD_LOGIC;
  signal p_i_18_n_1 : STD_LOGIC;
  signal p_i_18_n_2 : STD_LOGIC;
  signal p_i_18_n_3 : STD_LOGIC;
  signal p_i_18_n_4 : STD_LOGIC;
  signal p_i_18_n_5 : STD_LOGIC;
  signal p_i_18_n_6 : STD_LOGIC;
  signal p_i_18_n_7 : STD_LOGIC;
  signal p_i_19_n_0 : STD_LOGIC;
  signal p_i_1_n_7 : STD_LOGIC;
  signal p_i_20_n_0 : STD_LOGIC;
  signal p_i_21_n_0 : STD_LOGIC;
  signal p_i_22_n_0 : STD_LOGIC;
  signal p_i_23_n_0 : STD_LOGIC;
  signal p_i_24_n_0 : STD_LOGIC;
  signal p_i_25_n_0 : STD_LOGIC;
  signal p_i_26_n_0 : STD_LOGIC;
  signal p_i_27_n_7 : STD_LOGIC;
  signal p_i_28_n_0 : STD_LOGIC;
  signal p_i_29_n_0 : STD_LOGIC;
  signal p_i_29_n_1 : STD_LOGIC;
  signal p_i_29_n_2 : STD_LOGIC;
  signal p_i_29_n_3 : STD_LOGIC;
  signal p_i_29_n_4 : STD_LOGIC;
  signal p_i_29_n_5 : STD_LOGIC;
  signal p_i_29_n_6 : STD_LOGIC;
  signal p_i_29_n_7 : STD_LOGIC;
  signal p_i_2_n_0 : STD_LOGIC;
  signal p_i_2_n_1 : STD_LOGIC;
  signal p_i_2_n_2 : STD_LOGIC;
  signal p_i_2_n_3 : STD_LOGIC;
  signal p_i_2_n_4 : STD_LOGIC;
  signal p_i_2_n_5 : STD_LOGIC;
  signal p_i_2_n_6 : STD_LOGIC;
  signal p_i_2_n_7 : STD_LOGIC;
  signal p_i_30_n_0 : STD_LOGIC;
  signal p_i_31_n_0 : STD_LOGIC;
  signal p_i_32_n_0 : STD_LOGIC;
  signal p_i_33_n_0 : STD_LOGIC;
  signal p_i_34_n_0 : STD_LOGIC;
  signal p_i_35_n_0 : STD_LOGIC;
  signal p_i_36_n_0 : STD_LOGIC;
  signal p_i_37_n_0 : STD_LOGIC;
  signal p_i_38_n_0 : STD_LOGIC;
  signal p_i_38_n_1 : STD_LOGIC;
  signal p_i_38_n_2 : STD_LOGIC;
  signal p_i_38_n_3 : STD_LOGIC;
  signal p_i_38_n_4 : STD_LOGIC;
  signal p_i_38_n_5 : STD_LOGIC;
  signal p_i_38_n_6 : STD_LOGIC;
  signal p_i_38_n_7 : STD_LOGIC;
  signal p_i_39_n_0 : STD_LOGIC;
  signal p_i_3_n_0 : STD_LOGIC;
  signal p_i_3_n_1 : STD_LOGIC;
  signal p_i_3_n_2 : STD_LOGIC;
  signal p_i_3_n_3 : STD_LOGIC;
  signal p_i_3_n_4 : STD_LOGIC;
  signal p_i_3_n_5 : STD_LOGIC;
  signal p_i_3_n_6 : STD_LOGIC;
  signal p_i_3_n_7 : STD_LOGIC;
  signal p_i_40_n_0 : STD_LOGIC;
  signal p_i_41_n_0 : STD_LOGIC;
  signal p_i_42_n_0 : STD_LOGIC;
  signal p_i_43_n_0 : STD_LOGIC;
  signal p_i_44_n_0 : STD_LOGIC;
  signal p_i_45_n_0 : STD_LOGIC;
  signal p_i_46_n_0 : STD_LOGIC;
  signal p_i_47_n_7 : STD_LOGIC;
  signal p_i_48_n_0 : STD_LOGIC;
  signal p_i_4_n_7 : STD_LOGIC;
  signal p_i_50_n_0 : STD_LOGIC;
  signal p_i_51_n_0 : STD_LOGIC;
  signal p_i_52_n_0 : STD_LOGIC;
  signal p_i_53_n_0 : STD_LOGIC;
  signal p_i_54_n_0 : STD_LOGIC;
  signal p_i_55_n_0 : STD_LOGIC;
  signal p_i_56_n_0 : STD_LOGIC;
  signal p_i_57_n_0 : STD_LOGIC;
  signal p_i_57_n_1 : STD_LOGIC;
  signal p_i_57_n_2 : STD_LOGIC;
  signal p_i_57_n_3 : STD_LOGIC;
  signal p_i_57_n_4 : STD_LOGIC;
  signal p_i_57_n_5 : STD_LOGIC;
  signal p_i_57_n_6 : STD_LOGIC;
  signal p_i_57_n_7 : STD_LOGIC;
  signal p_i_58_n_0 : STD_LOGIC;
  signal p_i_59_n_0 : STD_LOGIC;
  signal p_i_5_n_0 : STD_LOGIC;
  signal p_i_5_n_1 : STD_LOGIC;
  signal p_i_5_n_2 : STD_LOGIC;
  signal p_i_5_n_3 : STD_LOGIC;
  signal p_i_5_n_4 : STD_LOGIC;
  signal p_i_5_n_5 : STD_LOGIC;
  signal p_i_5_n_6 : STD_LOGIC;
  signal p_i_5_n_7 : STD_LOGIC;
  signal p_i_60_n_0 : STD_LOGIC;
  signal p_i_61_n_0 : STD_LOGIC;
  signal p_i_62_n_0 : STD_LOGIC;
  signal p_i_63_n_0 : STD_LOGIC;
  signal p_i_64_n_0 : STD_LOGIC;
  signal p_i_65_n_0 : STD_LOGIC;
  signal p_i_66_n_0 : STD_LOGIC;
  signal p_i_66_n_1 : STD_LOGIC;
  signal p_i_66_n_2 : STD_LOGIC;
  signal p_i_66_n_3 : STD_LOGIC;
  signal p_i_66_n_4 : STD_LOGIC;
  signal p_i_66_n_5 : STD_LOGIC;
  signal p_i_66_n_6 : STD_LOGIC;
  signal p_i_66_n_7 : STD_LOGIC;
  signal p_i_67_n_7 : STD_LOGIC;
  signal p_i_68_n_0 : STD_LOGIC;
  signal p_i_6_n_0 : STD_LOGIC;
  signal p_i_6_n_1 : STD_LOGIC;
  signal p_i_6_n_2 : STD_LOGIC;
  signal p_i_6_n_3 : STD_LOGIC;
  signal p_i_6_n_4 : STD_LOGIC;
  signal p_i_6_n_5 : STD_LOGIC;
  signal p_i_6_n_6 : STD_LOGIC;
  signal p_i_6_n_7 : STD_LOGIC;
  signal p_i_70_n_0 : STD_LOGIC;
  signal p_i_71_n_0 : STD_LOGIC;
  signal p_i_72_n_0 : STD_LOGIC;
  signal p_i_73_n_0 : STD_LOGIC;
  signal p_i_74_n_0 : STD_LOGIC;
  signal p_i_75_n_0 : STD_LOGIC;
  signal p_i_76_n_0 : STD_LOGIC;
  signal p_i_77_n_0 : STD_LOGIC;
  signal p_i_77_n_1 : STD_LOGIC;
  signal p_i_77_n_2 : STD_LOGIC;
  signal p_i_77_n_3 : STD_LOGIC;
  signal p_i_77_n_4 : STD_LOGIC;
  signal p_i_77_n_5 : STD_LOGIC;
  signal p_i_77_n_6 : STD_LOGIC;
  signal p_i_77_n_7 : STD_LOGIC;
  signal p_i_78_n_0 : STD_LOGIC;
  signal p_i_79_n_0 : STD_LOGIC;
  signal p_i_7_n_7 : STD_LOGIC;
  signal p_i_80_n_0 : STD_LOGIC;
  signal p_i_81_n_0 : STD_LOGIC;
  signal p_i_82_n_0 : STD_LOGIC;
  signal p_i_83_n_0 : STD_LOGIC;
  signal p_i_84_n_0 : STD_LOGIC;
  signal p_i_85_n_0 : STD_LOGIC;
  signal p_i_86_n_0 : STD_LOGIC;
  signal p_i_86_n_1 : STD_LOGIC;
  signal p_i_86_n_2 : STD_LOGIC;
  signal p_i_86_n_3 : STD_LOGIC;
  signal p_i_86_n_4 : STD_LOGIC;
  signal p_i_86_n_5 : STD_LOGIC;
  signal p_i_86_n_6 : STD_LOGIC;
  signal p_i_86_n_7 : STD_LOGIC;
  signal p_i_87_n_0 : STD_LOGIC;
  signal p_i_89_n_0 : STD_LOGIC;
  signal p_i_8_n_0 : STD_LOGIC;
  signal p_i_90_n_0 : STD_LOGIC;
  signal p_i_91_n_0 : STD_LOGIC;
  signal p_i_92_n_0 : STD_LOGIC;
  signal p_i_93_n_0 : STD_LOGIC;
  signal p_i_94_n_0 : STD_LOGIC;
  signal p_i_95_n_0 : STD_LOGIC;
  signal p_i_96_n_0 : STD_LOGIC;
  signal p_i_97_n_0 : STD_LOGIC;
  signal p_i_98_n_0 : STD_LOGIC;
  signal p_i_99_n_0 : STD_LOGIC;
  signal p_i_9_n_0 : STD_LOGIC;
  signal p_i_9_n_1 : STD_LOGIC;
  signal p_i_9_n_2 : STD_LOGIC;
  signal p_i_9_n_3 : STD_LOGIC;
  signal p_i_9_n_4 : STD_LOGIC;
  signal p_i_9_n_5 : STD_LOGIC;
  signal p_i_9_n_6 : STD_LOGIC;
  signal p_i_9_n_7 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_10__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_10__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_10__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_10_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_11__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_11__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_11__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_11_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__1_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__3_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__3_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__4_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__4_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__4_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__4_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__5_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__5_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__5_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__5_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__5_n_7\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_12_n_0 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_12_n_1 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_12_n_2 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_12_n_3 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_12_n_4 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_12_n_5 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_12_n_6 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_12_n_7 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_13_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_14__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_14__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_14__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_14__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_14__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_14_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_15__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_15__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_15__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_15__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_15__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_15__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_15_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_16__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_16__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_16__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_16__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_16__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_16_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_17__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_17__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_17__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_17__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_17__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_17__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_17_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_18__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_18__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_18__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_18__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_18__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_18__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_18_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_19__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_19__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_19__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_19__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_19__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_19__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_19_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__1_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__3_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__3_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__4_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__4_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__4_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__4_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__5_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__5_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__5_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__5_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__5_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_20__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_20__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_20__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_20__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_20__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_20__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_20_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_21__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_21__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_21__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_21__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_21__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_21__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_21_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_22__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_22__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_22__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_22__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_22__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_22__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_22_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_23__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_23__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_23__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_23__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_23__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_23__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_23_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_24__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_24__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_24__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_24__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_24__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_24__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_24_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_25__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_25__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_25__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_25__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_25__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_25__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_25_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_26__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_26__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_26__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_26__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_26__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_26__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_26_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_27__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_27__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_27__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_27__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_27__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_27__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_27_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_28__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_28__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_28__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_28__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_28__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_28__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_28_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__1_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__3_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__3_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__4_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__4_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__4_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__4_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__5_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__5_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__5_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__5_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_29__5_n_7\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_29_n_0 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_29_n_1 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_29_n_2 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_29_n_3 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_29_n_4 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_29_n_5 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_29_n_6 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_29_n_7 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__1_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__3_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__3_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__4_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__4_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__4_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__4_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_2__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_30__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_30__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_30__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_30__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_30__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_30__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_30__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_30__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_30__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_30__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_30__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_30__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_30__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_30_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_31__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_31__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_31__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_31__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_31__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_31__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_31_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_32__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_32__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_32__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_32__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_32__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_32__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_32_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_33__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_33__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_33__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_33__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_33__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_33__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_33_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_34__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_34__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_34__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_34__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_34__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_34__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_34_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_35__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_35__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_35__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_35__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_35__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_35__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_35_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_36__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_36__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_36__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_36__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_36__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_36__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_36_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_37__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_37__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_37__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_37__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_37__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_37__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_37_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__1_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__3_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__3_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__4_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__4_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__4_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__4_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__5_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__5_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__5_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__5_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_38__5_n_7\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_38_n_0 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_38_n_1 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_38_n_2 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_38_n_3 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_38_n_4 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_38_n_5 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_38_n_6 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_38_n_7 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_39__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_39__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_39__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_39__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_39__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_39__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_39__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_39__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_39__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_39__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_39__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_39__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_39__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_39_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__1_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__3_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__3_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__4_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__4_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__4_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__4_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__5_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__5_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__5_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__5_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_3__5_n_7\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_3_n_0 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_3_n_1 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_3_n_2 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_3_n_4 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_3_n_5 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_3_n_6 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_3_n_7 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_40__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_40__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_40__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_40__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_40__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_40__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_40_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_41__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_41__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_41__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_41__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_41__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_41__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_41_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_42__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_42__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_42__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_42__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_42__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_42__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_42_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_43__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_43__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_43__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_43__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_43__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_43__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_43_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_44__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_44__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_44__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_44__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_44__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_44__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_44_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_45__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_45__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_45__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_45__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_45__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_45__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_45_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_46__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_46__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_46__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_46__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_46__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_46__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_46_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_47__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_47__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_47__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_47__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_47__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_47__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_47_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_48__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_48__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_48__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_48__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_48__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_48__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_48_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_49__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_49__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_49__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_49__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_49__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_49__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_49_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_4__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_4__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_4__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_4__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_4__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_4__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_4__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_4__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_4__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_4_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_50__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_50__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_50__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_50__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_50__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_50__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_50_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_51__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_51__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_51__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_51__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_51__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_51__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_51_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_52__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_52__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_52__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_52__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_52__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_52__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_52_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_53__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_53__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_53__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_53__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_53__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_53__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_53_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_54__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_54__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_54__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_54__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_54__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_54__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_54_n_0 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_55_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_5__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_5__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_5__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_5__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_5_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_7__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_7__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_7__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_7_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_8__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_8__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_8__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_8_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_9__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_9__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_9__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_9__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_9__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_9__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_9_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_10__0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_10__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_10__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_11__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_11__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_11__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_11_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_12__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_12__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_12__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_12__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_12__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_12__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_12_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__1_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__3_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__3_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__4_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__4_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__4_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_13__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_13_n_4 : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_13_n_5 : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_13_n_6 : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_13_n_7 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_14__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_14__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_14__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_14__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_14__5_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_14__5_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_14__5_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_14__5_n_7\ : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_14_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_15__0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_15__1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_15__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_15__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_15__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_16__0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_16__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_16__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_16__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_16__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_17__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_17__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_17__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_17__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_17__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_17__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_17_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_18__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_18__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_18__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_18__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_18__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_18__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_18_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_19__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_19_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__1_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__3_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__3_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__4_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__4_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__4_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__5_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__5_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__5_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__5_n_7\ : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_1_n_4 : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_1_n_5 : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_1_n_6 : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_1_n_7 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__1_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__3_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__3_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__4_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__4_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__4_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__5_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__5_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__5_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_2__5_n_7\ : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_2_n_4 : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_2_n_7 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_3__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_3__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_3__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_3_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_4__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_4__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_4__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_4_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_5__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_5__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_5__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_5__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_5_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_6__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_6__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_6__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_6__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_6__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_6_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_7__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_7__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_7__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_11_11_i_7_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_8__0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_8__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_8__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_9__0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_9__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_9__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_9__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_9__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_9__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_10__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_10__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_10__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_10_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_11__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_11__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_11__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_11_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_12__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_12__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_12__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_12__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_12__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_12__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_12_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_13__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_13__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_13__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_13__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_13__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_13__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_13_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_14__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_14__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_14__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_14__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_14__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_14_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_15__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_15__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_15__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_15__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_15__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_15__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_15_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_16__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_16__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_16__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_16__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_16__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_16_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_17__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_17__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_17__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_17__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_17__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_17__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_17_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_18__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_18__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_18__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_18__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_18__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_18__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_18_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__1_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__3_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__3_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__4_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__4_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__4_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__4_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__5_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__5_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__5_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__5_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_19__5_n_7\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_19_n_0 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_19_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_19_n_2 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_19_n_3 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_19_n_4 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_19_n_5 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_19_n_6 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_19_n_7 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__1_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__3_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__3_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__4_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__4_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__4_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__4_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__5_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__5_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__5_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__5_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__5_n_7\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_1_n_0 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_1_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_1_n_2 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_1_n_3 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_1_n_4 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_1_n_5 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_1_n_6 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_1_n_7 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_20__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_20__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_20__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_20__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_20__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_20__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_20_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_21__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_21__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_21__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_21__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_21__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_21__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_21_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_22__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_22__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_22__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_22__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_22__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_22__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_22_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_23__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_23__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_23__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_23__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_23__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_23__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_23_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_24__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_24__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_24__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_24__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_24__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_24__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_24_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_25__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_25__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_25__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_25__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_25__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_25__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_25_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_26__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_26__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_26__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_26__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_26__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_26__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_26_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_27__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_27__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_27__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_27__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_27__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_27__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_27_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__1_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__3_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__3_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__3_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__4_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__4_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__4_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__4_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__4_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__4_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__5_n_2\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__5_n_3\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__5_n_4\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__5_n_5\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__5_n_6\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_2__5_n_7\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_2_n_0 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_2_n_1 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_2_n_2 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_2_n_4 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_2_n_7 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_3__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_3__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_3__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_3_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_4__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_4__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_4__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_4_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_5__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_5__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_5__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_5__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_5_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_6__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_6__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_6__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_6__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_6__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_6_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_7__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_7__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_7__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_7_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_8__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_8__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_8__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_8_n_0 : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_9__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_9__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_9__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_9__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_9__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_9__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_7_3_3_i_9_n_0 : STD_LOGIC;
  signal sext_ln50_83_fu_471_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln50_84_fu_481_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln50_86_fu_501_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln50_87_fu_511_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_p_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_p_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_p_i_27_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_p_i_27_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_p_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_p_i_47_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_p_i_47_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_i_67_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_p_i_67_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_p_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ram_reg_0_7_0_0_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ram_reg_0_7_0_0_i_1__0__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ram_reg_0_7_0_0_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ram_reg_0_7_0_0_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ram_reg_0_7_0_0_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ram_reg_0_7_0_0_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ram_reg_0_7_0_0_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ram_reg_0_7_0_0_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ram_reg_0_7_0_0_i_2__0__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ram_reg_0_7_0_0_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ram_reg_0_7_0_0_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ram_reg_0_7_0_0_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ram_reg_0_7_0_0_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ram_reg_0_7_0_0_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_7_11_11_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_ram_reg_0_7_11_11_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_ram_reg_0_7_11_11_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_ram_reg_0_7_11_11_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_13__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_13__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_13__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_13__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_13__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_13__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_13__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_13__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_13__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_13__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_14__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_14__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_ram_reg_0_7_11_11_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_ram_reg_0_7_11_11_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_2__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ram_reg_0_7_11_11_i_2__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ram_reg_0_7_11_11_i_2__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
DCT_ama_addmuladdbkb_U131: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb
     port map (
      A(17 downto 0) => A(17 downto 0),
      D(17 downto 0) => D(17 downto 0),
      DCT_1D_out_buf_col_0_d0(15 downto 0) => DCT_1D_out_buf_col_0_d0(15 downto 0)
    );
DCT_mac_muladd_16cud_U132: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud
     port map (
      P(28) => DCT_mac_muladd_16cud_U132_n_0,
      P(27) => DCT_mac_muladd_16cud_U132_n_1,
      P(26) => DCT_mac_muladd_16cud_U132_n_2,
      P(25) => DCT_mac_muladd_16cud_U132_n_3,
      P(24) => DCT_mac_muladd_16cud_U132_n_4,
      P(23) => DCT_mac_muladd_16cud_U132_n_5,
      P(22) => DCT_mac_muladd_16cud_U132_n_6,
      P(21) => DCT_mac_muladd_16cud_U132_n_7,
      P(20) => DCT_mac_muladd_16cud_U132_n_8,
      P(19) => DCT_mac_muladd_16cud_U132_n_9,
      P(18) => DCT_mac_muladd_16cud_U132_n_10,
      P(17) => DCT_mac_muladd_16cud_U132_n_11,
      P(16) => DCT_mac_muladd_16cud_U132_n_12,
      P(15) => DCT_mac_muladd_16cud_U132_n_13,
      P(14) => DCT_mac_muladd_16cud_U132_n_14,
      P(13) => DCT_mac_muladd_16cud_U132_n_15,
      P(12) => DCT_mac_muladd_16cud_U132_n_16,
      P(11) => DCT_mac_muladd_16cud_U132_n_17,
      P(10) => DCT_mac_muladd_16cud_U132_n_18,
      P(9) => DCT_mac_muladd_16cud_U132_n_19,
      P(8) => DCT_mac_muladd_16cud_U132_n_20,
      P(7) => DCT_mac_muladd_16cud_U132_n_21,
      P(6) => DCT_mac_muladd_16cud_U132_n_22,
      P(5) => DCT_mac_muladd_16cud_U132_n_23,
      P(4) => DCT_mac_muladd_16cud_U132_n_24,
      P(3) => DCT_mac_muladd_16cud_U132_n_25,
      P(2) => DCT_mac_muladd_16cud_U132_n_26,
      P(1) => DCT_mac_muladd_16cud_U132_n_27,
      P(0) => DCT_mac_muladd_16cud_U132_n_28,
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0)
    );
DCT_mac_muladd_16cud_U152: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_50
     port map (
      P(28) => DCT_mac_muladd_16cud_U152_n_0,
      P(27) => DCT_mac_muladd_16cud_U152_n_1,
      P(26) => DCT_mac_muladd_16cud_U152_n_2,
      P(25) => DCT_mac_muladd_16cud_U152_n_3,
      P(24) => DCT_mac_muladd_16cud_U152_n_4,
      P(23) => DCT_mac_muladd_16cud_U152_n_5,
      P(22) => DCT_mac_muladd_16cud_U152_n_6,
      P(21) => DCT_mac_muladd_16cud_U152_n_7,
      P(20) => DCT_mac_muladd_16cud_U152_n_8,
      P(19) => DCT_mac_muladd_16cud_U152_n_9,
      P(18) => DCT_mac_muladd_16cud_U152_n_10,
      P(17) => DCT_mac_muladd_16cud_U152_n_11,
      P(16) => DCT_mac_muladd_16cud_U152_n_12,
      P(15) => DCT_mac_muladd_16cud_U152_n_13,
      P(14) => DCT_mac_muladd_16cud_U152_n_14,
      P(13) => DCT_mac_muladd_16cud_U152_n_15,
      P(12) => DCT_mac_muladd_16cud_U152_n_16,
      P(11) => DCT_mac_muladd_16cud_U152_n_17,
      P(10) => DCT_mac_muladd_16cud_U152_n_18,
      P(9) => DCT_mac_muladd_16cud_U152_n_19,
      P(8) => DCT_mac_muladd_16cud_U152_n_20,
      P(7) => DCT_mac_muladd_16cud_U152_n_21,
      P(6) => DCT_mac_muladd_16cud_U152_n_22,
      P(5) => DCT_mac_muladd_16cud_U152_n_23,
      P(4) => DCT_mac_muladd_16cud_U152_n_24,
      P(3) => DCT_mac_muladd_16cud_U152_n_25,
      P(2) => DCT_mac_muladd_16cud_U152_n_26,
      P(1) => DCT_mac_muladd_16cud_U152_n_27,
      P(0) => DCT_mac_muladd_16cud_U152_n_28,
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0)
    );
DCT_mac_muladd_16cud_U156: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_51
     port map (
      P(28) => DCT_mac_muladd_16cud_U156_n_0,
      P(27) => DCT_mac_muladd_16cud_U156_n_1,
      P(26) => DCT_mac_muladd_16cud_U156_n_2,
      P(25) => DCT_mac_muladd_16cud_U156_n_3,
      P(24) => DCT_mac_muladd_16cud_U156_n_4,
      P(23) => DCT_mac_muladd_16cud_U156_n_5,
      P(22) => DCT_mac_muladd_16cud_U156_n_6,
      P(21) => DCT_mac_muladd_16cud_U156_n_7,
      P(20) => DCT_mac_muladd_16cud_U156_n_8,
      P(19) => DCT_mac_muladd_16cud_U156_n_9,
      P(18) => DCT_mac_muladd_16cud_U156_n_10,
      P(17) => DCT_mac_muladd_16cud_U156_n_11,
      P(16) => DCT_mac_muladd_16cud_U156_n_12,
      P(15) => DCT_mac_muladd_16cud_U156_n_13,
      P(14) => DCT_mac_muladd_16cud_U156_n_14,
      P(13) => DCT_mac_muladd_16cud_U156_n_15,
      P(12) => DCT_mac_muladd_16cud_U156_n_16,
      P(11) => DCT_mac_muladd_16cud_U156_n_17,
      P(10) => DCT_mac_muladd_16cud_U156_n_18,
      P(9) => DCT_mac_muladd_16cud_U156_n_19,
      P(8) => DCT_mac_muladd_16cud_U156_n_20,
      P(7) => DCT_mac_muladd_16cud_U156_n_21,
      P(6) => DCT_mac_muladd_16cud_U156_n_22,
      P(5) => DCT_mac_muladd_16cud_U156_n_23,
      P(4) => DCT_mac_muladd_16cud_U156_n_24,
      P(3) => DCT_mac_muladd_16cud_U156_n_25,
      P(2) => DCT_mac_muladd_16cud_U156_n_26,
      P(1) => DCT_mac_muladd_16cud_U156_n_27,
      P(0) => DCT_mac_muladd_16cud_U156_n_28,
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0)
    );
DCT_mac_muladd_16cud_U160: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_52
     port map (
      P(28) => DCT_mac_muladd_16cud_U160_n_0,
      P(27) => DCT_mac_muladd_16cud_U160_n_1,
      P(26) => DCT_mac_muladd_16cud_U160_n_2,
      P(25) => DCT_mac_muladd_16cud_U160_n_3,
      P(24) => DCT_mac_muladd_16cud_U160_n_4,
      P(23) => DCT_mac_muladd_16cud_U160_n_5,
      P(22) => DCT_mac_muladd_16cud_U160_n_6,
      P(21) => DCT_mac_muladd_16cud_U160_n_7,
      P(20) => DCT_mac_muladd_16cud_U160_n_8,
      P(19) => DCT_mac_muladd_16cud_U160_n_9,
      P(18) => DCT_mac_muladd_16cud_U160_n_10,
      P(17) => DCT_mac_muladd_16cud_U160_n_11,
      P(16) => DCT_mac_muladd_16cud_U160_n_12,
      P(15) => DCT_mac_muladd_16cud_U160_n_13,
      P(14) => DCT_mac_muladd_16cud_U160_n_14,
      P(13) => DCT_mac_muladd_16cud_U160_n_15,
      P(12) => DCT_mac_muladd_16cud_U160_n_16,
      P(11) => DCT_mac_muladd_16cud_U160_n_17,
      P(10) => DCT_mac_muladd_16cud_U160_n_18,
      P(9) => DCT_mac_muladd_16cud_U160_n_19,
      P(8) => DCT_mac_muladd_16cud_U160_n_20,
      P(7) => DCT_mac_muladd_16cud_U160_n_21,
      P(6) => DCT_mac_muladd_16cud_U160_n_22,
      P(5) => DCT_mac_muladd_16cud_U160_n_23,
      P(4) => DCT_mac_muladd_16cud_U160_n_24,
      P(3) => DCT_mac_muladd_16cud_U160_n_25,
      P(2) => DCT_mac_muladd_16cud_U160_n_26,
      P(1) => DCT_mac_muladd_16cud_U160_n_27,
      P(0) => DCT_mac_muladd_16cud_U160_n_28,
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0)
    );
DCT_mac_muladd_16cud_U164: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_53
     port map (
      P(28) => DCT_mac_muladd_16cud_U164_n_0,
      P(27) => DCT_mac_muladd_16cud_U164_n_1,
      P(26) => DCT_mac_muladd_16cud_U164_n_2,
      P(25) => DCT_mac_muladd_16cud_U164_n_3,
      P(24) => DCT_mac_muladd_16cud_U164_n_4,
      P(23) => DCT_mac_muladd_16cud_U164_n_5,
      P(22) => DCT_mac_muladd_16cud_U164_n_6,
      P(21) => DCT_mac_muladd_16cud_U164_n_7,
      P(20) => DCT_mac_muladd_16cud_U164_n_8,
      P(19) => DCT_mac_muladd_16cud_U164_n_9,
      P(18) => DCT_mac_muladd_16cud_U164_n_10,
      P(17) => DCT_mac_muladd_16cud_U164_n_11,
      P(16) => DCT_mac_muladd_16cud_U164_n_12,
      P(15) => DCT_mac_muladd_16cud_U164_n_13,
      P(14) => DCT_mac_muladd_16cud_U164_n_14,
      P(13) => DCT_mac_muladd_16cud_U164_n_15,
      P(12) => DCT_mac_muladd_16cud_U164_n_16,
      P(11) => DCT_mac_muladd_16cud_U164_n_17,
      P(10) => DCT_mac_muladd_16cud_U164_n_18,
      P(9) => DCT_mac_muladd_16cud_U164_n_19,
      P(8) => DCT_mac_muladd_16cud_U164_n_20,
      P(7) => DCT_mac_muladd_16cud_U164_n_21,
      P(6) => DCT_mac_muladd_16cud_U164_n_22,
      P(5) => DCT_mac_muladd_16cud_U164_n_23,
      P(4) => DCT_mac_muladd_16cud_U164_n_24,
      P(3) => DCT_mac_muladd_16cud_U164_n_25,
      P(2) => DCT_mac_muladd_16cud_U164_n_26,
      P(1) => DCT_mac_muladd_16cud_U164_n_27,
      P(0) => DCT_mac_muladd_16cud_U164_n_28,
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0)
    );
DCT_mac_muladd_16cud_U182: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_54
     port map (
      P(27) => DCT_mac_muladd_16cud_U182_n_0,
      P(26) => DCT_mac_muladd_16cud_U182_n_1,
      P(25) => DCT_mac_muladd_16cud_U182_n_2,
      P(24) => DCT_mac_muladd_16cud_U182_n_3,
      P(23) => DCT_mac_muladd_16cud_U182_n_4,
      P(22) => DCT_mac_muladd_16cud_U182_n_5,
      P(21) => DCT_mac_muladd_16cud_U182_n_6,
      P(20) => DCT_mac_muladd_16cud_U182_n_7,
      P(19) => DCT_mac_muladd_16cud_U182_n_8,
      P(18) => DCT_mac_muladd_16cud_U182_n_9,
      P(17) => DCT_mac_muladd_16cud_U182_n_10,
      P(16) => DCT_mac_muladd_16cud_U182_n_11,
      P(15) => DCT_mac_muladd_16cud_U182_n_12,
      P(14) => DCT_mac_muladd_16cud_U182_n_13,
      P(13) => DCT_mac_muladd_16cud_U182_n_14,
      P(12) => DCT_mac_muladd_16cud_U182_n_15,
      P(11) => DCT_mac_muladd_16cud_U182_n_16,
      P(10) => DCT_mac_muladd_16cud_U182_n_17,
      P(9) => DCT_mac_muladd_16cud_U182_n_18,
      P(8) => DCT_mac_muladd_16cud_U182_n_19,
      P(7) => DCT_mac_muladd_16cud_U182_n_20,
      P(6) => DCT_mac_muladd_16cud_U182_n_21,
      P(5) => DCT_mac_muladd_16cud_U182_n_22,
      P(4) => DCT_mac_muladd_16cud_U182_n_23,
      P(3) => DCT_mac_muladd_16cud_U182_n_24,
      P(2) => DCT_mac_muladd_16cud_U182_n_25,
      P(1) => DCT_mac_muladd_16cud_U182_n_26,
      P(0) => DCT_mac_muladd_16cud_U182_n_27,
      S(1) => DCT_mac_muladd_16cud_U182_n_28,
      S(0) => DCT_mac_muladd_16cud_U182_n_29,
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0),
      \ram_reg_0_7_11_11_i_2__5\(0) => DCT_mac_muladd_16fYi_U180_n_0
    );
DCT_mac_muladd_16cud_U184: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_55
     port map (
      P(28) => DCT_mac_muladd_16cud_U184_n_0,
      P(27) => DCT_mac_muladd_16cud_U184_n_1,
      P(26) => DCT_mac_muladd_16cud_U184_n_2,
      P(25) => DCT_mac_muladd_16cud_U184_n_3,
      P(24) => DCT_mac_muladd_16cud_U184_n_4,
      P(23) => DCT_mac_muladd_16cud_U184_n_5,
      P(22) => DCT_mac_muladd_16cud_U184_n_6,
      P(21) => DCT_mac_muladd_16cud_U184_n_7,
      P(20) => DCT_mac_muladd_16cud_U184_n_8,
      P(19) => DCT_mac_muladd_16cud_U184_n_9,
      P(18) => DCT_mac_muladd_16cud_U184_n_10,
      P(17) => DCT_mac_muladd_16cud_U184_n_11,
      P(16) => DCT_mac_muladd_16cud_U184_n_12,
      P(15) => DCT_mac_muladd_16cud_U184_n_13,
      P(14) => DCT_mac_muladd_16cud_U184_n_14,
      P(13) => DCT_mac_muladd_16cud_U184_n_15,
      P(12) => DCT_mac_muladd_16cud_U184_n_16,
      P(11) => DCT_mac_muladd_16cud_U184_n_17,
      P(10) => DCT_mac_muladd_16cud_U184_n_18,
      P(9) => DCT_mac_muladd_16cud_U184_n_19,
      P(8) => DCT_mac_muladd_16cud_U184_n_20,
      P(7) => DCT_mac_muladd_16cud_U184_n_21,
      P(6) => DCT_mac_muladd_16cud_U184_n_22,
      P(5) => DCT_mac_muladd_16cud_U184_n_23,
      P(4) => DCT_mac_muladd_16cud_U184_n_24,
      P(3) => DCT_mac_muladd_16cud_U184_n_25,
      P(2) => DCT_mac_muladd_16cud_U184_n_26,
      P(1) => DCT_mac_muladd_16cud_U184_n_27,
      P(0) => DCT_mac_muladd_16cud_U184_n_28,
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0)
    );
DCT_mac_muladd_16fYi_U135: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi
     port map (
      P(27) => DCT_mac_muladd_16fYi_U135_n_0,
      P(26) => DCT_mac_muladd_16fYi_U135_n_1,
      P(25) => DCT_mac_muladd_16fYi_U135_n_2,
      P(24) => DCT_mac_muladd_16fYi_U135_n_3,
      P(23) => DCT_mac_muladd_16fYi_U135_n_4,
      P(22) => DCT_mac_muladd_16fYi_U135_n_5,
      P(21) => DCT_mac_muladd_16fYi_U135_n_6,
      P(20) => DCT_mac_muladd_16fYi_U135_n_7,
      P(19) => DCT_mac_muladd_16fYi_U135_n_8,
      P(18) => DCT_mac_muladd_16fYi_U135_n_9,
      P(17) => DCT_mac_muladd_16fYi_U135_n_10,
      P(16) => DCT_mac_muladd_16fYi_U135_n_11,
      P(15) => DCT_mac_muladd_16fYi_U135_n_12,
      P(14) => DCT_mac_muladd_16fYi_U135_n_13,
      P(13) => DCT_mac_muladd_16fYi_U135_n_14,
      P(12) => DCT_mac_muladd_16fYi_U135_n_15,
      P(11) => DCT_mac_muladd_16fYi_U135_n_16,
      P(10) => DCT_mac_muladd_16fYi_U135_n_17,
      P(9) => DCT_mac_muladd_16fYi_U135_n_18,
      P(8) => DCT_mac_muladd_16fYi_U135_n_19,
      P(7) => DCT_mac_muladd_16fYi_U135_n_20,
      P(6) => DCT_mac_muladd_16fYi_U135_n_21,
      P(5) => DCT_mac_muladd_16fYi_U135_n_22,
      P(4) => DCT_mac_muladd_16fYi_U135_n_23,
      P(3) => DCT_mac_muladd_16fYi_U135_n_24,
      P(2) => DCT_mac_muladd_16fYi_U135_n_25,
      P(1) => DCT_mac_muladd_16fYi_U135_n_26,
      P(0) => DCT_mac_muladd_16fYi_U135_n_27,
      S(0) => DCT_mac_muladd_16fYi_U135_n_28,
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0),
      ram_reg_0_7_11_11_i_2(0) => DCT_mac_muladd_16cud_U132_n_0
    );
DCT_mac_muladd_16fYi_U180: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_56
     port map (
      P(27) => DCT_mac_muladd_16fYi_U180_n_0,
      P(26) => DCT_mac_muladd_16fYi_U180_n_1,
      P(25) => DCT_mac_muladd_16fYi_U180_n_2,
      P(24) => DCT_mac_muladd_16fYi_U180_n_3,
      P(23) => DCT_mac_muladd_16fYi_U180_n_4,
      P(22) => DCT_mac_muladd_16fYi_U180_n_5,
      P(21) => DCT_mac_muladd_16fYi_U180_n_6,
      P(20) => DCT_mac_muladd_16fYi_U180_n_7,
      P(19) => DCT_mac_muladd_16fYi_U180_n_8,
      P(18) => DCT_mac_muladd_16fYi_U180_n_9,
      P(17) => DCT_mac_muladd_16fYi_U180_n_10,
      P(16) => DCT_mac_muladd_16fYi_U180_n_11,
      P(15) => DCT_mac_muladd_16fYi_U180_n_12,
      P(14) => DCT_mac_muladd_16fYi_U180_n_13,
      P(13) => DCT_mac_muladd_16fYi_U180_n_14,
      P(12) => DCT_mac_muladd_16fYi_U180_n_15,
      P(11) => DCT_mac_muladd_16fYi_U180_n_16,
      P(10) => DCT_mac_muladd_16fYi_U180_n_17,
      P(9) => DCT_mac_muladd_16fYi_U180_n_18,
      P(8) => DCT_mac_muladd_16fYi_U180_n_19,
      P(7) => DCT_mac_muladd_16fYi_U180_n_20,
      P(6) => DCT_mac_muladd_16fYi_U180_n_21,
      P(5) => DCT_mac_muladd_16fYi_U180_n_22,
      P(4) => DCT_mac_muladd_16fYi_U180_n_23,
      P(3) => DCT_mac_muladd_16fYi_U180_n_24,
      P(2) => DCT_mac_muladd_16fYi_U180_n_25,
      P(1) => DCT_mac_muladd_16fYi_U180_n_26,
      P(0) => DCT_mac_muladd_16fYi_U180_n_27,
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0)
    );
DCT_mac_muladd_16g8j_U136: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j
     port map (
      P(27) => DCT_mac_muladd_16g8j_U136_n_0,
      P(26) => DCT_mac_muladd_16g8j_U136_n_1,
      P(25) => DCT_mac_muladd_16g8j_U136_n_2,
      P(24) => DCT_mac_muladd_16g8j_U136_n_3,
      P(23) => DCT_mac_muladd_16g8j_U136_n_4,
      P(22) => DCT_mac_muladd_16g8j_U136_n_5,
      P(21) => DCT_mac_muladd_16g8j_U136_n_6,
      P(20) => DCT_mac_muladd_16g8j_U136_n_7,
      P(19) => DCT_mac_muladd_16g8j_U136_n_8,
      P(18) => DCT_mac_muladd_16g8j_U136_n_9,
      P(17) => DCT_mac_muladd_16g8j_U136_n_10,
      P(16) => DCT_mac_muladd_16g8j_U136_n_11,
      P(15) => DCT_mac_muladd_16g8j_U136_n_12,
      P(14) => DCT_mac_muladd_16g8j_U136_n_13,
      P(13) => DCT_mac_muladd_16g8j_U136_n_14,
      P(12) => DCT_mac_muladd_16g8j_U136_n_15,
      P(11) => DCT_mac_muladd_16g8j_U136_n_16,
      P(10) => DCT_mac_muladd_16g8j_U136_n_17,
      P(9) => DCT_mac_muladd_16g8j_U136_n_18,
      P(8) => DCT_mac_muladd_16g8j_U136_n_19,
      P(7) => DCT_mac_muladd_16g8j_U136_n_20,
      P(6) => DCT_mac_muladd_16g8j_U136_n_21,
      P(5) => DCT_mac_muladd_16g8j_U136_n_22,
      P(4) => DCT_mac_muladd_16g8j_U136_n_23,
      P(3) => DCT_mac_muladd_16g8j_U136_n_24,
      P(2) => DCT_mac_muladd_16g8j_U136_n_25,
      P(1) => DCT_mac_muladd_16g8j_U136_n_26,
      P(0) => DCT_mac_muladd_16g8j_U136_n_27,
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0)
    );
DCT_mac_muladd_16ibs_U138: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs
     port map (
      DSP_ALU_INST(27 downto 0) => \DCT_mac_muladd_16jbC_DSP48_8_U/p__0\(27 downto 0),
      P(27 downto 0) => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(27 downto 0),
      S(1) => DCT_mac_muladd_16ibs_U138_n_28,
      S(0) => DCT_mac_muladd_16ibs_U138_n_29,
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0),
      ram_reg_0_7_11_11_i_13(0) => DCT_mac_muladd_16g8j_U136_n_0
    );
DCT_mac_muladd_16ibs_U162: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_57
     port map (
      DSP_ALU_INST(27 downto 0) => \DCT_mac_muladd_16ocq_DSP48_13_U/p__0_3\(27 downto 0),
      P(28 downto 0) => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(28 downto 0),
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0)
    );
DCT_mac_muladd_16jbC_U139: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC
     port map (
      P(27 downto 0) => \DCT_mac_muladd_16jbC_DSP48_8_U/p__0\(27 downto 0),
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0)
    );
DCT_mac_muladd_16jbC_U155: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_58
     port map (
      P(27 downto 0) => \DCT_mac_muladd_16jbC_DSP48_8_U/p__0_1\(27 downto 0),
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0)
    );
DCT_mac_muladd_16jbC_U171: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_59
     port map (
      P(27 downto 0) => \DCT_mac_muladd_16jbC_DSP48_8_U/p__0_2\(27 downto 0),
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0)
    );
DCT_mac_muladd_16kbM_U141: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM
     port map (
      P(28) => DCT_mac_muladd_16kbM_U141_n_0,
      P(27) => DCT_mac_muladd_16kbM_U141_n_1,
      P(26) => DCT_mac_muladd_16kbM_U141_n_2,
      P(25) => DCT_mac_muladd_16kbM_U141_n_3,
      P(24) => DCT_mac_muladd_16kbM_U141_n_4,
      P(23) => DCT_mac_muladd_16kbM_U141_n_5,
      P(22) => DCT_mac_muladd_16kbM_U141_n_6,
      P(21) => DCT_mac_muladd_16kbM_U141_n_7,
      P(20) => DCT_mac_muladd_16kbM_U141_n_8,
      P(19) => DCT_mac_muladd_16kbM_U141_n_9,
      P(18) => DCT_mac_muladd_16kbM_U141_n_10,
      P(17) => DCT_mac_muladd_16kbM_U141_n_11,
      P(16) => DCT_mac_muladd_16kbM_U141_n_12,
      P(15) => DCT_mac_muladd_16kbM_U141_n_13,
      P(14) => DCT_mac_muladd_16kbM_U141_n_14,
      P(13) => DCT_mac_muladd_16kbM_U141_n_15,
      P(12) => DCT_mac_muladd_16kbM_U141_n_16,
      P(11) => DCT_mac_muladd_16kbM_U141_n_17,
      P(10) => DCT_mac_muladd_16kbM_U141_n_18,
      P(9) => DCT_mac_muladd_16kbM_U141_n_19,
      P(8) => DCT_mac_muladd_16kbM_U141_n_20,
      P(7) => DCT_mac_muladd_16kbM_U141_n_21,
      P(6) => DCT_mac_muladd_16kbM_U141_n_22,
      P(5) => DCT_mac_muladd_16kbM_U141_n_23,
      P(4) => DCT_mac_muladd_16kbM_U141_n_24,
      P(3) => DCT_mac_muladd_16kbM_U141_n_25,
      P(2) => DCT_mac_muladd_16kbM_U141_n_26,
      P(1) => DCT_mac_muladd_16kbM_U141_n_27,
      P(0) => DCT_mac_muladd_16kbM_U141_n_28,
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0)
    );
DCT_mac_muladd_16kbM_U172: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_60
     port map (
      P(28) => DCT_mac_muladd_16kbM_U172_n_0,
      P(27) => DCT_mac_muladd_16kbM_U172_n_1,
      P(26) => DCT_mac_muladd_16kbM_U172_n_2,
      P(25) => DCT_mac_muladd_16kbM_U172_n_3,
      P(24) => DCT_mac_muladd_16kbM_U172_n_4,
      P(23) => DCT_mac_muladd_16kbM_U172_n_5,
      P(22) => DCT_mac_muladd_16kbM_U172_n_6,
      P(21) => DCT_mac_muladd_16kbM_U172_n_7,
      P(20) => DCT_mac_muladd_16kbM_U172_n_8,
      P(19) => DCT_mac_muladd_16kbM_U172_n_9,
      P(18) => DCT_mac_muladd_16kbM_U172_n_10,
      P(17) => DCT_mac_muladd_16kbM_U172_n_11,
      P(16) => DCT_mac_muladd_16kbM_U172_n_12,
      P(15) => DCT_mac_muladd_16kbM_U172_n_13,
      P(14) => DCT_mac_muladd_16kbM_U172_n_14,
      P(13) => DCT_mac_muladd_16kbM_U172_n_15,
      P(12) => DCT_mac_muladd_16kbM_U172_n_16,
      P(11) => DCT_mac_muladd_16kbM_U172_n_17,
      P(10) => DCT_mac_muladd_16kbM_U172_n_18,
      P(9) => DCT_mac_muladd_16kbM_U172_n_19,
      P(8) => DCT_mac_muladd_16kbM_U172_n_20,
      P(7) => DCT_mac_muladd_16kbM_U172_n_21,
      P(6) => DCT_mac_muladd_16kbM_U172_n_22,
      P(5) => DCT_mac_muladd_16kbM_U172_n_23,
      P(4) => DCT_mac_muladd_16kbM_U172_n_24,
      P(3) => DCT_mac_muladd_16kbM_U172_n_25,
      P(2) => DCT_mac_muladd_16kbM_U172_n_26,
      P(1) => DCT_mac_muladd_16kbM_U172_n_27,
      P(0) => DCT_mac_muladd_16kbM_U172_n_28,
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0)
    );
DCT_mac_muladd_16lbW_U142: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW
     port map (
      P(28) => DCT_mac_muladd_16lbW_U142_n_0,
      P(27) => DCT_mac_muladd_16lbW_U142_n_1,
      P(26) => DCT_mac_muladd_16lbW_U142_n_2,
      P(25) => DCT_mac_muladd_16lbW_U142_n_3,
      P(24) => DCT_mac_muladd_16lbW_U142_n_4,
      P(23) => DCT_mac_muladd_16lbW_U142_n_5,
      P(22) => DCT_mac_muladd_16lbW_U142_n_6,
      P(21) => DCT_mac_muladd_16lbW_U142_n_7,
      P(20) => DCT_mac_muladd_16lbW_U142_n_8,
      P(19) => DCT_mac_muladd_16lbW_U142_n_9,
      P(18) => DCT_mac_muladd_16lbW_U142_n_10,
      P(17) => DCT_mac_muladd_16lbW_U142_n_11,
      P(16) => DCT_mac_muladd_16lbW_U142_n_12,
      P(15) => DCT_mac_muladd_16lbW_U142_n_13,
      P(14) => DCT_mac_muladd_16lbW_U142_n_14,
      P(13) => DCT_mac_muladd_16lbW_U142_n_15,
      P(12) => DCT_mac_muladd_16lbW_U142_n_16,
      P(11) => DCT_mac_muladd_16lbW_U142_n_17,
      P(10) => DCT_mac_muladd_16lbW_U142_n_18,
      P(9) => DCT_mac_muladd_16lbW_U142_n_19,
      P(8) => DCT_mac_muladd_16lbW_U142_n_20,
      P(7) => DCT_mac_muladd_16lbW_U142_n_21,
      P(6) => DCT_mac_muladd_16lbW_U142_n_22,
      P(5) => DCT_mac_muladd_16lbW_U142_n_23,
      P(4) => DCT_mac_muladd_16lbW_U142_n_24,
      P(3) => DCT_mac_muladd_16lbW_U142_n_25,
      P(2) => DCT_mac_muladd_16lbW_U142_n_26,
      P(1) => DCT_mac_muladd_16lbW_U142_n_27,
      P(0) => DCT_mac_muladd_16lbW_U142_n_28,
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0)
    );
DCT_mac_muladd_16lbW_U145: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_61
     port map (
      P(28) => DCT_mac_muladd_16lbW_U145_n_0,
      P(27) => DCT_mac_muladd_16lbW_U145_n_1,
      P(26) => DCT_mac_muladd_16lbW_U145_n_2,
      P(25) => DCT_mac_muladd_16lbW_U145_n_3,
      P(24) => DCT_mac_muladd_16lbW_U145_n_4,
      P(23) => DCT_mac_muladd_16lbW_U145_n_5,
      P(22) => DCT_mac_muladd_16lbW_U145_n_6,
      P(21) => DCT_mac_muladd_16lbW_U145_n_7,
      P(20) => DCT_mac_muladd_16lbW_U145_n_8,
      P(19) => DCT_mac_muladd_16lbW_U145_n_9,
      P(18) => DCT_mac_muladd_16lbW_U145_n_10,
      P(17) => DCT_mac_muladd_16lbW_U145_n_11,
      P(16) => DCT_mac_muladd_16lbW_U145_n_12,
      P(15) => DCT_mac_muladd_16lbW_U145_n_13,
      P(14) => DCT_mac_muladd_16lbW_U145_n_14,
      P(13) => DCT_mac_muladd_16lbW_U145_n_15,
      P(12) => DCT_mac_muladd_16lbW_U145_n_16,
      P(11) => DCT_mac_muladd_16lbW_U145_n_17,
      P(10) => DCT_mac_muladd_16lbW_U145_n_18,
      P(9) => DCT_mac_muladd_16lbW_U145_n_19,
      P(8) => DCT_mac_muladd_16lbW_U145_n_20,
      P(7) => DCT_mac_muladd_16lbW_U145_n_21,
      P(6) => DCT_mac_muladd_16lbW_U145_n_22,
      P(5) => DCT_mac_muladd_16lbW_U145_n_23,
      P(4) => DCT_mac_muladd_16lbW_U145_n_24,
      P(3) => DCT_mac_muladd_16lbW_U145_n_25,
      P(2) => DCT_mac_muladd_16lbW_U145_n_26,
      P(1) => DCT_mac_muladd_16lbW_U145_n_27,
      P(0) => DCT_mac_muladd_16lbW_U145_n_28,
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0)
    );
DCT_mac_muladd_16lbW_U175: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_62
     port map (
      P(28) => DCT_mac_muladd_16lbW_U175_n_0,
      P(27) => DCT_mac_muladd_16lbW_U175_n_1,
      P(26) => DCT_mac_muladd_16lbW_U175_n_2,
      P(25) => DCT_mac_muladd_16lbW_U175_n_3,
      P(24) => DCT_mac_muladd_16lbW_U175_n_4,
      P(23) => DCT_mac_muladd_16lbW_U175_n_5,
      P(22) => DCT_mac_muladd_16lbW_U175_n_6,
      P(21) => DCT_mac_muladd_16lbW_U175_n_7,
      P(20) => DCT_mac_muladd_16lbW_U175_n_8,
      P(19) => DCT_mac_muladd_16lbW_U175_n_9,
      P(18) => DCT_mac_muladd_16lbW_U175_n_10,
      P(17) => DCT_mac_muladd_16lbW_U175_n_11,
      P(16) => DCT_mac_muladd_16lbW_U175_n_12,
      P(15) => DCT_mac_muladd_16lbW_U175_n_13,
      P(14) => DCT_mac_muladd_16lbW_U175_n_14,
      P(13) => DCT_mac_muladd_16lbW_U175_n_15,
      P(12) => DCT_mac_muladd_16lbW_U175_n_16,
      P(11) => DCT_mac_muladd_16lbW_U175_n_17,
      P(10) => DCT_mac_muladd_16lbW_U175_n_18,
      P(9) => DCT_mac_muladd_16lbW_U175_n_19,
      P(8) => DCT_mac_muladd_16lbW_U175_n_20,
      P(7) => DCT_mac_muladd_16lbW_U175_n_21,
      P(6) => DCT_mac_muladd_16lbW_U175_n_22,
      P(5) => DCT_mac_muladd_16lbW_U175_n_23,
      P(4) => DCT_mac_muladd_16lbW_U175_n_24,
      P(3) => DCT_mac_muladd_16lbW_U175_n_25,
      P(2) => DCT_mac_muladd_16lbW_U175_n_26,
      P(1) => DCT_mac_muladd_16lbW_U175_n_27,
      P(0) => DCT_mac_muladd_16lbW_U175_n_28,
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0)
    );
DCT_mac_muladd_16lbW_U176: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_63
     port map (
      P(28) => DCT_mac_muladd_16lbW_U176_n_0,
      P(27) => DCT_mac_muladd_16lbW_U176_n_1,
      P(26) => DCT_mac_muladd_16lbW_U176_n_2,
      P(25) => DCT_mac_muladd_16lbW_U176_n_3,
      P(24) => DCT_mac_muladd_16lbW_U176_n_4,
      P(23) => DCT_mac_muladd_16lbW_U176_n_5,
      P(22) => DCT_mac_muladd_16lbW_U176_n_6,
      P(21) => DCT_mac_muladd_16lbW_U176_n_7,
      P(20) => DCT_mac_muladd_16lbW_U176_n_8,
      P(19) => DCT_mac_muladd_16lbW_U176_n_9,
      P(18) => DCT_mac_muladd_16lbW_U176_n_10,
      P(17) => DCT_mac_muladd_16lbW_U176_n_11,
      P(16) => DCT_mac_muladd_16lbW_U176_n_12,
      P(15) => DCT_mac_muladd_16lbW_U176_n_13,
      P(14) => DCT_mac_muladd_16lbW_U176_n_14,
      P(13) => DCT_mac_muladd_16lbW_U176_n_15,
      P(12) => DCT_mac_muladd_16lbW_U176_n_16,
      P(11) => DCT_mac_muladd_16lbW_U176_n_17,
      P(10) => DCT_mac_muladd_16lbW_U176_n_18,
      P(9) => DCT_mac_muladd_16lbW_U176_n_19,
      P(8) => DCT_mac_muladd_16lbW_U176_n_20,
      P(7) => DCT_mac_muladd_16lbW_U176_n_21,
      P(6) => DCT_mac_muladd_16lbW_U176_n_22,
      P(5) => DCT_mac_muladd_16lbW_U176_n_23,
      P(4) => DCT_mac_muladd_16lbW_U176_n_24,
      P(3) => DCT_mac_muladd_16lbW_U176_n_25,
      P(2) => DCT_mac_muladd_16lbW_U176_n_26,
      P(1) => DCT_mac_muladd_16lbW_U176_n_27,
      P(0) => DCT_mac_muladd_16lbW_U176_n_28,
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0)
    );
DCT_mac_muladd_16ncg_U146: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg
     port map (
      DSP_ALU_INST(27 downto 0) => \DCT_mac_muladd_16ocq_DSP48_13_U/p__0\(27 downto 0),
      P(28 downto 0) => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(28 downto 0),
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0)
    );
DCT_mac_muladd_16ocq_U147: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq
     port map (
      P(27 downto 0) => \DCT_mac_muladd_16ocq_DSP48_13_U/p__0\(27 downto 0),
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0)
    );
DCT_mac_muladd_16ocq_U163: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_64
     port map (
      P(27 downto 0) => \DCT_mac_muladd_16ocq_DSP48_13_U/p__0_3\(27 downto 0),
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0)
    );
DCT_mac_muladd_16pcA_U149: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA
     port map (
      P(28) => DCT_mac_muladd_16pcA_U149_n_0,
      P(27) => DCT_mac_muladd_16pcA_U149_n_1,
      P(26) => DCT_mac_muladd_16pcA_U149_n_2,
      P(25) => DCT_mac_muladd_16pcA_U149_n_3,
      P(24) => DCT_mac_muladd_16pcA_U149_n_4,
      P(23) => DCT_mac_muladd_16pcA_U149_n_5,
      P(22) => DCT_mac_muladd_16pcA_U149_n_6,
      P(21) => DCT_mac_muladd_16pcA_U149_n_7,
      P(20) => DCT_mac_muladd_16pcA_U149_n_8,
      P(19) => DCT_mac_muladd_16pcA_U149_n_9,
      P(18) => DCT_mac_muladd_16pcA_U149_n_10,
      P(17) => DCT_mac_muladd_16pcA_U149_n_11,
      P(16) => DCT_mac_muladd_16pcA_U149_n_12,
      P(15) => DCT_mac_muladd_16pcA_U149_n_13,
      P(14) => DCT_mac_muladd_16pcA_U149_n_14,
      P(13) => DCT_mac_muladd_16pcA_U149_n_15,
      P(12) => DCT_mac_muladd_16pcA_U149_n_16,
      P(11) => DCT_mac_muladd_16pcA_U149_n_17,
      P(10) => DCT_mac_muladd_16pcA_U149_n_18,
      P(9) => DCT_mac_muladd_16pcA_U149_n_19,
      P(8) => DCT_mac_muladd_16pcA_U149_n_20,
      P(7) => DCT_mac_muladd_16pcA_U149_n_21,
      P(6) => DCT_mac_muladd_16pcA_U149_n_22,
      P(5) => DCT_mac_muladd_16pcA_U149_n_23,
      P(4) => DCT_mac_muladd_16pcA_U149_n_24,
      P(3) => DCT_mac_muladd_16pcA_U149_n_25,
      P(2) => DCT_mac_muladd_16pcA_U149_n_26,
      P(1) => DCT_mac_muladd_16pcA_U149_n_27,
      P(0) => DCT_mac_muladd_16pcA_U149_n_28,
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0)
    );
DCT_mac_muladd_16pcA_U169: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_65
     port map (
      P(28) => DCT_mac_muladd_16pcA_U169_n_0,
      P(27) => DCT_mac_muladd_16pcA_U169_n_1,
      P(26) => DCT_mac_muladd_16pcA_U169_n_2,
      P(25) => DCT_mac_muladd_16pcA_U169_n_3,
      P(24) => DCT_mac_muladd_16pcA_U169_n_4,
      P(23) => DCT_mac_muladd_16pcA_U169_n_5,
      P(22) => DCT_mac_muladd_16pcA_U169_n_6,
      P(21) => DCT_mac_muladd_16pcA_U169_n_7,
      P(20) => DCT_mac_muladd_16pcA_U169_n_8,
      P(19) => DCT_mac_muladd_16pcA_U169_n_9,
      P(18) => DCT_mac_muladd_16pcA_U169_n_10,
      P(17) => DCT_mac_muladd_16pcA_U169_n_11,
      P(16) => DCT_mac_muladd_16pcA_U169_n_12,
      P(15) => DCT_mac_muladd_16pcA_U169_n_13,
      P(14) => DCT_mac_muladd_16pcA_U169_n_14,
      P(13) => DCT_mac_muladd_16pcA_U169_n_15,
      P(12) => DCT_mac_muladd_16pcA_U169_n_16,
      P(11) => DCT_mac_muladd_16pcA_U169_n_17,
      P(10) => DCT_mac_muladd_16pcA_U169_n_18,
      P(9) => DCT_mac_muladd_16pcA_U169_n_19,
      P(8) => DCT_mac_muladd_16pcA_U169_n_20,
      P(7) => DCT_mac_muladd_16pcA_U169_n_21,
      P(6) => DCT_mac_muladd_16pcA_U169_n_22,
      P(5) => DCT_mac_muladd_16pcA_U169_n_23,
      P(4) => DCT_mac_muladd_16pcA_U169_n_24,
      P(3) => DCT_mac_muladd_16pcA_U169_n_25,
      P(2) => DCT_mac_muladd_16pcA_U169_n_26,
      P(1) => DCT_mac_muladd_16pcA_U169_n_27,
      P(0) => DCT_mac_muladd_16pcA_U169_n_28,
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0)
    );
DCT_mac_muladd_16qcK_U150: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK
     port map (
      P(28) => DCT_mac_muladd_16qcK_U150_n_0,
      P(27) => DCT_mac_muladd_16qcK_U150_n_1,
      P(26) => DCT_mac_muladd_16qcK_U150_n_2,
      P(25) => DCT_mac_muladd_16qcK_U150_n_3,
      P(24) => DCT_mac_muladd_16qcK_U150_n_4,
      P(23) => DCT_mac_muladd_16qcK_U150_n_5,
      P(22) => DCT_mac_muladd_16qcK_U150_n_6,
      P(21) => DCT_mac_muladd_16qcK_U150_n_7,
      P(20) => DCT_mac_muladd_16qcK_U150_n_8,
      P(19) => DCT_mac_muladd_16qcK_U150_n_9,
      P(18) => DCT_mac_muladd_16qcK_U150_n_10,
      P(17) => DCT_mac_muladd_16qcK_U150_n_11,
      P(16) => DCT_mac_muladd_16qcK_U150_n_12,
      P(15) => DCT_mac_muladd_16qcK_U150_n_13,
      P(14) => DCT_mac_muladd_16qcK_U150_n_14,
      P(13) => DCT_mac_muladd_16qcK_U150_n_15,
      P(12) => DCT_mac_muladd_16qcK_U150_n_16,
      P(11) => DCT_mac_muladd_16qcK_U150_n_17,
      P(10) => DCT_mac_muladd_16qcK_U150_n_18,
      P(9) => DCT_mac_muladd_16qcK_U150_n_19,
      P(8) => DCT_mac_muladd_16qcK_U150_n_20,
      P(7) => DCT_mac_muladd_16qcK_U150_n_21,
      P(6) => DCT_mac_muladd_16qcK_U150_n_22,
      P(5) => DCT_mac_muladd_16qcK_U150_n_23,
      P(4) => DCT_mac_muladd_16qcK_U150_n_24,
      P(3) => DCT_mac_muladd_16qcK_U150_n_25,
      P(2) => DCT_mac_muladd_16qcK_U150_n_26,
      P(1) => DCT_mac_muladd_16qcK_U150_n_27,
      P(0) => DCT_mac_muladd_16qcK_U150_n_28,
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0)
    );
DCT_mac_muladd_16qcK_U158: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_66
     port map (
      P(28) => DCT_mac_muladd_16qcK_U158_n_0,
      P(27) => DCT_mac_muladd_16qcK_U158_n_1,
      P(26) => DCT_mac_muladd_16qcK_U158_n_2,
      P(25) => DCT_mac_muladd_16qcK_U158_n_3,
      P(24) => DCT_mac_muladd_16qcK_U158_n_4,
      P(23) => DCT_mac_muladd_16qcK_U158_n_5,
      P(22) => DCT_mac_muladd_16qcK_U158_n_6,
      P(21) => DCT_mac_muladd_16qcK_U158_n_7,
      P(20) => DCT_mac_muladd_16qcK_U158_n_8,
      P(19) => DCT_mac_muladd_16qcK_U158_n_9,
      P(18) => DCT_mac_muladd_16qcK_U158_n_10,
      P(17) => DCT_mac_muladd_16qcK_U158_n_11,
      P(16) => DCT_mac_muladd_16qcK_U158_n_12,
      P(15) => DCT_mac_muladd_16qcK_U158_n_13,
      P(14) => DCT_mac_muladd_16qcK_U158_n_14,
      P(13) => DCT_mac_muladd_16qcK_U158_n_15,
      P(12) => DCT_mac_muladd_16qcK_U158_n_16,
      P(11) => DCT_mac_muladd_16qcK_U158_n_17,
      P(10) => DCT_mac_muladd_16qcK_U158_n_18,
      P(9) => DCT_mac_muladd_16qcK_U158_n_19,
      P(8) => DCT_mac_muladd_16qcK_U158_n_20,
      P(7) => DCT_mac_muladd_16qcK_U158_n_21,
      P(6) => DCT_mac_muladd_16qcK_U158_n_22,
      P(5) => DCT_mac_muladd_16qcK_U158_n_23,
      P(4) => DCT_mac_muladd_16qcK_U158_n_24,
      P(3) => DCT_mac_muladd_16qcK_U158_n_25,
      P(2) => DCT_mac_muladd_16qcK_U158_n_26,
      P(1) => DCT_mac_muladd_16qcK_U158_n_27,
      P(0) => DCT_mac_muladd_16qcK_U158_n_28,
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0)
    );
DCT_mac_muladd_16rcU_U154: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU
     port map (
      DSP_ALU_INST(27 downto 0) => \DCT_mac_muladd_16jbC_DSP48_8_U/p__0_1\(27 downto 0),
      P(28 downto 0) => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(28 downto 0),
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0)
    );
DCT_mac_muladd_16sc4_U166: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4
     port map (
      P(28) => DCT_mac_muladd_16sc4_U166_n_0,
      P(27) => DCT_mac_muladd_16sc4_U166_n_1,
      P(26) => DCT_mac_muladd_16sc4_U166_n_2,
      P(25) => DCT_mac_muladd_16sc4_U166_n_3,
      P(24) => DCT_mac_muladd_16sc4_U166_n_4,
      P(23) => DCT_mac_muladd_16sc4_U166_n_5,
      P(22) => DCT_mac_muladd_16sc4_U166_n_6,
      P(21) => DCT_mac_muladd_16sc4_U166_n_7,
      P(20) => DCT_mac_muladd_16sc4_U166_n_8,
      P(19) => DCT_mac_muladd_16sc4_U166_n_9,
      P(18) => DCT_mac_muladd_16sc4_U166_n_10,
      P(17) => DCT_mac_muladd_16sc4_U166_n_11,
      P(16) => DCT_mac_muladd_16sc4_U166_n_12,
      P(15) => DCT_mac_muladd_16sc4_U166_n_13,
      P(14) => DCT_mac_muladd_16sc4_U166_n_14,
      P(13) => DCT_mac_muladd_16sc4_U166_n_15,
      P(12) => DCT_mac_muladd_16sc4_U166_n_16,
      P(11) => DCT_mac_muladd_16sc4_U166_n_17,
      P(10) => DCT_mac_muladd_16sc4_U166_n_18,
      P(9) => DCT_mac_muladd_16sc4_U166_n_19,
      P(8) => DCT_mac_muladd_16sc4_U166_n_20,
      P(7) => DCT_mac_muladd_16sc4_U166_n_21,
      P(6) => DCT_mac_muladd_16sc4_U166_n_22,
      P(5) => DCT_mac_muladd_16sc4_U166_n_23,
      P(4) => DCT_mac_muladd_16sc4_U166_n_24,
      P(3) => DCT_mac_muladd_16sc4_U166_n_25,
      P(2) => DCT_mac_muladd_16sc4_U166_n_26,
      P(1) => DCT_mac_muladd_16sc4_U166_n_27,
      P(0) => DCT_mac_muladd_16sc4_U166_n_28,
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0)
    );
DCT_mac_muladd_16tde_U170: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde
     port map (
      DSP_ALU_INST(27 downto 0) => \DCT_mac_muladd_16jbC_DSP48_8_U/p__0_2\(27 downto 0),
      P(28 downto 0) => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(28 downto 0),
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0)
    );
DCT_mac_muladd_16udo_U178: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo
     port map (
      DSP_ALU_INST(26 downto 0) => \DCT_mac_muladd_16vdy_DSP48_20_U/p__0\(26 downto 0),
      P(28 downto 0) => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(28 downto 0),
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0)
    );
DCT_mac_muladd_16vdy_U179: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy
     port map (
      P(26 downto 0) => \DCT_mac_muladd_16vdy_DSP48_20_U/p__0\(26 downto 0),
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0)
    );
DCT_mac_muladd_16wdI_U186: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI
     port map (
      DSP_ALU_INST(25 downto 0) => \DCT_mac_muladd_16xdS_DSP48_22_U/p__0\(25 downto 0),
      P(27 downto 0) => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(27 downto 0),
      S(0) => DCT_mac_muladd_16wdI_U186_n_28,
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0),
      \ram_reg_0_7_11_11_i_14__5\(0) => DCT_mac_muladd_16cud_U184_n_0
    );
DCT_mac_muladd_16xdS_U187: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS
     port map (
      P(25 downto 0) => \DCT_mac_muladd_16xdS_DSP48_22_U/p__0\(25 downto 0),
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_DCT_1D_fu_874_ap_start_reg,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst
    );
\output_offset_read_reg_1203[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \output_offset_read_reg_1203_reg[0]_0\,
      O => grp_DCT_1D_fu_874_input_0_address0(0)
    );
\output_offset_read_reg_1203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_DCT_1D_fu_874_input_0_address0(0),
      Q => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0(0),
      R => '0'
    );
\output_offset_read_reg_1203_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \output_offset_read_reg_1203_reg[2]_1\(0),
      Q => \output_offset_read_reg_1203_reg[2]_0\(0),
      R => '0'
    );
\output_offset_read_reg_1203_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \output_offset_read_reg_1203_reg[2]_1\(1),
      Q => \output_offset_read_reg_1203_reg[2]_0\(1),
      R => '0'
    );
p_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_2_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_p_i_1_CO_UNCONNECTED(7 downto 1),
      CO(0) => p_i_1_n_7,
      DI(7 downto 1) => B"0000000",
      DI(0) => p_i_7_n_7,
      O(7 downto 2) => NLW_p_i_1_O_UNCONNECTED(7 downto 2),
      O(1 downto 0) => A(17 downto 16),
      S(7 downto 1) => B"0000001",
      S(0) => p_i_8_n_0
    );
p_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(15),
      I1 => sext_ln50_84_fu_481_p1(15),
      O => p_i_10_n_0
    );
p_i_100: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(3),
      I1 => input_2_q0(3),
      O => p_i_100_n_0
    );
p_i_101: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(2),
      I1 => input_2_q0(2),
      O => p_i_101_n_0
    );
p_i_102: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(1),
      I1 => input_2_q0(1),
      O => p_i_102_n_0
    );
p_i_103: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(0),
      I1 => input_2_q0(0),
      O => p_i_103_n_0
    );
p_i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_7_q0(15),
      O => p_i_104_n_0
    );
p_i_106: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(14),
      I1 => input_6_q0(14),
      O => p_i_106_n_0
    );
p_i_107: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(13),
      I1 => input_6_q0(13),
      O => p_i_107_n_0
    );
p_i_108: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(12),
      I1 => input_6_q0(12),
      O => p_i_108_n_0
    );
p_i_109: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(11),
      I1 => input_6_q0(11),
      O => p_i_109_n_0
    );
p_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(14),
      I1 => sext_ln50_84_fu_481_p1(14),
      O => p_i_11_n_0
    );
p_i_110: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(10),
      I1 => input_6_q0(10),
      O => p_i_110_n_0
    );
p_i_111: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(9),
      I1 => input_6_q0(9),
      O => p_i_111_n_0
    );
p_i_112: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(8),
      I1 => input_6_q0(8),
      O => p_i_112_n_0
    );
p_i_113: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(7),
      I1 => input_6_q0(7),
      O => p_i_113_n_0
    );
p_i_114: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(6),
      I1 => input_6_q0(6),
      O => p_i_114_n_0
    );
p_i_115: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(5),
      I1 => input_6_q0(5),
      O => p_i_115_n_0
    );
p_i_116: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(4),
      I1 => input_6_q0(4),
      O => p_i_116_n_0
    );
p_i_117: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(3),
      I1 => input_6_q0(3),
      O => p_i_117_n_0
    );
p_i_118: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(2),
      I1 => input_6_q0(2),
      O => p_i_118_n_0
    );
p_i_119: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(1),
      I1 => input_6_q0(1),
      O => p_i_119_n_0
    );
p_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(13),
      I1 => sext_ln50_84_fu_481_p1(13),
      O => p_i_12_n_0
    );
p_i_120: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_7_q0(0),
      I1 => input_6_q0(0),
      O => p_i_120_n_0
    );
p_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(12),
      I1 => sext_ln50_84_fu_481_p1(12),
      O => p_i_13_n_0
    );
p_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(11),
      I1 => sext_ln50_84_fu_481_p1(11),
      O => p_i_14_n_0
    );
p_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(10),
      I1 => sext_ln50_84_fu_481_p1(10),
      O => p_i_15_n_0
    );
p_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(9),
      I1 => sext_ln50_84_fu_481_p1(9),
      O => p_i_16_n_0
    );
p_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(8),
      I1 => sext_ln50_84_fu_481_p1(8),
      O => p_i_17_n_0
    );
p_i_18: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_i_18_n_0,
      CO(6) => p_i_18_n_1,
      CO(5) => p_i_18_n_2,
      CO(4) => p_i_18_n_3,
      CO(3) => p_i_18_n_4,
      CO(2) => p_i_18_n_5,
      CO(1) => p_i_18_n_6,
      CO(0) => p_i_18_n_7,
      DI(7 downto 0) => input_1_q0(7 downto 0),
      O(7 downto 0) => sext_ln50_83_fu_471_p1(7 downto 0),
      S(7) => p_i_58_n_0,
      S(6) => p_i_59_n_0,
      S(5) => p_i_60_n_0,
      S(4) => p_i_61_n_0,
      S(3) => p_i_62_n_0,
      S(2) => p_i_63_n_0,
      S(1) => p_i_64_n_0,
      S(0) => p_i_65_n_0
    );
p_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(7),
      I1 => sext_ln50_84_fu_481_p1(7),
      O => p_i_19_n_0
    );
p_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_3_n_0,
      CI_TOP => '0',
      CO(7) => p_i_2_n_0,
      CO(6) => p_i_2_n_1,
      CO(5) => p_i_2_n_2,
      CO(4) => p_i_2_n_3,
      CO(3) => p_i_2_n_4,
      CO(2) => p_i_2_n_5,
      CO(1) => p_i_2_n_6,
      CO(0) => p_i_2_n_7,
      DI(7 downto 0) => sext_ln50_83_fu_471_p1(15 downto 8),
      O(7 downto 0) => A(15 downto 8),
      S(7) => p_i_10_n_0,
      S(6) => p_i_11_n_0,
      S(5) => p_i_12_n_0,
      S(4) => p_i_13_n_0,
      S(3) => p_i_14_n_0,
      S(2) => p_i_15_n_0,
      S(1) => p_i_16_n_0,
      S(0) => p_i_17_n_0
    );
p_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(6),
      I1 => sext_ln50_84_fu_481_p1(6),
      O => p_i_20_n_0
    );
p_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(5),
      I1 => sext_ln50_84_fu_481_p1(5),
      O => p_i_21_n_0
    );
p_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(4),
      I1 => sext_ln50_84_fu_481_p1(4),
      O => p_i_22_n_0
    );
p_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(3),
      I1 => sext_ln50_84_fu_481_p1(3),
      O => p_i_23_n_0
    );
p_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(2),
      I1 => sext_ln50_84_fu_481_p1(2),
      O => p_i_24_n_0
    );
p_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(1),
      I1 => sext_ln50_84_fu_481_p1(1),
      O => p_i_25_n_0
    );
p_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_83_fu_471_p1(0),
      I1 => sext_ln50_84_fu_481_p1(0),
      O => p_i_26_n_0
    );
p_i_27: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_29_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_p_i_27_CO_UNCONNECTED(7 downto 1),
      CO(0) => p_i_27_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_p_i_27_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
p_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_27_n_7,
      I1 => p_i_67_n_7,
      O => p_i_28_n_0
    );
p_i_29: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_38_n_0,
      CI_TOP => '0',
      CO(7) => p_i_29_n_0,
      CO(6) => p_i_29_n_1,
      CO(5) => p_i_29_n_2,
      CO(4) => p_i_29_n_3,
      CO(3) => p_i_29_n_4,
      CO(2) => p_i_29_n_5,
      CO(1) => p_i_29_n_6,
      CO(0) => p_i_29_n_7,
      DI(7) => p_i_68_n_0,
      DI(6 downto 0) => input_5_q0(14 downto 8),
      O(7 downto 0) => sext_ln50_86_fu_501_p1(15 downto 8),
      S(7) => p_i_5_0(0),
      S(6) => p_i_70_n_0,
      S(5) => p_i_71_n_0,
      S(4) => p_i_72_n_0,
      S(3) => p_i_73_n_0,
      S(2) => p_i_74_n_0,
      S(1) => p_i_75_n_0,
      S(0) => p_i_76_n_0
    );
p_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_i_3_n_0,
      CO(6) => p_i_3_n_1,
      CO(5) => p_i_3_n_2,
      CO(4) => p_i_3_n_3,
      CO(3) => p_i_3_n_4,
      CO(2) => p_i_3_n_5,
      CO(1) => p_i_3_n_6,
      CO(0) => p_i_3_n_7,
      DI(7 downto 0) => sext_ln50_83_fu_471_p1(7 downto 0),
      O(7 downto 0) => A(7 downto 0),
      S(7) => p_i_19_n_0,
      S(6) => p_i_20_n_0,
      S(5) => p_i_21_n_0,
      S(4) => p_i_22_n_0,
      S(3) => p_i_23_n_0,
      S(2) => p_i_24_n_0,
      S(1) => p_i_25_n_0,
      S(0) => p_i_26_n_0
    );
p_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(15),
      I1 => sext_ln50_87_fu_511_p1(15),
      O => p_i_30_n_0
    );
p_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(14),
      I1 => sext_ln50_87_fu_511_p1(14),
      O => p_i_31_n_0
    );
p_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(13),
      I1 => sext_ln50_87_fu_511_p1(13),
      O => p_i_32_n_0
    );
p_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(12),
      I1 => sext_ln50_87_fu_511_p1(12),
      O => p_i_33_n_0
    );
p_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(11),
      I1 => sext_ln50_87_fu_511_p1(11),
      O => p_i_34_n_0
    );
p_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(10),
      I1 => sext_ln50_87_fu_511_p1(10),
      O => p_i_35_n_0
    );
p_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(9),
      I1 => sext_ln50_87_fu_511_p1(9),
      O => p_i_36_n_0
    );
p_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(8),
      I1 => sext_ln50_87_fu_511_p1(8),
      O => p_i_37_n_0
    );
p_i_38: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_i_38_n_0,
      CO(6) => p_i_38_n_1,
      CO(5) => p_i_38_n_2,
      CO(4) => p_i_38_n_3,
      CO(3) => p_i_38_n_4,
      CO(2) => p_i_38_n_5,
      CO(1) => p_i_38_n_6,
      CO(0) => p_i_38_n_7,
      DI(7 downto 0) => input_5_q0(7 downto 0),
      O(7 downto 0) => sext_ln50_86_fu_501_p1(7 downto 0),
      S(7) => p_i_78_n_0,
      S(6) => p_i_79_n_0,
      S(5) => p_i_80_n_0,
      S(4) => p_i_81_n_0,
      S(3) => p_i_82_n_0,
      S(2) => p_i_83_n_0,
      S(1) => p_i_84_n_0,
      S(0) => p_i_85_n_0
    );
p_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(7),
      I1 => sext_ln50_87_fu_511_p1(7),
      O => p_i_39_n_0
    );
p_i_4: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_5_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_p_i_4_CO_UNCONNECTED(7 downto 1),
      CO(0) => p_i_4_n_7,
      DI(7 downto 1) => B"0000000",
      DI(0) => p_i_27_n_7,
      O(7 downto 2) => NLW_p_i_4_O_UNCONNECTED(7 downto 2),
      O(1 downto 0) => D(17 downto 16),
      S(7 downto 1) => B"0000001",
      S(0) => p_i_28_n_0
    );
p_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(6),
      I1 => sext_ln50_87_fu_511_p1(6),
      O => p_i_40_n_0
    );
p_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(5),
      I1 => sext_ln50_87_fu_511_p1(5),
      O => p_i_41_n_0
    );
p_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(4),
      I1 => sext_ln50_87_fu_511_p1(4),
      O => p_i_42_n_0
    );
p_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(3),
      I1 => sext_ln50_87_fu_511_p1(3),
      O => p_i_43_n_0
    );
p_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(2),
      I1 => sext_ln50_87_fu_511_p1(2),
      O => p_i_44_n_0
    );
p_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(1),
      I1 => sext_ln50_87_fu_511_p1(1),
      O => p_i_45_n_0
    );
p_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_86_fu_501_p1(0),
      I1 => sext_ln50_87_fu_511_p1(0),
      O => p_i_46_n_0
    );
p_i_47: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_57_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_p_i_47_CO_UNCONNECTED(7 downto 1),
      CO(0) => p_i_47_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_p_i_47_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
p_i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_1_q0(15),
      O => p_i_48_n_0
    );
p_i_5: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_6_n_0,
      CI_TOP => '0',
      CO(7) => p_i_5_n_0,
      CO(6) => p_i_5_n_1,
      CO(5) => p_i_5_n_2,
      CO(4) => p_i_5_n_3,
      CO(3) => p_i_5_n_4,
      CO(2) => p_i_5_n_5,
      CO(1) => p_i_5_n_6,
      CO(0) => p_i_5_n_7,
      DI(7 downto 0) => sext_ln50_86_fu_501_p1(15 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => p_i_30_n_0,
      S(6) => p_i_31_n_0,
      S(5) => p_i_32_n_0,
      S(4) => p_i_33_n_0,
      S(3) => p_i_34_n_0,
      S(2) => p_i_35_n_0,
      S(1) => p_i_36_n_0,
      S(0) => p_i_37_n_0
    );
p_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(14),
      I1 => input_0_q0(14),
      O => p_i_50_n_0
    );
p_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(13),
      I1 => input_0_q0(13),
      O => p_i_51_n_0
    );
p_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(12),
      I1 => input_0_q0(12),
      O => p_i_52_n_0
    );
p_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(11),
      I1 => input_0_q0(11),
      O => p_i_53_n_0
    );
p_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(10),
      I1 => input_0_q0(10),
      O => p_i_54_n_0
    );
p_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(9),
      I1 => input_0_q0(9),
      O => p_i_55_n_0
    );
p_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(8),
      I1 => input_0_q0(8),
      O => p_i_56_n_0
    );
p_i_57: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_66_n_0,
      CI_TOP => '0',
      CO(7) => p_i_57_n_0,
      CO(6) => p_i_57_n_1,
      CO(5) => p_i_57_n_2,
      CO(4) => p_i_57_n_3,
      CO(3) => p_i_57_n_4,
      CO(2) => p_i_57_n_5,
      CO(1) => p_i_57_n_6,
      CO(0) => p_i_57_n_7,
      DI(7) => p_i_87_n_0,
      DI(6 downto 0) => input_3_q0(14 downto 8),
      O(7 downto 0) => sext_ln50_84_fu_481_p1(15 downto 8),
      S(7) => p_i_17_0(0),
      S(6) => p_i_89_n_0,
      S(5) => p_i_90_n_0,
      S(4) => p_i_91_n_0,
      S(3) => p_i_92_n_0,
      S(2) => p_i_93_n_0,
      S(1) => p_i_94_n_0,
      S(0) => p_i_95_n_0
    );
p_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(7),
      I1 => input_0_q0(7),
      O => p_i_58_n_0
    );
p_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(6),
      I1 => input_0_q0(6),
      O => p_i_59_n_0
    );
p_i_6: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_i_6_n_0,
      CO(6) => p_i_6_n_1,
      CO(5) => p_i_6_n_2,
      CO(4) => p_i_6_n_3,
      CO(3) => p_i_6_n_4,
      CO(2) => p_i_6_n_5,
      CO(1) => p_i_6_n_6,
      CO(0) => p_i_6_n_7,
      DI(7 downto 0) => sext_ln50_86_fu_501_p1(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => p_i_39_n_0,
      S(6) => p_i_40_n_0,
      S(5) => p_i_41_n_0,
      S(4) => p_i_42_n_0,
      S(3) => p_i_43_n_0,
      S(2) => p_i_44_n_0,
      S(1) => p_i_45_n_0,
      S(0) => p_i_46_n_0
    );
p_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(5),
      I1 => input_0_q0(5),
      O => p_i_60_n_0
    );
p_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(4),
      I1 => input_0_q0(4),
      O => p_i_61_n_0
    );
p_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(3),
      I1 => input_0_q0(3),
      O => p_i_62_n_0
    );
p_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(2),
      I1 => input_0_q0(2),
      O => p_i_63_n_0
    );
p_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(1),
      I1 => input_0_q0(1),
      O => p_i_64_n_0
    );
p_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_1_q0(0),
      I1 => input_0_q0(0),
      O => p_i_65_n_0
    );
p_i_66: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_i_66_n_0,
      CO(6) => p_i_66_n_1,
      CO(5) => p_i_66_n_2,
      CO(4) => p_i_66_n_3,
      CO(3) => p_i_66_n_4,
      CO(2) => p_i_66_n_5,
      CO(1) => p_i_66_n_6,
      CO(0) => p_i_66_n_7,
      DI(7 downto 0) => input_3_q0(7 downto 0),
      O(7 downto 0) => sext_ln50_84_fu_481_p1(7 downto 0),
      S(7) => p_i_96_n_0,
      S(6) => p_i_97_n_0,
      S(5) => p_i_98_n_0,
      S(4) => p_i_99_n_0,
      S(3) => p_i_100_n_0,
      S(2) => p_i_101_n_0,
      S(1) => p_i_102_n_0,
      S(0) => p_i_103_n_0
    );
p_i_67: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_77_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_p_i_67_CO_UNCONNECTED(7 downto 1),
      CO(0) => p_i_67_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_p_i_67_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
p_i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_5_q0(15),
      O => p_i_68_n_0
    );
p_i_7: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_9_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_p_i_7_CO_UNCONNECTED(7 downto 1),
      CO(0) => p_i_7_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_p_i_7_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
p_i_70: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(14),
      I1 => input_4_q0(14),
      O => p_i_70_n_0
    );
p_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(13),
      I1 => input_4_q0(13),
      O => p_i_71_n_0
    );
p_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(12),
      I1 => input_4_q0(12),
      O => p_i_72_n_0
    );
p_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(11),
      I1 => input_4_q0(11),
      O => p_i_73_n_0
    );
p_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(10),
      I1 => input_4_q0(10),
      O => p_i_74_n_0
    );
p_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(9),
      I1 => input_4_q0(9),
      O => p_i_75_n_0
    );
p_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(8),
      I1 => input_4_q0(8),
      O => p_i_76_n_0
    );
p_i_77: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_86_n_0,
      CI_TOP => '0',
      CO(7) => p_i_77_n_0,
      CO(6) => p_i_77_n_1,
      CO(5) => p_i_77_n_2,
      CO(4) => p_i_77_n_3,
      CO(3) => p_i_77_n_4,
      CO(2) => p_i_77_n_5,
      CO(1) => p_i_77_n_6,
      CO(0) => p_i_77_n_7,
      DI(7) => p_i_104_n_0,
      DI(6 downto 0) => input_7_q0(14 downto 8),
      O(7 downto 0) => sext_ln50_87_fu_511_p1(15 downto 8),
      S(7) => p_i_37_0(0),
      S(6) => p_i_106_n_0,
      S(5) => p_i_107_n_0,
      S(4) => p_i_108_n_0,
      S(3) => p_i_109_n_0,
      S(2) => p_i_110_n_0,
      S(1) => p_i_111_n_0,
      S(0) => p_i_112_n_0
    );
p_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(7),
      I1 => input_4_q0(7),
      O => p_i_78_n_0
    );
p_i_79: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(6),
      I1 => input_4_q0(6),
      O => p_i_79_n_0
    );
p_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_7_n_7,
      I1 => p_i_47_n_7,
      O => p_i_8_n_0
    );
p_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(5),
      I1 => input_4_q0(5),
      O => p_i_80_n_0
    );
p_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(4),
      I1 => input_4_q0(4),
      O => p_i_81_n_0
    );
p_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(3),
      I1 => input_4_q0(3),
      O => p_i_82_n_0
    );
p_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(2),
      I1 => input_4_q0(2),
      O => p_i_83_n_0
    );
p_i_84: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(1),
      I1 => input_4_q0(1),
      O => p_i_84_n_0
    );
p_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_5_q0(0),
      I1 => input_4_q0(0),
      O => p_i_85_n_0
    );
p_i_86: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_i_86_n_0,
      CO(6) => p_i_86_n_1,
      CO(5) => p_i_86_n_2,
      CO(4) => p_i_86_n_3,
      CO(3) => p_i_86_n_4,
      CO(2) => p_i_86_n_5,
      CO(1) => p_i_86_n_6,
      CO(0) => p_i_86_n_7,
      DI(7 downto 0) => input_7_q0(7 downto 0),
      O(7 downto 0) => sext_ln50_87_fu_511_p1(7 downto 0),
      S(7) => p_i_113_n_0,
      S(6) => p_i_114_n_0,
      S(5) => p_i_115_n_0,
      S(4) => p_i_116_n_0,
      S(3) => p_i_117_n_0,
      S(2) => p_i_118_n_0,
      S(1) => p_i_119_n_0,
      S(0) => p_i_120_n_0
    );
p_i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_3_q0(15),
      O => p_i_87_n_0
    );
p_i_89: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(14),
      I1 => input_2_q0(14),
      O => p_i_89_n_0
    );
p_i_9: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_18_n_0,
      CI_TOP => '0',
      CO(7) => p_i_9_n_0,
      CO(6) => p_i_9_n_1,
      CO(5) => p_i_9_n_2,
      CO(4) => p_i_9_n_3,
      CO(3) => p_i_9_n_4,
      CO(2) => p_i_9_n_5,
      CO(1) => p_i_9_n_6,
      CO(0) => p_i_9_n_7,
      DI(7) => p_i_48_n_0,
      DI(6 downto 0) => input_1_q0(14 downto 8),
      O(7 downto 0) => sext_ln50_83_fu_471_p1(15 downto 8),
      S(7) => S(0),
      S(6) => p_i_50_n_0,
      S(5) => p_i_51_n_0,
      S(4) => p_i_52_n_0,
      S(3) => p_i_53_n_0,
      S(2) => p_i_54_n_0,
      S(1) => p_i_55_n_0,
      S(0) => p_i_56_n_0
    );
p_i_90: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(13),
      I1 => input_2_q0(13),
      O => p_i_90_n_0
    );
p_i_91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(12),
      I1 => input_2_q0(12),
      O => p_i_91_n_0
    );
p_i_92: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(11),
      I1 => input_2_q0(11),
      O => p_i_92_n_0
    );
p_i_93: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(10),
      I1 => input_2_q0(10),
      O => p_i_93_n_0
    );
p_i_94: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(9),
      I1 => input_2_q0(9),
      O => p_i_94_n_0
    );
p_i_95: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(8),
      I1 => input_2_q0(8),
      O => p_i_95_n_0
    );
p_i_96: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(7),
      I1 => input_2_q0(7),
      O => p_i_96_n_0
    );
p_i_97: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(6),
      I1 => input_2_q0(6),
      O => p_i_97_n_0
    );
p_i_98: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(5),
      I1 => input_2_q0(5),
      O => p_i_98_n_0
    );
p_i_99: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_3_q0(4),
      I1 => input_2_q0(4),
      O => p_i_99_n_0
    );
ram_reg_0_7_0_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => \q1_reg[0]\,
      O => p_0_in
    );
ram_reg_0_7_0_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(9),
      I1 => add_ln52_63_fu_553_p2(9),
      O => ram_reg_0_7_0_0_i_10_n_0
    );
\ram_reg_0_7_0_0_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(10),
      I1 => add_ln52_70_fu_582_p2(10),
      O => \ram_reg_0_7_0_0_i_10__0_n_0\
    );
\ram_reg_0_7_0_0_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(9),
      I1 => add_ln52_77_fu_610_p2(9),
      O => \ram_reg_0_7_0_0_i_10__1_n_0\
    );
\ram_reg_0_7_0_0_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(9),
      I1 => add_ln52_84_fu_638_p2(9),
      O => \ram_reg_0_7_0_0_i_10__2_n_0\
    );
\ram_reg_0_7_0_0_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(9),
      I1 => add_ln52_91_fu_666_p2(9),
      O => \ram_reg_0_7_0_0_i_10__3_n_0\
    );
\ram_reg_0_7_0_0_i_10__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(9),
      I1 => add_ln52_98_fu_694_p2(9),
      O => \ram_reg_0_7_0_0_i_10__4_n_0\
    );
\ram_reg_0_7_0_0_i_10__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(9),
      I1 => add_ln52_105_fu_729_p2(9),
      O => \ram_reg_0_7_0_0_i_10__5_n_0\
    );
ram_reg_0_7_0_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(8),
      I1 => add_ln52_63_fu_553_p2(8),
      O => ram_reg_0_7_0_0_i_11_n_0
    );
\ram_reg_0_7_0_0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(9),
      I1 => add_ln52_70_fu_582_p2(9),
      O => \ram_reg_0_7_0_0_i_11__0_n_0\
    );
\ram_reg_0_7_0_0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(8),
      I1 => add_ln52_77_fu_610_p2(8),
      O => \ram_reg_0_7_0_0_i_11__1_n_0\
    );
\ram_reg_0_7_0_0_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(8),
      I1 => add_ln52_84_fu_638_p2(8),
      O => \ram_reg_0_7_0_0_i_11__2_n_0\
    );
\ram_reg_0_7_0_0_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(8),
      I1 => add_ln52_91_fu_666_p2(8),
      O => \ram_reg_0_7_0_0_i_11__3_n_0\
    );
\ram_reg_0_7_0_0_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(8),
      I1 => add_ln52_98_fu_694_p2(8),
      O => \ram_reg_0_7_0_0_i_11__4_n_0\
    );
\ram_reg_0_7_0_0_i_11__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(8),
      I1 => add_ln52_105_fu_729_p2(8),
      O => \ram_reg_0_7_0_0_i_11__5_n_0\
    );
ram_reg_0_7_0_0_i_12: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_0_0_i_12_n_0,
      CO(6) => ram_reg_0_7_0_0_i_12_n_1,
      CO(5) => ram_reg_0_7_0_0_i_12_n_2,
      CO(4) => ram_reg_0_7_0_0_i_12_n_3,
      CO(3) => ram_reg_0_7_0_0_i_12_n_4,
      CO(2) => ram_reg_0_7_0_0_i_12_n_5,
      CO(1) => ram_reg_0_7_0_0_i_12_n_6,
      CO(0) => ram_reg_0_7_0_0_i_12_n_7,
      DI(7) => DCT_mac_muladd_16cud_U132_n_21,
      DI(6) => DCT_mac_muladd_16cud_U132_n_22,
      DI(5) => DCT_mac_muladd_16cud_U132_n_23,
      DI(4) => DCT_mac_muladd_16cud_U132_n_24,
      DI(3) => DCT_mac_muladd_16cud_U132_n_25,
      DI(2) => DCT_mac_muladd_16cud_U132_n_26,
      DI(1) => DCT_mac_muladd_16cud_U132_n_27,
      DI(0) => DCT_mac_muladd_16cud_U132_n_28,
      O(7 downto 0) => add_ln52_59_fu_542_p2(7 downto 0),
      S(7) => ram_reg_0_7_0_0_i_30_n_0,
      S(6) => ram_reg_0_7_0_0_i_31_n_0,
      S(5) => ram_reg_0_7_0_0_i_32_n_0,
      S(4) => ram_reg_0_7_0_0_i_33_n_0,
      S(3) => ram_reg_0_7_0_0_i_34_n_0,
      S(2) => ram_reg_0_7_0_0_i_35_n_0,
      S(1) => ram_reg_0_7_0_0_i_36_n_0,
      S(0) => ram_reg_0_7_0_0_i_37_n_0
    );
\ram_reg_0_7_0_0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(8),
      I1 => add_ln52_70_fu_582_p2(8),
      O => \ram_reg_0_7_0_0_i_12__0_n_0\
    );
\ram_reg_0_7_0_0_i_12__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_12__1_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_12__1_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_12__1_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_12__1_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_12__1_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_12__1_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_12__1_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_12__1_n_7\,
      DI(7) => DCT_mac_muladd_16pcA_U149_n_21,
      DI(6) => DCT_mac_muladd_16pcA_U149_n_22,
      DI(5) => DCT_mac_muladd_16pcA_U149_n_23,
      DI(4) => DCT_mac_muladd_16pcA_U149_n_24,
      DI(3) => DCT_mac_muladd_16pcA_U149_n_25,
      DI(2) => DCT_mac_muladd_16pcA_U149_n_26,
      DI(1) => DCT_mac_muladd_16pcA_U149_n_27,
      DI(0) => DCT_mac_muladd_16pcA_U149_n_28,
      O(7 downto 0) => add_ln52_73_fu_603_p2(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_30__1_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_31__1_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_32__1_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_33__1_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_34__1_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_35__1_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_36__1_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_37__1_n_0\
    );
\ram_reg_0_7_0_0_i_12__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_12__2_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_12__2_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_12__2_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_12__2_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_12__2_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_12__2_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_12__2_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_12__2_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U156_n_21,
      DI(6) => DCT_mac_muladd_16cud_U156_n_22,
      DI(5) => DCT_mac_muladd_16cud_U156_n_23,
      DI(4) => DCT_mac_muladd_16cud_U156_n_24,
      DI(3) => DCT_mac_muladd_16cud_U156_n_25,
      DI(2) => DCT_mac_muladd_16cud_U156_n_26,
      DI(1) => DCT_mac_muladd_16cud_U156_n_27,
      DI(0) => DCT_mac_muladd_16cud_U156_n_28,
      O(7 downto 0) => add_ln52_80_fu_631_p2(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_30__2_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_31__2_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_32__2_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_33__2_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_34__2_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_35__2_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_36__2_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_37__2_n_0\
    );
\ram_reg_0_7_0_0_i_12__3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_12__3_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_12__3_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_12__3_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_12__3_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_12__3_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_12__3_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_12__3_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_12__3_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U164_n_21,
      DI(6) => DCT_mac_muladd_16cud_U164_n_22,
      DI(5) => DCT_mac_muladd_16cud_U164_n_23,
      DI(4) => DCT_mac_muladd_16cud_U164_n_24,
      DI(3) => DCT_mac_muladd_16cud_U164_n_25,
      DI(2) => DCT_mac_muladd_16cud_U164_n_26,
      DI(1) => DCT_mac_muladd_16cud_U164_n_27,
      DI(0) => DCT_mac_muladd_16cud_U164_n_28,
      O(7 downto 0) => add_ln52_87_fu_659_p2(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_30__3_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_31__3_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_32__3_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_33__3_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_34__3_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_35__3_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_36__3_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_37__3_n_0\
    );
\ram_reg_0_7_0_0_i_12__4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_12__4_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_12__4_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_12__4_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_12__4_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_12__4_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_12__4_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_12__4_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_12__4_n_7\,
      DI(7) => DCT_mac_muladd_16kbM_U172_n_21,
      DI(6) => DCT_mac_muladd_16kbM_U172_n_22,
      DI(5) => DCT_mac_muladd_16kbM_U172_n_23,
      DI(4) => DCT_mac_muladd_16kbM_U172_n_24,
      DI(3) => DCT_mac_muladd_16kbM_U172_n_25,
      DI(2) => DCT_mac_muladd_16kbM_U172_n_26,
      DI(1) => DCT_mac_muladd_16kbM_U172_n_27,
      DI(0) => DCT_mac_muladd_16kbM_U172_n_28,
      O(7 downto 0) => add_ln52_94_fu_687_p2(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_30__4_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_31__4_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_32__4_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_33__4_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_34__4_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_35__4_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_36__4_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_37__4_n_0\
    );
\ram_reg_0_7_0_0_i_12__5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_12__5_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_12__5_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_12__5_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_12__5_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_12__5_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_12__5_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_12__5_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_12__5_n_7\,
      DI(7) => DCT_mac_muladd_16fYi_U180_n_20,
      DI(6) => DCT_mac_muladd_16fYi_U180_n_21,
      DI(5) => DCT_mac_muladd_16fYi_U180_n_22,
      DI(4) => DCT_mac_muladd_16fYi_U180_n_23,
      DI(3) => DCT_mac_muladd_16fYi_U180_n_24,
      DI(2) => DCT_mac_muladd_16fYi_U180_n_25,
      DI(1) => DCT_mac_muladd_16fYi_U180_n_26,
      DI(0) => DCT_mac_muladd_16fYi_U180_n_27,
      O(7 downto 0) => add_ln52_101_fu_718_p2(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_30__5_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_31__5_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_32__5_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_33__5_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_34__5_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_35__5_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_36__5_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_37__5_n_0\
    );
ram_reg_0_7_0_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(7),
      I1 => add_ln52_63_fu_553_p2(7),
      O => ram_reg_0_7_0_0_i_13_n_0
    );
\ram_reg_0_7_0_0_i_13__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_13__0_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_13__0_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_13__0_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_13__0_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_13__0_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_13__0_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_13__0_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_13__0_n_7\,
      DI(7) => DCT_mac_muladd_16kbM_U141_n_21,
      DI(6) => DCT_mac_muladd_16kbM_U141_n_22,
      DI(5) => DCT_mac_muladd_16kbM_U141_n_23,
      DI(4) => DCT_mac_muladd_16kbM_U141_n_24,
      DI(3) => DCT_mac_muladd_16kbM_U141_n_25,
      DI(2) => DCT_mac_muladd_16kbM_U141_n_26,
      DI(1) => DCT_mac_muladd_16kbM_U141_n_27,
      DI(0) => DCT_mac_muladd_16kbM_U141_n_28,
      O(7 downto 0) => add_ln52_66_fu_575_p2(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_31__0_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_32__0_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_33__0_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_34__0_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_35__0_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_36__0_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_37__0_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_38__0_n_0\
    );
\ram_reg_0_7_0_0_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(7),
      I1 => add_ln52_77_fu_610_p2(7),
      O => \ram_reg_0_7_0_0_i_13__1_n_0\
    );
\ram_reg_0_7_0_0_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(7),
      I1 => add_ln52_84_fu_638_p2(7),
      O => \ram_reg_0_7_0_0_i_13__2_n_0\
    );
\ram_reg_0_7_0_0_i_13__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(7),
      I1 => add_ln52_91_fu_666_p2(7),
      O => \ram_reg_0_7_0_0_i_13__3_n_0\
    );
\ram_reg_0_7_0_0_i_13__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(7),
      I1 => add_ln52_98_fu_694_p2(7),
      O => \ram_reg_0_7_0_0_i_13__4_n_0\
    );
\ram_reg_0_7_0_0_i_13__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(7),
      I1 => add_ln52_105_fu_729_p2(7),
      O => \ram_reg_0_7_0_0_i_13__5_n_0\
    );
ram_reg_0_7_0_0_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(6),
      I1 => add_ln52_63_fu_553_p2(6),
      O => ram_reg_0_7_0_0_i_14_n_0
    );
\ram_reg_0_7_0_0_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(7),
      I1 => add_ln52_70_fu_582_p2(7),
      O => \ram_reg_0_7_0_0_i_14__0_n_0\
    );
\ram_reg_0_7_0_0_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(6),
      I1 => add_ln52_77_fu_610_p2(6),
      O => \ram_reg_0_7_0_0_i_14__1_n_0\
    );
\ram_reg_0_7_0_0_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(6),
      I1 => add_ln52_84_fu_638_p2(6),
      O => \ram_reg_0_7_0_0_i_14__2_n_0\
    );
\ram_reg_0_7_0_0_i_14__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(6),
      I1 => add_ln52_91_fu_666_p2(6),
      O => \ram_reg_0_7_0_0_i_14__3_n_0\
    );
\ram_reg_0_7_0_0_i_14__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(6),
      I1 => add_ln52_98_fu_694_p2(6),
      O => \ram_reg_0_7_0_0_i_14__4_n_0\
    );
\ram_reg_0_7_0_0_i_14__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(6),
      I1 => add_ln52_105_fu_729_p2(6),
      O => \ram_reg_0_7_0_0_i_14__5_n_0\
    );
ram_reg_0_7_0_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(5),
      I1 => add_ln52_63_fu_553_p2(5),
      O => ram_reg_0_7_0_0_i_15_n_0
    );
\ram_reg_0_7_0_0_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(6),
      I1 => add_ln52_70_fu_582_p2(6),
      O => \ram_reg_0_7_0_0_i_15__0_n_0\
    );
\ram_reg_0_7_0_0_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(5),
      I1 => add_ln52_77_fu_610_p2(5),
      O => \ram_reg_0_7_0_0_i_15__1_n_0\
    );
\ram_reg_0_7_0_0_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(5),
      I1 => add_ln52_84_fu_638_p2(5),
      O => \ram_reg_0_7_0_0_i_15__2_n_0\
    );
\ram_reg_0_7_0_0_i_15__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(5),
      I1 => add_ln52_91_fu_666_p2(5),
      O => \ram_reg_0_7_0_0_i_15__3_n_0\
    );
\ram_reg_0_7_0_0_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(5),
      I1 => add_ln52_98_fu_694_p2(5),
      O => \ram_reg_0_7_0_0_i_15__4_n_0\
    );
\ram_reg_0_7_0_0_i_15__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(5),
      I1 => add_ln52_105_fu_729_p2(5),
      O => \ram_reg_0_7_0_0_i_15__5_n_0\
    );
ram_reg_0_7_0_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(4),
      I1 => add_ln52_63_fu_553_p2(4),
      O => ram_reg_0_7_0_0_i_16_n_0
    );
\ram_reg_0_7_0_0_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(5),
      I1 => add_ln52_70_fu_582_p2(5),
      O => \ram_reg_0_7_0_0_i_16__0_n_0\
    );
\ram_reg_0_7_0_0_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(4),
      I1 => add_ln52_77_fu_610_p2(4),
      O => \ram_reg_0_7_0_0_i_16__1_n_0\
    );
\ram_reg_0_7_0_0_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(4),
      I1 => add_ln52_84_fu_638_p2(4),
      O => \ram_reg_0_7_0_0_i_16__2_n_0\
    );
\ram_reg_0_7_0_0_i_16__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(4),
      I1 => add_ln52_91_fu_666_p2(4),
      O => \ram_reg_0_7_0_0_i_16__3_n_0\
    );
\ram_reg_0_7_0_0_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(4),
      I1 => add_ln52_98_fu_694_p2(4),
      O => \ram_reg_0_7_0_0_i_16__4_n_0\
    );
\ram_reg_0_7_0_0_i_16__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(4),
      I1 => add_ln52_105_fu_729_p2(4),
      O => \ram_reg_0_7_0_0_i_16__5_n_0\
    );
ram_reg_0_7_0_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(3),
      I1 => add_ln52_63_fu_553_p2(3),
      O => ram_reg_0_7_0_0_i_17_n_0
    );
\ram_reg_0_7_0_0_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(4),
      I1 => add_ln52_70_fu_582_p2(4),
      O => \ram_reg_0_7_0_0_i_17__0_n_0\
    );
\ram_reg_0_7_0_0_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(3),
      I1 => add_ln52_77_fu_610_p2(3),
      O => \ram_reg_0_7_0_0_i_17__1_n_0\
    );
\ram_reg_0_7_0_0_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(3),
      I1 => add_ln52_84_fu_638_p2(3),
      O => \ram_reg_0_7_0_0_i_17__2_n_0\
    );
\ram_reg_0_7_0_0_i_17__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(3),
      I1 => add_ln52_91_fu_666_p2(3),
      O => \ram_reg_0_7_0_0_i_17__3_n_0\
    );
\ram_reg_0_7_0_0_i_17__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(3),
      I1 => add_ln52_98_fu_694_p2(3),
      O => \ram_reg_0_7_0_0_i_17__4_n_0\
    );
\ram_reg_0_7_0_0_i_17__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(3),
      I1 => add_ln52_105_fu_729_p2(3),
      O => \ram_reg_0_7_0_0_i_17__5_n_0\
    );
ram_reg_0_7_0_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(2),
      I1 => add_ln52_63_fu_553_p2(2),
      O => ram_reg_0_7_0_0_i_18_n_0
    );
\ram_reg_0_7_0_0_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(3),
      I1 => add_ln52_70_fu_582_p2(3),
      O => \ram_reg_0_7_0_0_i_18__0_n_0\
    );
\ram_reg_0_7_0_0_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(2),
      I1 => add_ln52_77_fu_610_p2(2),
      O => \ram_reg_0_7_0_0_i_18__1_n_0\
    );
\ram_reg_0_7_0_0_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(2),
      I1 => add_ln52_84_fu_638_p2(2),
      O => \ram_reg_0_7_0_0_i_18__2_n_0\
    );
\ram_reg_0_7_0_0_i_18__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(2),
      I1 => add_ln52_91_fu_666_p2(2),
      O => \ram_reg_0_7_0_0_i_18__3_n_0\
    );
\ram_reg_0_7_0_0_i_18__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(2),
      I1 => add_ln52_98_fu_694_p2(2),
      O => \ram_reg_0_7_0_0_i_18__4_n_0\
    );
\ram_reg_0_7_0_0_i_18__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(2),
      I1 => add_ln52_105_fu_729_p2(2),
      O => \ram_reg_0_7_0_0_i_18__5_n_0\
    );
ram_reg_0_7_0_0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(1),
      I1 => add_ln52_63_fu_553_p2(1),
      O => ram_reg_0_7_0_0_i_19_n_0
    );
\ram_reg_0_7_0_0_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(2),
      I1 => add_ln52_70_fu_582_p2(2),
      O => \ram_reg_0_7_0_0_i_19__0_n_0\
    );
\ram_reg_0_7_0_0_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(1),
      I1 => add_ln52_77_fu_610_p2(1),
      O => \ram_reg_0_7_0_0_i_19__1_n_0\
    );
\ram_reg_0_7_0_0_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(1),
      I1 => add_ln52_84_fu_638_p2(1),
      O => \ram_reg_0_7_0_0_i_19__2_n_0\
    );
\ram_reg_0_7_0_0_i_19__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(1),
      I1 => add_ln52_91_fu_666_p2(1),
      O => \ram_reg_0_7_0_0_i_19__3_n_0\
    );
\ram_reg_0_7_0_0_i_19__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(1),
      I1 => add_ln52_98_fu_694_p2(1),
      O => \ram_reg_0_7_0_0_i_19__4_n_0\
    );
\ram_reg_0_7_0_0_i_19__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(1),
      I1 => add_ln52_105_fu_729_p2(1),
      O => \ram_reg_0_7_0_0_i_19__5_n_0\
    );
\ram_reg_0_7_0_0_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_1__0_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_1__0_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_1__0_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_1__0_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_1__0_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_1__0_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_1__0_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_1__0_n_7\,
      DI(7 downto 0) => add_ln52_59_fu_542_p2(15 downto 8),
      O(7 downto 5) => DCT_1D_out_buf_col_1_d0(2 downto 0),
      O(4 downto 0) => \NLW_ram_reg_0_7_0_0_i_1__0_O_UNCONNECTED\(4 downto 0),
      S(7) => ram_reg_0_7_0_0_i_4_n_0,
      S(6) => ram_reg_0_7_0_0_i_5_n_0,
      S(5) => ram_reg_0_7_0_0_i_6_n_0,
      S(4) => ram_reg_0_7_0_0_i_7_n_0,
      S(3) => ram_reg_0_7_0_0_i_8_n_0,
      S(2) => ram_reg_0_7_0_0_i_9_n_0,
      S(1) => ram_reg_0_7_0_0_i_10_n_0,
      S(0) => ram_reg_0_7_0_0_i_11_n_0
    );
\ram_reg_0_7_0_0_i_1__0__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_3__0_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_1__0__0_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_1__0__0_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_1__0__0_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_1__0__0_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_1__0__0_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_1__0__0_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_1__0__0_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_1__0__0_n_7\,
      DI(7 downto 0) => add_ln52_66_fu_575_p2(15 downto 8),
      O(7 downto 5) => DCT_1D_out_buf_col_2_d0(2 downto 0),
      O(4 downto 0) => \NLW_ram_reg_0_7_0_0_i_1__0__0_O_UNCONNECTED\(4 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_5__0_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_6__0_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_7__0_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_8__0_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_9__0_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_10__0_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_11__0_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_12__0_n_0\
    );
\ram_reg_0_7_0_0_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_2__0__0_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_1__1_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_1__1_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_1__1_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_1__1_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_1__1_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_1__1_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_1__1_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_1__1_n_7\,
      DI(7 downto 0) => add_ln52_73_fu_603_p2(15 downto 8),
      O(7 downto 5) => DCT_1D_out_buf_col_3_d0(2 downto 0),
      O(4 downto 0) => \NLW_ram_reg_0_7_0_0_i_1__1_O_UNCONNECTED\(4 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_4__1_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_5__1_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_6__1_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_7__1_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_8__1_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_9__1_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_10__1_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_11__1_n_0\
    );
\ram_reg_0_7_0_0_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_1__2_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_1__2_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_1__2_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_1__2_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_1__2_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_1__2_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_1__2_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_1__2_n_7\,
      DI(7 downto 0) => add_ln52_80_fu_631_p2(15 downto 8),
      O(7 downto 5) => DCT_1D_out_buf_col_4_d0(2 downto 0),
      O(4 downto 0) => \NLW_ram_reg_0_7_0_0_i_1__2_O_UNCONNECTED\(4 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_4__2_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_5__2_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_6__2_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_7__2_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_8__2_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_9__2_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_10__2_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_11__2_n_0\
    );
\ram_reg_0_7_0_0_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_1__3_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_1__3_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_1__3_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_1__3_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_1__3_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_1__3_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_1__3_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_1__3_n_7\,
      DI(7 downto 0) => add_ln52_87_fu_659_p2(15 downto 8),
      O(7 downto 5) => DCT_1D_out_buf_col_5_d0(2 downto 0),
      O(4 downto 0) => \NLW_ram_reg_0_7_0_0_i_1__3_O_UNCONNECTED\(4 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_4__3_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_5__3_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_6__3_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_7__3_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_8__3_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_9__3_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_10__3_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_11__3_n_0\
    );
\ram_reg_0_7_0_0_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_2__3_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_1__4_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_1__4_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_1__4_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_1__4_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_1__4_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_1__4_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_1__4_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_1__4_n_7\,
      DI(7 downto 0) => add_ln52_94_fu_687_p2(15 downto 8),
      O(7 downto 5) => DCT_1D_out_buf_col_6_d0(2 downto 0),
      O(4 downto 0) => \NLW_ram_reg_0_7_0_0_i_1__4_O_UNCONNECTED\(4 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_4__4_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_5__4_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_6__4_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_7__4_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_8__4_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_9__4_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_10__4_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_11__4_n_0\
    );
\ram_reg_0_7_0_0_i_1__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_2__4_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_1__5_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_1__5_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_1__5_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_1__5_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_1__5_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_1__5_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_1__5_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_1__5_n_7\,
      DI(7 downto 0) => add_ln52_101_fu_718_p2(15 downto 8),
      O(7 downto 5) => DCT_1D_out_buf_col_7_d0(2 downto 0),
      O(4 downto 0) => \NLW_ram_reg_0_7_0_0_i_1__5_O_UNCONNECTED\(4 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_4__5_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_5__5_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_6__5_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_7__5_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_8__5_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_9__5_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_10__5_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_11__5_n_0\
    );
ram_reg_0_7_0_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0(0),
      I1 => \q1_reg[0]\,
      O => DCT_1D_out_buf_col_1_address0(0)
    );
ram_reg_0_7_0_0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(0),
      I1 => add_ln52_63_fu_553_p2(0),
      O => ram_reg_0_7_0_0_i_20_n_0
    );
\ram_reg_0_7_0_0_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(1),
      I1 => add_ln52_70_fu_582_p2(1),
      O => \ram_reg_0_7_0_0_i_20__0_n_0\
    );
\ram_reg_0_7_0_0_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(0),
      I1 => add_ln52_77_fu_610_p2(0),
      O => \ram_reg_0_7_0_0_i_20__1_n_0\
    );
\ram_reg_0_7_0_0_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(0),
      I1 => add_ln52_84_fu_638_p2(0),
      O => \ram_reg_0_7_0_0_i_20__2_n_0\
    );
\ram_reg_0_7_0_0_i_20__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(0),
      I1 => add_ln52_91_fu_666_p2(0),
      O => \ram_reg_0_7_0_0_i_20__3_n_0\
    );
\ram_reg_0_7_0_0_i_20__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(0),
      I1 => add_ln52_98_fu_694_p2(0),
      O => \ram_reg_0_7_0_0_i_20__4_n_0\
    );
\ram_reg_0_7_0_0_i_20__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(0),
      I1 => add_ln52_105_fu_729_p2(0),
      O => \ram_reg_0_7_0_0_i_20__5_n_0\
    );
ram_reg_0_7_0_0_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_13,
      I1 => DCT_mac_muladd_16fYi_U135_n_12,
      O => ram_reg_0_7_0_0_i_21_n_0
    );
\ram_reg_0_7_0_0_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(0),
      I1 => add_ln52_70_fu_582_p2(0),
      O => \ram_reg_0_7_0_0_i_21__0_n_0\
    );
\ram_reg_0_7_0_0_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_13,
      I1 => DCT_mac_muladd_16qcK_U150_n_13,
      O => \ram_reg_0_7_0_0_i_21__1_n_0\
    );
\ram_reg_0_7_0_0_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_13,
      I1 => DCT_mac_muladd_16qcK_U158_n_13,
      O => \ram_reg_0_7_0_0_i_21__2_n_0\
    );
\ram_reg_0_7_0_0_i_21__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_13,
      I1 => DCT_mac_muladd_16sc4_U166_n_13,
      O => \ram_reg_0_7_0_0_i_21__3_n_0\
    );
\ram_reg_0_7_0_0_i_21__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_13,
      I1 => DCT_mac_muladd_16lbW_U175_n_13,
      O => \ram_reg_0_7_0_0_i_21__4_n_0\
    );
\ram_reg_0_7_0_0_i_21__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_12,
      I1 => DCT_mac_muladd_16cud_U182_n_12,
      O => \ram_reg_0_7_0_0_i_21__5_n_0\
    );
ram_reg_0_7_0_0_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_14,
      I1 => DCT_mac_muladd_16fYi_U135_n_13,
      O => ram_reg_0_7_0_0_i_22_n_0
    );
\ram_reg_0_7_0_0_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_13,
      I1 => DCT_mac_muladd_16lbW_U142_n_13,
      O => \ram_reg_0_7_0_0_i_22__0_n_0\
    );
\ram_reg_0_7_0_0_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_14,
      I1 => DCT_mac_muladd_16qcK_U150_n_14,
      O => \ram_reg_0_7_0_0_i_22__1_n_0\
    );
\ram_reg_0_7_0_0_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_14,
      I1 => DCT_mac_muladd_16qcK_U158_n_14,
      O => \ram_reg_0_7_0_0_i_22__2_n_0\
    );
\ram_reg_0_7_0_0_i_22__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_14,
      I1 => DCT_mac_muladd_16sc4_U166_n_14,
      O => \ram_reg_0_7_0_0_i_22__3_n_0\
    );
\ram_reg_0_7_0_0_i_22__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_14,
      I1 => DCT_mac_muladd_16lbW_U175_n_14,
      O => \ram_reg_0_7_0_0_i_22__4_n_0\
    );
\ram_reg_0_7_0_0_i_22__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_13,
      I1 => DCT_mac_muladd_16cud_U182_n_13,
      O => \ram_reg_0_7_0_0_i_22__5_n_0\
    );
ram_reg_0_7_0_0_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_15,
      I1 => DCT_mac_muladd_16fYi_U135_n_14,
      O => ram_reg_0_7_0_0_i_23_n_0
    );
\ram_reg_0_7_0_0_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_14,
      I1 => DCT_mac_muladd_16lbW_U142_n_14,
      O => \ram_reg_0_7_0_0_i_23__0_n_0\
    );
\ram_reg_0_7_0_0_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_15,
      I1 => DCT_mac_muladd_16qcK_U150_n_15,
      O => \ram_reg_0_7_0_0_i_23__1_n_0\
    );
\ram_reg_0_7_0_0_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_15,
      I1 => DCT_mac_muladd_16qcK_U158_n_15,
      O => \ram_reg_0_7_0_0_i_23__2_n_0\
    );
\ram_reg_0_7_0_0_i_23__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_15,
      I1 => DCT_mac_muladd_16sc4_U166_n_15,
      O => \ram_reg_0_7_0_0_i_23__3_n_0\
    );
\ram_reg_0_7_0_0_i_23__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_15,
      I1 => DCT_mac_muladd_16lbW_U175_n_15,
      O => \ram_reg_0_7_0_0_i_23__4_n_0\
    );
\ram_reg_0_7_0_0_i_23__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_14,
      I1 => DCT_mac_muladd_16cud_U182_n_14,
      O => \ram_reg_0_7_0_0_i_23__5_n_0\
    );
ram_reg_0_7_0_0_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_16,
      I1 => DCT_mac_muladd_16fYi_U135_n_15,
      O => ram_reg_0_7_0_0_i_24_n_0
    );
\ram_reg_0_7_0_0_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_15,
      I1 => DCT_mac_muladd_16lbW_U142_n_15,
      O => \ram_reg_0_7_0_0_i_24__0_n_0\
    );
\ram_reg_0_7_0_0_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_16,
      I1 => DCT_mac_muladd_16qcK_U150_n_16,
      O => \ram_reg_0_7_0_0_i_24__1_n_0\
    );
\ram_reg_0_7_0_0_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_16,
      I1 => DCT_mac_muladd_16qcK_U158_n_16,
      O => \ram_reg_0_7_0_0_i_24__2_n_0\
    );
\ram_reg_0_7_0_0_i_24__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_16,
      I1 => DCT_mac_muladd_16sc4_U166_n_16,
      O => \ram_reg_0_7_0_0_i_24__3_n_0\
    );
\ram_reg_0_7_0_0_i_24__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_16,
      I1 => DCT_mac_muladd_16lbW_U175_n_16,
      O => \ram_reg_0_7_0_0_i_24__4_n_0\
    );
\ram_reg_0_7_0_0_i_24__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_15,
      I1 => DCT_mac_muladd_16cud_U182_n_15,
      O => \ram_reg_0_7_0_0_i_24__5_n_0\
    );
ram_reg_0_7_0_0_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_17,
      I1 => DCT_mac_muladd_16fYi_U135_n_16,
      O => ram_reg_0_7_0_0_i_25_n_0
    );
\ram_reg_0_7_0_0_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_16,
      I1 => DCT_mac_muladd_16lbW_U142_n_16,
      O => \ram_reg_0_7_0_0_i_25__0_n_0\
    );
\ram_reg_0_7_0_0_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_17,
      I1 => DCT_mac_muladd_16qcK_U150_n_17,
      O => \ram_reg_0_7_0_0_i_25__1_n_0\
    );
\ram_reg_0_7_0_0_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_17,
      I1 => DCT_mac_muladd_16qcK_U158_n_17,
      O => \ram_reg_0_7_0_0_i_25__2_n_0\
    );
\ram_reg_0_7_0_0_i_25__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_17,
      I1 => DCT_mac_muladd_16sc4_U166_n_17,
      O => \ram_reg_0_7_0_0_i_25__3_n_0\
    );
\ram_reg_0_7_0_0_i_25__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_17,
      I1 => DCT_mac_muladd_16lbW_U175_n_17,
      O => \ram_reg_0_7_0_0_i_25__4_n_0\
    );
\ram_reg_0_7_0_0_i_25__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_16,
      I1 => DCT_mac_muladd_16cud_U182_n_16,
      O => \ram_reg_0_7_0_0_i_25__5_n_0\
    );
ram_reg_0_7_0_0_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_18,
      I1 => DCT_mac_muladd_16fYi_U135_n_17,
      O => ram_reg_0_7_0_0_i_26_n_0
    );
\ram_reg_0_7_0_0_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_17,
      I1 => DCT_mac_muladd_16lbW_U142_n_17,
      O => \ram_reg_0_7_0_0_i_26__0_n_0\
    );
\ram_reg_0_7_0_0_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_18,
      I1 => DCT_mac_muladd_16qcK_U150_n_18,
      O => \ram_reg_0_7_0_0_i_26__1_n_0\
    );
\ram_reg_0_7_0_0_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_18,
      I1 => DCT_mac_muladd_16qcK_U158_n_18,
      O => \ram_reg_0_7_0_0_i_26__2_n_0\
    );
\ram_reg_0_7_0_0_i_26__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_18,
      I1 => DCT_mac_muladd_16sc4_U166_n_18,
      O => \ram_reg_0_7_0_0_i_26__3_n_0\
    );
\ram_reg_0_7_0_0_i_26__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_18,
      I1 => DCT_mac_muladd_16lbW_U175_n_18,
      O => \ram_reg_0_7_0_0_i_26__4_n_0\
    );
\ram_reg_0_7_0_0_i_26__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_17,
      I1 => DCT_mac_muladd_16cud_U182_n_17,
      O => \ram_reg_0_7_0_0_i_26__5_n_0\
    );
ram_reg_0_7_0_0_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_19,
      I1 => DCT_mac_muladd_16fYi_U135_n_18,
      O => ram_reg_0_7_0_0_i_27_n_0
    );
\ram_reg_0_7_0_0_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_18,
      I1 => DCT_mac_muladd_16lbW_U142_n_18,
      O => \ram_reg_0_7_0_0_i_27__0_n_0\
    );
\ram_reg_0_7_0_0_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_19,
      I1 => DCT_mac_muladd_16qcK_U150_n_19,
      O => \ram_reg_0_7_0_0_i_27__1_n_0\
    );
\ram_reg_0_7_0_0_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_19,
      I1 => DCT_mac_muladd_16qcK_U158_n_19,
      O => \ram_reg_0_7_0_0_i_27__2_n_0\
    );
\ram_reg_0_7_0_0_i_27__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_19,
      I1 => DCT_mac_muladd_16sc4_U166_n_19,
      O => \ram_reg_0_7_0_0_i_27__3_n_0\
    );
\ram_reg_0_7_0_0_i_27__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_19,
      I1 => DCT_mac_muladd_16lbW_U175_n_19,
      O => \ram_reg_0_7_0_0_i_27__4_n_0\
    );
\ram_reg_0_7_0_0_i_27__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_18,
      I1 => DCT_mac_muladd_16cud_U182_n_18,
      O => \ram_reg_0_7_0_0_i_27__5_n_0\
    );
ram_reg_0_7_0_0_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_20,
      I1 => DCT_mac_muladd_16fYi_U135_n_19,
      O => ram_reg_0_7_0_0_i_28_n_0
    );
\ram_reg_0_7_0_0_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_19,
      I1 => DCT_mac_muladd_16lbW_U142_n_19,
      O => \ram_reg_0_7_0_0_i_28__0_n_0\
    );
\ram_reg_0_7_0_0_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_20,
      I1 => DCT_mac_muladd_16qcK_U150_n_20,
      O => \ram_reg_0_7_0_0_i_28__1_n_0\
    );
\ram_reg_0_7_0_0_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_20,
      I1 => DCT_mac_muladd_16qcK_U158_n_20,
      O => \ram_reg_0_7_0_0_i_28__2_n_0\
    );
\ram_reg_0_7_0_0_i_28__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_20,
      I1 => DCT_mac_muladd_16sc4_U166_n_20,
      O => \ram_reg_0_7_0_0_i_28__3_n_0\
    );
\ram_reg_0_7_0_0_i_28__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_20,
      I1 => DCT_mac_muladd_16lbW_U175_n_20,
      O => \ram_reg_0_7_0_0_i_28__4_n_0\
    );
\ram_reg_0_7_0_0_i_28__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_19,
      I1 => DCT_mac_muladd_16cud_U182_n_19,
      O => \ram_reg_0_7_0_0_i_28__5_n_0\
    );
ram_reg_0_7_0_0_i_29: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_0_0_i_38_n_0,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_0_0_i_29_n_0,
      CO(6) => ram_reg_0_7_0_0_i_29_n_1,
      CO(5) => ram_reg_0_7_0_0_i_29_n_2,
      CO(4) => ram_reg_0_7_0_0_i_29_n_3,
      CO(3) => ram_reg_0_7_0_0_i_29_n_4,
      CO(2) => ram_reg_0_7_0_0_i_29_n_5,
      CO(1) => ram_reg_0_7_0_0_i_29_n_6,
      CO(0) => ram_reg_0_7_0_0_i_29_n_7,
      DI(7) => DCT_mac_muladd_16g8j_U136_n_12,
      DI(6) => DCT_mac_muladd_16g8j_U136_n_13,
      DI(5) => DCT_mac_muladd_16g8j_U136_n_14,
      DI(4) => DCT_mac_muladd_16g8j_U136_n_15,
      DI(3) => DCT_mac_muladd_16g8j_U136_n_16,
      DI(2) => DCT_mac_muladd_16g8j_U136_n_17,
      DI(1) => DCT_mac_muladd_16g8j_U136_n_18,
      DI(0) => DCT_mac_muladd_16g8j_U136_n_19,
      O(7 downto 0) => add_ln52_63_fu_553_p2(15 downto 8),
      S(7) => ram_reg_0_7_0_0_i_39_n_0,
      S(6) => ram_reg_0_7_0_0_i_40_n_0,
      S(5) => ram_reg_0_7_0_0_i_41_n_0,
      S(4) => ram_reg_0_7_0_0_i_42_n_0,
      S(3) => ram_reg_0_7_0_0_i_43_n_0,
      S(2) => ram_reg_0_7_0_0_i_44_n_0,
      S(1) => ram_reg_0_7_0_0_i_45_n_0,
      S(0) => ram_reg_0_7_0_0_i_46_n_0
    );
\ram_reg_0_7_0_0_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_20,
      I1 => DCT_mac_muladd_16lbW_U142_n_20,
      O => \ram_reg_0_7_0_0_i_29__0_n_0\
    );
\ram_reg_0_7_0_0_i_29__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_38__1_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_29__1_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_29__1_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_29__1_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_29__1_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_29__1_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_29__1_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_29__1_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_29__1_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U152_n_13,
      DI(6) => DCT_mac_muladd_16cud_U152_n_14,
      DI(5) => DCT_mac_muladd_16cud_U152_n_15,
      DI(4) => DCT_mac_muladd_16cud_U152_n_16,
      DI(3) => DCT_mac_muladd_16cud_U152_n_17,
      DI(2) => DCT_mac_muladd_16cud_U152_n_18,
      DI(1) => DCT_mac_muladd_16cud_U152_n_19,
      DI(0) => DCT_mac_muladd_16cud_U152_n_20,
      O(7 downto 0) => add_ln52_77_fu_610_p2(15 downto 8),
      S(7) => \ram_reg_0_7_0_0_i_39__1_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_40__1_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_41__1_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_42__1_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_43__1_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_44__1_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_45__1_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_46__1_n_0\
    );
\ram_reg_0_7_0_0_i_29__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_38__2_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_29__2_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_29__2_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_29__2_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_29__2_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_29__2_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_29__2_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_29__2_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_29__2_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U160_n_13,
      DI(6) => DCT_mac_muladd_16cud_U160_n_14,
      DI(5) => DCT_mac_muladd_16cud_U160_n_15,
      DI(4) => DCT_mac_muladd_16cud_U160_n_16,
      DI(3) => DCT_mac_muladd_16cud_U160_n_17,
      DI(2) => DCT_mac_muladd_16cud_U160_n_18,
      DI(1) => DCT_mac_muladd_16cud_U160_n_19,
      DI(0) => DCT_mac_muladd_16cud_U160_n_20,
      O(7 downto 0) => add_ln52_84_fu_638_p2(15 downto 8),
      S(7) => \ram_reg_0_7_0_0_i_39__2_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_40__2_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_41__2_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_42__2_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_43__2_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_44__2_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_45__2_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_46__2_n_0\
    );
\ram_reg_0_7_0_0_i_29__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_38__3_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_29__3_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_29__3_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_29__3_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_29__3_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_29__3_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_29__3_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_29__3_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_29__3_n_7\,
      DI(7) => DCT_mac_muladd_16pcA_U169_n_13,
      DI(6) => DCT_mac_muladd_16pcA_U169_n_14,
      DI(5) => DCT_mac_muladd_16pcA_U169_n_15,
      DI(4) => DCT_mac_muladd_16pcA_U169_n_16,
      DI(3) => DCT_mac_muladd_16pcA_U169_n_17,
      DI(2) => DCT_mac_muladd_16pcA_U169_n_18,
      DI(1) => DCT_mac_muladd_16pcA_U169_n_19,
      DI(0) => DCT_mac_muladd_16pcA_U169_n_20,
      O(7 downto 0) => add_ln52_91_fu_666_p2(15 downto 8),
      S(7) => \ram_reg_0_7_0_0_i_39__3_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_40__3_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_41__3_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_42__3_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_43__3_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_44__3_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_45__3_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_46__3_n_0\
    );
\ram_reg_0_7_0_0_i_29__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_38__4_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_29__4_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_29__4_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_29__4_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_29__4_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_29__4_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_29__4_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_29__4_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_29__4_n_7\,
      DI(7) => DCT_mac_muladd_16lbW_U176_n_13,
      DI(6) => DCT_mac_muladd_16lbW_U176_n_14,
      DI(5) => DCT_mac_muladd_16lbW_U176_n_15,
      DI(4) => DCT_mac_muladd_16lbW_U176_n_16,
      DI(3) => DCT_mac_muladd_16lbW_U176_n_17,
      DI(2) => DCT_mac_muladd_16lbW_U176_n_18,
      DI(1) => DCT_mac_muladd_16lbW_U176_n_19,
      DI(0) => DCT_mac_muladd_16lbW_U176_n_20,
      O(7 downto 0) => add_ln52_98_fu_694_p2(15 downto 8),
      S(7) => \ram_reg_0_7_0_0_i_39__4_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_40__4_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_41__4_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_42__4_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_43__4_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_44__4_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_45__4_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_46__4_n_0\
    );
\ram_reg_0_7_0_0_i_29__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_38__5_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_29__5_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_29__5_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_29__5_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_29__5_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_29__5_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_29__5_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_29__5_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_29__5_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U184_n_13,
      DI(6) => DCT_mac_muladd_16cud_U184_n_14,
      DI(5) => DCT_mac_muladd_16cud_U184_n_15,
      DI(4) => DCT_mac_muladd_16cud_U184_n_16,
      DI(3) => DCT_mac_muladd_16cud_U184_n_17,
      DI(2) => DCT_mac_muladd_16cud_U184_n_18,
      DI(1) => DCT_mac_muladd_16cud_U184_n_19,
      DI(0) => DCT_mac_muladd_16cud_U184_n_20,
      O(7 downto 0) => add_ln52_105_fu_729_p2(15 downto 8),
      S(7) => \ram_reg_0_7_0_0_i_39__5_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_40__5_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_41__5_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_42__5_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_43__5_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_44__5_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_45__5_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_46__5_n_0\
    );
\ram_reg_0_7_0_0_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_2__0_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_2__0_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_2__0_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_2__0_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_2__0_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_2__0_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_2__0_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_2__0_n_7\,
      DI(7 downto 0) => add_ln52_59_fu_542_p2(7 downto 0),
      O(7 downto 0) => \NLW_ram_reg_0_7_0_0_i_2__0_O_UNCONNECTED\(7 downto 0),
      S(7) => ram_reg_0_7_0_0_i_13_n_0,
      S(6) => ram_reg_0_7_0_0_i_14_n_0,
      S(5) => ram_reg_0_7_0_0_i_15_n_0,
      S(4) => ram_reg_0_7_0_0_i_16_n_0,
      S(3) => ram_reg_0_7_0_0_i_17_n_0,
      S(2) => ram_reg_0_7_0_0_i_18_n_0,
      S(1) => ram_reg_0_7_0_0_i_19_n_0,
      S(0) => ram_reg_0_7_0_0_i_20_n_0
    );
\ram_reg_0_7_0_0_i_2__0__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_2__0__0_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_2__0__0_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_2__0__0_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_2__0__0_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_2__0__0_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_2__0__0_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_2__0__0_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_2__0__0_n_7\,
      DI(7 downto 0) => add_ln52_73_fu_603_p2(7 downto 0),
      O(7 downto 0) => \NLW_ram_reg_0_7_0_0_i_2__0__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_13__1_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_14__1_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_15__1_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_16__1_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_17__1_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_18__1_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_19__1_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_20__1_n_0\
    );
\ram_reg_0_7_0_0_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_2__1_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_2__1_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_2__1_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_2__1_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_2__1_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_2__1_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_2__1_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_2__1_n_7\,
      DI(7 downto 0) => add_ln52_80_fu_631_p2(7 downto 0),
      O(7 downto 0) => \NLW_ram_reg_0_7_0_0_i_2__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_13__2_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_14__2_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_15__2_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_16__2_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_17__2_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_18__2_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_19__2_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_20__2_n_0\
    );
\ram_reg_0_7_0_0_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_2__2_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_2__2_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_2__2_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_2__2_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_2__2_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_2__2_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_2__2_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_2__2_n_7\,
      DI(7 downto 0) => add_ln52_87_fu_659_p2(7 downto 0),
      O(7 downto 0) => \NLW_ram_reg_0_7_0_0_i_2__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_13__3_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_14__3_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_15__3_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_16__3_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_17__3_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_18__3_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_19__3_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_20__3_n_0\
    );
\ram_reg_0_7_0_0_i_2__3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_2__3_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_2__3_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_2__3_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_2__3_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_2__3_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_2__3_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_2__3_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_2__3_n_7\,
      DI(7 downto 0) => add_ln52_94_fu_687_p2(7 downto 0),
      O(7 downto 0) => \NLW_ram_reg_0_7_0_0_i_2__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_13__4_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_14__4_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_15__4_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_16__4_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_17__4_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_18__4_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_19__4_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_20__4_n_0\
    );
\ram_reg_0_7_0_0_i_2__4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_2__4_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_2__4_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_2__4_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_2__4_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_2__4_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_2__4_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_2__4_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_2__4_n_7\,
      DI(7 downto 0) => add_ln52_101_fu_718_p2(7 downto 0),
      O(7 downto 0) => \NLW_ram_reg_0_7_0_0_i_2__4_O_UNCONNECTED\(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_13__5_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_14__5_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_15__5_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_16__5_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_17__5_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_18__5_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_19__5_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_20__5_n_0\
    );
ram_reg_0_7_0_0_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_0_0_i_12_n_0,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_0_0_i_3_n_0,
      CO(6) => ram_reg_0_7_0_0_i_3_n_1,
      CO(5) => ram_reg_0_7_0_0_i_3_n_2,
      CO(4) => ram_reg_0_7_0_0_i_3_n_3,
      CO(3) => ram_reg_0_7_0_0_i_3_n_4,
      CO(2) => ram_reg_0_7_0_0_i_3_n_5,
      CO(1) => ram_reg_0_7_0_0_i_3_n_6,
      CO(0) => ram_reg_0_7_0_0_i_3_n_7,
      DI(7) => DCT_mac_muladd_16cud_U132_n_13,
      DI(6) => DCT_mac_muladd_16cud_U132_n_14,
      DI(5) => DCT_mac_muladd_16cud_U132_n_15,
      DI(4) => DCT_mac_muladd_16cud_U132_n_16,
      DI(3) => DCT_mac_muladd_16cud_U132_n_17,
      DI(2) => DCT_mac_muladd_16cud_U132_n_18,
      DI(1) => DCT_mac_muladd_16cud_U132_n_19,
      DI(0) => DCT_mac_muladd_16cud_U132_n_20,
      O(7 downto 0) => add_ln52_59_fu_542_p2(15 downto 8),
      S(7) => ram_reg_0_7_0_0_i_21_n_0,
      S(6) => ram_reg_0_7_0_0_i_22_n_0,
      S(5) => ram_reg_0_7_0_0_i_23_n_0,
      S(4) => ram_reg_0_7_0_0_i_24_n_0,
      S(3) => ram_reg_0_7_0_0_i_25_n_0,
      S(2) => ram_reg_0_7_0_0_i_26_n_0,
      S(1) => ram_reg_0_7_0_0_i_27_n_0,
      S(0) => ram_reg_0_7_0_0_i_28_n_0
    );
ram_reg_0_7_0_0_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_21,
      I1 => DCT_mac_muladd_16fYi_U135_n_20,
      O => ram_reg_0_7_0_0_i_30_n_0
    );
\ram_reg_0_7_0_0_i_30__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_39__0_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_30__0_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_30__0_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_30__0_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_30__0_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_30__0_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_30__0_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_30__0_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_30__0_n_7\,
      DI(7) => DCT_mac_muladd_16lbW_U145_n_13,
      DI(6) => DCT_mac_muladd_16lbW_U145_n_14,
      DI(5) => DCT_mac_muladd_16lbW_U145_n_15,
      DI(4) => DCT_mac_muladd_16lbW_U145_n_16,
      DI(3) => DCT_mac_muladd_16lbW_U145_n_17,
      DI(2) => DCT_mac_muladd_16lbW_U145_n_18,
      DI(1) => DCT_mac_muladd_16lbW_U145_n_19,
      DI(0) => DCT_mac_muladd_16lbW_U145_n_20,
      O(7 downto 0) => add_ln52_70_fu_582_p2(15 downto 8),
      S(7) => \ram_reg_0_7_0_0_i_40__0_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_41__0_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_42__0_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_43__0_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_44__0_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_45__0_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_46__0_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_47__0_n_0\
    );
\ram_reg_0_7_0_0_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_21,
      I1 => DCT_mac_muladd_16qcK_U150_n_21,
      O => \ram_reg_0_7_0_0_i_30__1_n_0\
    );
\ram_reg_0_7_0_0_i_30__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_21,
      I1 => DCT_mac_muladd_16qcK_U158_n_21,
      O => \ram_reg_0_7_0_0_i_30__2_n_0\
    );
\ram_reg_0_7_0_0_i_30__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_21,
      I1 => DCT_mac_muladd_16sc4_U166_n_21,
      O => \ram_reg_0_7_0_0_i_30__3_n_0\
    );
\ram_reg_0_7_0_0_i_30__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_21,
      I1 => DCT_mac_muladd_16lbW_U175_n_21,
      O => \ram_reg_0_7_0_0_i_30__4_n_0\
    );
\ram_reg_0_7_0_0_i_30__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_20,
      I1 => DCT_mac_muladd_16cud_U182_n_20,
      O => \ram_reg_0_7_0_0_i_30__5_n_0\
    );
ram_reg_0_7_0_0_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_22,
      I1 => DCT_mac_muladd_16fYi_U135_n_21,
      O => ram_reg_0_7_0_0_i_31_n_0
    );
\ram_reg_0_7_0_0_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_21,
      I1 => DCT_mac_muladd_16lbW_U142_n_21,
      O => \ram_reg_0_7_0_0_i_31__0_n_0\
    );
\ram_reg_0_7_0_0_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_22,
      I1 => DCT_mac_muladd_16qcK_U150_n_22,
      O => \ram_reg_0_7_0_0_i_31__1_n_0\
    );
\ram_reg_0_7_0_0_i_31__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_22,
      I1 => DCT_mac_muladd_16qcK_U158_n_22,
      O => \ram_reg_0_7_0_0_i_31__2_n_0\
    );
\ram_reg_0_7_0_0_i_31__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_22,
      I1 => DCT_mac_muladd_16sc4_U166_n_22,
      O => \ram_reg_0_7_0_0_i_31__3_n_0\
    );
\ram_reg_0_7_0_0_i_31__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_22,
      I1 => DCT_mac_muladd_16lbW_U175_n_22,
      O => \ram_reg_0_7_0_0_i_31__4_n_0\
    );
\ram_reg_0_7_0_0_i_31__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_21,
      I1 => DCT_mac_muladd_16cud_U182_n_21,
      O => \ram_reg_0_7_0_0_i_31__5_n_0\
    );
ram_reg_0_7_0_0_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_23,
      I1 => DCT_mac_muladd_16fYi_U135_n_22,
      O => ram_reg_0_7_0_0_i_32_n_0
    );
\ram_reg_0_7_0_0_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_22,
      I1 => DCT_mac_muladd_16lbW_U142_n_22,
      O => \ram_reg_0_7_0_0_i_32__0_n_0\
    );
\ram_reg_0_7_0_0_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_23,
      I1 => DCT_mac_muladd_16qcK_U150_n_23,
      O => \ram_reg_0_7_0_0_i_32__1_n_0\
    );
\ram_reg_0_7_0_0_i_32__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_23,
      I1 => DCT_mac_muladd_16qcK_U158_n_23,
      O => \ram_reg_0_7_0_0_i_32__2_n_0\
    );
\ram_reg_0_7_0_0_i_32__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_23,
      I1 => DCT_mac_muladd_16sc4_U166_n_23,
      O => \ram_reg_0_7_0_0_i_32__3_n_0\
    );
\ram_reg_0_7_0_0_i_32__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_23,
      I1 => DCT_mac_muladd_16lbW_U175_n_23,
      O => \ram_reg_0_7_0_0_i_32__4_n_0\
    );
\ram_reg_0_7_0_0_i_32__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_22,
      I1 => DCT_mac_muladd_16cud_U182_n_22,
      O => \ram_reg_0_7_0_0_i_32__5_n_0\
    );
ram_reg_0_7_0_0_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_24,
      I1 => DCT_mac_muladd_16fYi_U135_n_23,
      O => ram_reg_0_7_0_0_i_33_n_0
    );
\ram_reg_0_7_0_0_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_23,
      I1 => DCT_mac_muladd_16lbW_U142_n_23,
      O => \ram_reg_0_7_0_0_i_33__0_n_0\
    );
\ram_reg_0_7_0_0_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_24,
      I1 => DCT_mac_muladd_16qcK_U150_n_24,
      O => \ram_reg_0_7_0_0_i_33__1_n_0\
    );
\ram_reg_0_7_0_0_i_33__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_24,
      I1 => DCT_mac_muladd_16qcK_U158_n_24,
      O => \ram_reg_0_7_0_0_i_33__2_n_0\
    );
\ram_reg_0_7_0_0_i_33__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_24,
      I1 => DCT_mac_muladd_16sc4_U166_n_24,
      O => \ram_reg_0_7_0_0_i_33__3_n_0\
    );
\ram_reg_0_7_0_0_i_33__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_24,
      I1 => DCT_mac_muladd_16lbW_U175_n_24,
      O => \ram_reg_0_7_0_0_i_33__4_n_0\
    );
\ram_reg_0_7_0_0_i_33__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_23,
      I1 => DCT_mac_muladd_16cud_U182_n_23,
      O => \ram_reg_0_7_0_0_i_33__5_n_0\
    );
ram_reg_0_7_0_0_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_25,
      I1 => DCT_mac_muladd_16fYi_U135_n_24,
      O => ram_reg_0_7_0_0_i_34_n_0
    );
\ram_reg_0_7_0_0_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_24,
      I1 => DCT_mac_muladd_16lbW_U142_n_24,
      O => \ram_reg_0_7_0_0_i_34__0_n_0\
    );
\ram_reg_0_7_0_0_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_25,
      I1 => DCT_mac_muladd_16qcK_U150_n_25,
      O => \ram_reg_0_7_0_0_i_34__1_n_0\
    );
\ram_reg_0_7_0_0_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_25,
      I1 => DCT_mac_muladd_16qcK_U158_n_25,
      O => \ram_reg_0_7_0_0_i_34__2_n_0\
    );
\ram_reg_0_7_0_0_i_34__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_25,
      I1 => DCT_mac_muladd_16sc4_U166_n_25,
      O => \ram_reg_0_7_0_0_i_34__3_n_0\
    );
\ram_reg_0_7_0_0_i_34__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_25,
      I1 => DCT_mac_muladd_16lbW_U175_n_25,
      O => \ram_reg_0_7_0_0_i_34__4_n_0\
    );
\ram_reg_0_7_0_0_i_34__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_24,
      I1 => DCT_mac_muladd_16cud_U182_n_24,
      O => \ram_reg_0_7_0_0_i_34__5_n_0\
    );
ram_reg_0_7_0_0_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_26,
      I1 => DCT_mac_muladd_16fYi_U135_n_25,
      O => ram_reg_0_7_0_0_i_35_n_0
    );
\ram_reg_0_7_0_0_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_25,
      I1 => DCT_mac_muladd_16lbW_U142_n_25,
      O => \ram_reg_0_7_0_0_i_35__0_n_0\
    );
\ram_reg_0_7_0_0_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_26,
      I1 => DCT_mac_muladd_16qcK_U150_n_26,
      O => \ram_reg_0_7_0_0_i_35__1_n_0\
    );
\ram_reg_0_7_0_0_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_26,
      I1 => DCT_mac_muladd_16qcK_U158_n_26,
      O => \ram_reg_0_7_0_0_i_35__2_n_0\
    );
\ram_reg_0_7_0_0_i_35__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_26,
      I1 => DCT_mac_muladd_16sc4_U166_n_26,
      O => \ram_reg_0_7_0_0_i_35__3_n_0\
    );
\ram_reg_0_7_0_0_i_35__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_26,
      I1 => DCT_mac_muladd_16lbW_U175_n_26,
      O => \ram_reg_0_7_0_0_i_35__4_n_0\
    );
\ram_reg_0_7_0_0_i_35__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_25,
      I1 => DCT_mac_muladd_16cud_U182_n_25,
      O => \ram_reg_0_7_0_0_i_35__5_n_0\
    );
ram_reg_0_7_0_0_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_27,
      I1 => DCT_mac_muladd_16fYi_U135_n_26,
      O => ram_reg_0_7_0_0_i_36_n_0
    );
\ram_reg_0_7_0_0_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_26,
      I1 => DCT_mac_muladd_16lbW_U142_n_26,
      O => \ram_reg_0_7_0_0_i_36__0_n_0\
    );
\ram_reg_0_7_0_0_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_27,
      I1 => DCT_mac_muladd_16qcK_U150_n_27,
      O => \ram_reg_0_7_0_0_i_36__1_n_0\
    );
\ram_reg_0_7_0_0_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_27,
      I1 => DCT_mac_muladd_16qcK_U158_n_27,
      O => \ram_reg_0_7_0_0_i_36__2_n_0\
    );
\ram_reg_0_7_0_0_i_36__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_27,
      I1 => DCT_mac_muladd_16sc4_U166_n_27,
      O => \ram_reg_0_7_0_0_i_36__3_n_0\
    );
\ram_reg_0_7_0_0_i_36__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_27,
      I1 => DCT_mac_muladd_16lbW_U175_n_27,
      O => \ram_reg_0_7_0_0_i_36__4_n_0\
    );
\ram_reg_0_7_0_0_i_36__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_26,
      I1 => DCT_mac_muladd_16cud_U182_n_26,
      O => \ram_reg_0_7_0_0_i_36__5_n_0\
    );
ram_reg_0_7_0_0_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_28,
      I1 => DCT_mac_muladd_16fYi_U135_n_27,
      O => ram_reg_0_7_0_0_i_37_n_0
    );
\ram_reg_0_7_0_0_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_27,
      I1 => DCT_mac_muladd_16lbW_U142_n_27,
      O => \ram_reg_0_7_0_0_i_37__0_n_0\
    );
\ram_reg_0_7_0_0_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_28,
      I1 => DCT_mac_muladd_16qcK_U150_n_28,
      O => \ram_reg_0_7_0_0_i_37__1_n_0\
    );
\ram_reg_0_7_0_0_i_37__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_28,
      I1 => DCT_mac_muladd_16qcK_U158_n_28,
      O => \ram_reg_0_7_0_0_i_37__2_n_0\
    );
\ram_reg_0_7_0_0_i_37__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_28,
      I1 => DCT_mac_muladd_16sc4_U166_n_28,
      O => \ram_reg_0_7_0_0_i_37__3_n_0\
    );
\ram_reg_0_7_0_0_i_37__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_28,
      I1 => DCT_mac_muladd_16lbW_U175_n_28,
      O => \ram_reg_0_7_0_0_i_37__4_n_0\
    );
\ram_reg_0_7_0_0_i_37__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_27,
      I1 => DCT_mac_muladd_16cud_U182_n_27,
      O => \ram_reg_0_7_0_0_i_37__5_n_0\
    );
ram_reg_0_7_0_0_i_38: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_0_0_i_38_n_0,
      CO(6) => ram_reg_0_7_0_0_i_38_n_1,
      CO(5) => ram_reg_0_7_0_0_i_38_n_2,
      CO(4) => ram_reg_0_7_0_0_i_38_n_3,
      CO(3) => ram_reg_0_7_0_0_i_38_n_4,
      CO(2) => ram_reg_0_7_0_0_i_38_n_5,
      CO(1) => ram_reg_0_7_0_0_i_38_n_6,
      CO(0) => ram_reg_0_7_0_0_i_38_n_7,
      DI(7) => DCT_mac_muladd_16g8j_U136_n_20,
      DI(6) => DCT_mac_muladd_16g8j_U136_n_21,
      DI(5) => DCT_mac_muladd_16g8j_U136_n_22,
      DI(4) => DCT_mac_muladd_16g8j_U136_n_23,
      DI(3) => DCT_mac_muladd_16g8j_U136_n_24,
      DI(2) => DCT_mac_muladd_16g8j_U136_n_25,
      DI(1) => DCT_mac_muladd_16g8j_U136_n_26,
      DI(0) => DCT_mac_muladd_16g8j_U136_n_27,
      O(7 downto 0) => add_ln52_63_fu_553_p2(7 downto 0),
      S(7) => ram_reg_0_7_0_0_i_47_n_0,
      S(6) => ram_reg_0_7_0_0_i_48_n_0,
      S(5) => ram_reg_0_7_0_0_i_49_n_0,
      S(4) => ram_reg_0_7_0_0_i_50_n_0,
      S(3) => ram_reg_0_7_0_0_i_51_n_0,
      S(2) => ram_reg_0_7_0_0_i_52_n_0,
      S(1) => ram_reg_0_7_0_0_i_53_n_0,
      S(0) => ram_reg_0_7_0_0_i_54_n_0
    );
\ram_reg_0_7_0_0_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_28,
      I1 => DCT_mac_muladd_16lbW_U142_n_28,
      O => \ram_reg_0_7_0_0_i_38__0_n_0\
    );
\ram_reg_0_7_0_0_i_38__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_38__1_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_38__1_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_38__1_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_38__1_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_38__1_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_38__1_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_38__1_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_38__1_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U152_n_21,
      DI(6) => DCT_mac_muladd_16cud_U152_n_22,
      DI(5) => DCT_mac_muladd_16cud_U152_n_23,
      DI(4) => DCT_mac_muladd_16cud_U152_n_24,
      DI(3) => DCT_mac_muladd_16cud_U152_n_25,
      DI(2) => DCT_mac_muladd_16cud_U152_n_26,
      DI(1) => DCT_mac_muladd_16cud_U152_n_27,
      DI(0) => DCT_mac_muladd_16cud_U152_n_28,
      O(7 downto 0) => add_ln52_77_fu_610_p2(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_47__1_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_48__1_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_49__1_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_50__1_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_51__1_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_52__1_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_53__1_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_54__1_n_0\
    );
\ram_reg_0_7_0_0_i_38__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_38__2_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_38__2_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_38__2_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_38__2_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_38__2_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_38__2_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_38__2_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_38__2_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U160_n_21,
      DI(6) => DCT_mac_muladd_16cud_U160_n_22,
      DI(5) => DCT_mac_muladd_16cud_U160_n_23,
      DI(4) => DCT_mac_muladd_16cud_U160_n_24,
      DI(3) => DCT_mac_muladd_16cud_U160_n_25,
      DI(2) => DCT_mac_muladd_16cud_U160_n_26,
      DI(1) => DCT_mac_muladd_16cud_U160_n_27,
      DI(0) => DCT_mac_muladd_16cud_U160_n_28,
      O(7 downto 0) => add_ln52_84_fu_638_p2(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_47__2_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_48__2_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_49__2_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_50__2_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_51__2_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_52__2_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_53__2_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_54__2_n_0\
    );
\ram_reg_0_7_0_0_i_38__3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_38__3_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_38__3_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_38__3_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_38__3_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_38__3_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_38__3_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_38__3_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_38__3_n_7\,
      DI(7) => DCT_mac_muladd_16pcA_U169_n_21,
      DI(6) => DCT_mac_muladd_16pcA_U169_n_22,
      DI(5) => DCT_mac_muladd_16pcA_U169_n_23,
      DI(4) => DCT_mac_muladd_16pcA_U169_n_24,
      DI(3) => DCT_mac_muladd_16pcA_U169_n_25,
      DI(2) => DCT_mac_muladd_16pcA_U169_n_26,
      DI(1) => DCT_mac_muladd_16pcA_U169_n_27,
      DI(0) => DCT_mac_muladd_16pcA_U169_n_28,
      O(7 downto 0) => add_ln52_91_fu_666_p2(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_47__3_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_48__3_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_49__3_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_50__3_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_51__3_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_52__3_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_53__3_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_54__3_n_0\
    );
\ram_reg_0_7_0_0_i_38__4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_38__4_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_38__4_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_38__4_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_38__4_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_38__4_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_38__4_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_38__4_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_38__4_n_7\,
      DI(7) => DCT_mac_muladd_16lbW_U176_n_21,
      DI(6) => DCT_mac_muladd_16lbW_U176_n_22,
      DI(5) => DCT_mac_muladd_16lbW_U176_n_23,
      DI(4) => DCT_mac_muladd_16lbW_U176_n_24,
      DI(3) => DCT_mac_muladd_16lbW_U176_n_25,
      DI(2) => DCT_mac_muladd_16lbW_U176_n_26,
      DI(1) => DCT_mac_muladd_16lbW_U176_n_27,
      DI(0) => DCT_mac_muladd_16lbW_U176_n_28,
      O(7 downto 0) => add_ln52_98_fu_694_p2(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_47__4_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_48__4_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_49__4_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_50__4_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_51__4_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_52__4_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_53__4_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_54__4_n_0\
    );
\ram_reg_0_7_0_0_i_38__5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_38__5_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_38__5_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_38__5_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_38__5_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_38__5_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_38__5_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_38__5_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_38__5_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U184_n_21,
      DI(6) => DCT_mac_muladd_16cud_U184_n_22,
      DI(5) => DCT_mac_muladd_16cud_U184_n_23,
      DI(4) => DCT_mac_muladd_16cud_U184_n_24,
      DI(3) => DCT_mac_muladd_16cud_U184_n_25,
      DI(2) => DCT_mac_muladd_16cud_U184_n_26,
      DI(1) => DCT_mac_muladd_16cud_U184_n_27,
      DI(0) => DCT_mac_muladd_16cud_U184_n_28,
      O(7 downto 0) => add_ln52_105_fu_729_p2(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_47__5_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_48__5_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_49__5_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_50__5_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_51__5_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_52__5_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_53__5_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_54__5_n_0\
    );
ram_reg_0_7_0_0_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_12,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(15),
      O => ram_reg_0_7_0_0_i_39_n_0
    );
\ram_reg_0_7_0_0_i_39__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_39__0_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_39__0_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_39__0_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_39__0_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_39__0_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_39__0_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_39__0_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_39__0_n_7\,
      DI(7) => DCT_mac_muladd_16lbW_U145_n_21,
      DI(6) => DCT_mac_muladd_16lbW_U145_n_22,
      DI(5) => DCT_mac_muladd_16lbW_U145_n_23,
      DI(4) => DCT_mac_muladd_16lbW_U145_n_24,
      DI(3) => DCT_mac_muladd_16lbW_U145_n_25,
      DI(2) => DCT_mac_muladd_16lbW_U145_n_26,
      DI(1) => DCT_mac_muladd_16lbW_U145_n_27,
      DI(0) => DCT_mac_muladd_16lbW_U145_n_28,
      O(7 downto 0) => add_ln52_70_fu_582_p2(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_48__0_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_49__0_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_50__0_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_51__0_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_52__0_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_53__0_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_54__0_n_0\,
      S(0) => ram_reg_0_7_0_0_i_55_n_0
    );
\ram_reg_0_7_0_0_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_13,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(15),
      O => \ram_reg_0_7_0_0_i_39__1_n_0\
    );
\ram_reg_0_7_0_0_i_39__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_13,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(15),
      O => \ram_reg_0_7_0_0_i_39__2_n_0\
    );
\ram_reg_0_7_0_0_i_39__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_13,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(15),
      O => \ram_reg_0_7_0_0_i_39__3_n_0\
    );
\ram_reg_0_7_0_0_i_39__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_13,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(15),
      O => \ram_reg_0_7_0_0_i_39__4_n_0\
    );
\ram_reg_0_7_0_0_i_39__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_13,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(15),
      O => \ram_reg_0_7_0_0_i_39__5_n_0\
    );
\ram_reg_0_7_0_0_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_3__0_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_3__0_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_3__0_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_3__0_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_3__0_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_3__0_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_3__0_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_3__0_n_7\,
      DI(7 downto 0) => add_ln52_66_fu_575_p2(7 downto 0),
      O(7 downto 0) => \NLW_ram_reg_0_7_0_0_i_3__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_14__0_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_15__0_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_16__0_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_17__0_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_18__0_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_19__0_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_20__0_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_21__0_n_0\
    );
\ram_reg_0_7_0_0_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_12__1_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_3__1_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_3__1_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_3__1_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_3__1_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_3__1_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_3__1_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_3__1_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_3__1_n_7\,
      DI(7) => DCT_mac_muladd_16pcA_U149_n_13,
      DI(6) => DCT_mac_muladd_16pcA_U149_n_14,
      DI(5) => DCT_mac_muladd_16pcA_U149_n_15,
      DI(4) => DCT_mac_muladd_16pcA_U149_n_16,
      DI(3) => DCT_mac_muladd_16pcA_U149_n_17,
      DI(2) => DCT_mac_muladd_16pcA_U149_n_18,
      DI(1) => DCT_mac_muladd_16pcA_U149_n_19,
      DI(0) => DCT_mac_muladd_16pcA_U149_n_20,
      O(7 downto 0) => add_ln52_73_fu_603_p2(15 downto 8),
      S(7) => \ram_reg_0_7_0_0_i_21__1_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_22__1_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_23__1_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_24__1_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_25__1_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_26__1_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_27__1_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_28__1_n_0\
    );
\ram_reg_0_7_0_0_i_3__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_12__2_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_3__2_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_3__2_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_3__2_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_3__2_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_3__2_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_3__2_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_3__2_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_3__2_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U156_n_13,
      DI(6) => DCT_mac_muladd_16cud_U156_n_14,
      DI(5) => DCT_mac_muladd_16cud_U156_n_15,
      DI(4) => DCT_mac_muladd_16cud_U156_n_16,
      DI(3) => DCT_mac_muladd_16cud_U156_n_17,
      DI(2) => DCT_mac_muladd_16cud_U156_n_18,
      DI(1) => DCT_mac_muladd_16cud_U156_n_19,
      DI(0) => DCT_mac_muladd_16cud_U156_n_20,
      O(7 downto 0) => add_ln52_80_fu_631_p2(15 downto 8),
      S(7) => \ram_reg_0_7_0_0_i_21__2_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_22__2_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_23__2_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_24__2_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_25__2_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_26__2_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_27__2_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_28__2_n_0\
    );
\ram_reg_0_7_0_0_i_3__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_12__3_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_3__3_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_3__3_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_3__3_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_3__3_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_3__3_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_3__3_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_3__3_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_3__3_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U164_n_13,
      DI(6) => DCT_mac_muladd_16cud_U164_n_14,
      DI(5) => DCT_mac_muladd_16cud_U164_n_15,
      DI(4) => DCT_mac_muladd_16cud_U164_n_16,
      DI(3) => DCT_mac_muladd_16cud_U164_n_17,
      DI(2) => DCT_mac_muladd_16cud_U164_n_18,
      DI(1) => DCT_mac_muladd_16cud_U164_n_19,
      DI(0) => DCT_mac_muladd_16cud_U164_n_20,
      O(7 downto 0) => add_ln52_87_fu_659_p2(15 downto 8),
      S(7) => \ram_reg_0_7_0_0_i_21__3_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_22__3_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_23__3_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_24__3_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_25__3_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_26__3_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_27__3_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_28__3_n_0\
    );
\ram_reg_0_7_0_0_i_3__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_12__4_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_3__4_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_3__4_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_3__4_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_3__4_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_3__4_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_3__4_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_3__4_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_3__4_n_7\,
      DI(7) => DCT_mac_muladd_16kbM_U172_n_13,
      DI(6) => DCT_mac_muladd_16kbM_U172_n_14,
      DI(5) => DCT_mac_muladd_16kbM_U172_n_15,
      DI(4) => DCT_mac_muladd_16kbM_U172_n_16,
      DI(3) => DCT_mac_muladd_16kbM_U172_n_17,
      DI(2) => DCT_mac_muladd_16kbM_U172_n_18,
      DI(1) => DCT_mac_muladd_16kbM_U172_n_19,
      DI(0) => DCT_mac_muladd_16kbM_U172_n_20,
      O(7 downto 0) => add_ln52_94_fu_687_p2(15 downto 8),
      S(7) => \ram_reg_0_7_0_0_i_21__4_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_22__4_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_23__4_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_24__4_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_25__4_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_26__4_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_27__4_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_28__4_n_0\
    );
\ram_reg_0_7_0_0_i_3__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_12__5_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_3__5_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_3__5_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_3__5_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_3__5_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_3__5_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_3__5_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_3__5_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_3__5_n_7\,
      DI(7) => DCT_mac_muladd_16fYi_U180_n_12,
      DI(6) => DCT_mac_muladd_16fYi_U180_n_13,
      DI(5) => DCT_mac_muladd_16fYi_U180_n_14,
      DI(4) => DCT_mac_muladd_16fYi_U180_n_15,
      DI(3) => DCT_mac_muladd_16fYi_U180_n_16,
      DI(2) => DCT_mac_muladd_16fYi_U180_n_17,
      DI(1) => DCT_mac_muladd_16fYi_U180_n_18,
      DI(0) => DCT_mac_muladd_16fYi_U180_n_19,
      O(7 downto 0) => add_ln52_101_fu_718_p2(15 downto 8),
      S(7) => \ram_reg_0_7_0_0_i_21__5_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_22__5_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_23__5_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_24__5_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_25__5_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_26__5_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_27__5_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_28__5_n_0\
    );
ram_reg_0_7_0_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(15),
      I1 => add_ln52_63_fu_553_p2(15),
      O => ram_reg_0_7_0_0_i_4_n_0
    );
ram_reg_0_7_0_0_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_13,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(14),
      O => ram_reg_0_7_0_0_i_40_n_0
    );
\ram_reg_0_7_0_0_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_13,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(15),
      O => \ram_reg_0_7_0_0_i_40__0_n_0\
    );
\ram_reg_0_7_0_0_i_40__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_14,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(14),
      O => \ram_reg_0_7_0_0_i_40__1_n_0\
    );
\ram_reg_0_7_0_0_i_40__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_14,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(14),
      O => \ram_reg_0_7_0_0_i_40__2_n_0\
    );
\ram_reg_0_7_0_0_i_40__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_14,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(14),
      O => \ram_reg_0_7_0_0_i_40__3_n_0\
    );
\ram_reg_0_7_0_0_i_40__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_14,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(14),
      O => \ram_reg_0_7_0_0_i_40__4_n_0\
    );
\ram_reg_0_7_0_0_i_40__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_14,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(14),
      O => \ram_reg_0_7_0_0_i_40__5_n_0\
    );
ram_reg_0_7_0_0_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_14,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(13),
      O => ram_reg_0_7_0_0_i_41_n_0
    );
\ram_reg_0_7_0_0_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_14,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(14),
      O => \ram_reg_0_7_0_0_i_41__0_n_0\
    );
\ram_reg_0_7_0_0_i_41__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_15,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(13),
      O => \ram_reg_0_7_0_0_i_41__1_n_0\
    );
\ram_reg_0_7_0_0_i_41__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_15,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(13),
      O => \ram_reg_0_7_0_0_i_41__2_n_0\
    );
\ram_reg_0_7_0_0_i_41__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_15,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(13),
      O => \ram_reg_0_7_0_0_i_41__3_n_0\
    );
\ram_reg_0_7_0_0_i_41__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_15,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(13),
      O => \ram_reg_0_7_0_0_i_41__4_n_0\
    );
\ram_reg_0_7_0_0_i_41__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_15,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(13),
      O => \ram_reg_0_7_0_0_i_41__5_n_0\
    );
ram_reg_0_7_0_0_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_15,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(12),
      O => ram_reg_0_7_0_0_i_42_n_0
    );
\ram_reg_0_7_0_0_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_15,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(13),
      O => \ram_reg_0_7_0_0_i_42__0_n_0\
    );
\ram_reg_0_7_0_0_i_42__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_16,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(12),
      O => \ram_reg_0_7_0_0_i_42__1_n_0\
    );
\ram_reg_0_7_0_0_i_42__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_16,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(12),
      O => \ram_reg_0_7_0_0_i_42__2_n_0\
    );
\ram_reg_0_7_0_0_i_42__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_16,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(12),
      O => \ram_reg_0_7_0_0_i_42__3_n_0\
    );
\ram_reg_0_7_0_0_i_42__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_16,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(12),
      O => \ram_reg_0_7_0_0_i_42__4_n_0\
    );
\ram_reg_0_7_0_0_i_42__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_16,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(12),
      O => \ram_reg_0_7_0_0_i_42__5_n_0\
    );
ram_reg_0_7_0_0_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_16,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(11),
      O => ram_reg_0_7_0_0_i_43_n_0
    );
\ram_reg_0_7_0_0_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_16,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(12),
      O => \ram_reg_0_7_0_0_i_43__0_n_0\
    );
\ram_reg_0_7_0_0_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_17,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(11),
      O => \ram_reg_0_7_0_0_i_43__1_n_0\
    );
\ram_reg_0_7_0_0_i_43__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_17,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(11),
      O => \ram_reg_0_7_0_0_i_43__2_n_0\
    );
\ram_reg_0_7_0_0_i_43__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_17,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(11),
      O => \ram_reg_0_7_0_0_i_43__3_n_0\
    );
\ram_reg_0_7_0_0_i_43__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_17,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(11),
      O => \ram_reg_0_7_0_0_i_43__4_n_0\
    );
\ram_reg_0_7_0_0_i_43__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_17,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(11),
      O => \ram_reg_0_7_0_0_i_43__5_n_0\
    );
ram_reg_0_7_0_0_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_17,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(10),
      O => ram_reg_0_7_0_0_i_44_n_0
    );
\ram_reg_0_7_0_0_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_17,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(11),
      O => \ram_reg_0_7_0_0_i_44__0_n_0\
    );
\ram_reg_0_7_0_0_i_44__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_18,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(10),
      O => \ram_reg_0_7_0_0_i_44__1_n_0\
    );
\ram_reg_0_7_0_0_i_44__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_18,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(10),
      O => \ram_reg_0_7_0_0_i_44__2_n_0\
    );
\ram_reg_0_7_0_0_i_44__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_18,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(10),
      O => \ram_reg_0_7_0_0_i_44__3_n_0\
    );
\ram_reg_0_7_0_0_i_44__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_18,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(10),
      O => \ram_reg_0_7_0_0_i_44__4_n_0\
    );
\ram_reg_0_7_0_0_i_44__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_18,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(10),
      O => \ram_reg_0_7_0_0_i_44__5_n_0\
    );
ram_reg_0_7_0_0_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_18,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(9),
      O => ram_reg_0_7_0_0_i_45_n_0
    );
\ram_reg_0_7_0_0_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_18,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(10),
      O => \ram_reg_0_7_0_0_i_45__0_n_0\
    );
\ram_reg_0_7_0_0_i_45__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_19,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(9),
      O => \ram_reg_0_7_0_0_i_45__1_n_0\
    );
\ram_reg_0_7_0_0_i_45__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_19,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(9),
      O => \ram_reg_0_7_0_0_i_45__2_n_0\
    );
\ram_reg_0_7_0_0_i_45__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_19,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(9),
      O => \ram_reg_0_7_0_0_i_45__3_n_0\
    );
\ram_reg_0_7_0_0_i_45__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_19,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(9),
      O => \ram_reg_0_7_0_0_i_45__4_n_0\
    );
\ram_reg_0_7_0_0_i_45__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_19,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(9),
      O => \ram_reg_0_7_0_0_i_45__5_n_0\
    );
ram_reg_0_7_0_0_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_19,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(8),
      O => ram_reg_0_7_0_0_i_46_n_0
    );
\ram_reg_0_7_0_0_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_19,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(9),
      O => \ram_reg_0_7_0_0_i_46__0_n_0\
    );
\ram_reg_0_7_0_0_i_46__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_20,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(8),
      O => \ram_reg_0_7_0_0_i_46__1_n_0\
    );
\ram_reg_0_7_0_0_i_46__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_20,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(8),
      O => \ram_reg_0_7_0_0_i_46__2_n_0\
    );
\ram_reg_0_7_0_0_i_46__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_20,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(8),
      O => \ram_reg_0_7_0_0_i_46__3_n_0\
    );
\ram_reg_0_7_0_0_i_46__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_20,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(8),
      O => \ram_reg_0_7_0_0_i_46__4_n_0\
    );
\ram_reg_0_7_0_0_i_46__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_20,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(8),
      O => \ram_reg_0_7_0_0_i_46__5_n_0\
    );
ram_reg_0_7_0_0_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_20,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(7),
      O => ram_reg_0_7_0_0_i_47_n_0
    );
\ram_reg_0_7_0_0_i_47__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_20,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(8),
      O => \ram_reg_0_7_0_0_i_47__0_n_0\
    );
\ram_reg_0_7_0_0_i_47__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_21,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(7),
      O => \ram_reg_0_7_0_0_i_47__1_n_0\
    );
\ram_reg_0_7_0_0_i_47__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_21,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(7),
      O => \ram_reg_0_7_0_0_i_47__2_n_0\
    );
\ram_reg_0_7_0_0_i_47__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_21,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(7),
      O => \ram_reg_0_7_0_0_i_47__3_n_0\
    );
\ram_reg_0_7_0_0_i_47__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_21,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(7),
      O => \ram_reg_0_7_0_0_i_47__4_n_0\
    );
\ram_reg_0_7_0_0_i_47__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_21,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(7),
      O => \ram_reg_0_7_0_0_i_47__5_n_0\
    );
ram_reg_0_7_0_0_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_21,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(6),
      O => ram_reg_0_7_0_0_i_48_n_0
    );
\ram_reg_0_7_0_0_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_21,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(7),
      O => \ram_reg_0_7_0_0_i_48__0_n_0\
    );
\ram_reg_0_7_0_0_i_48__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_22,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(6),
      O => \ram_reg_0_7_0_0_i_48__1_n_0\
    );
\ram_reg_0_7_0_0_i_48__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_22,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(6),
      O => \ram_reg_0_7_0_0_i_48__2_n_0\
    );
\ram_reg_0_7_0_0_i_48__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_22,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(6),
      O => \ram_reg_0_7_0_0_i_48__3_n_0\
    );
\ram_reg_0_7_0_0_i_48__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_22,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(6),
      O => \ram_reg_0_7_0_0_i_48__4_n_0\
    );
\ram_reg_0_7_0_0_i_48__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_22,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(6),
      O => \ram_reg_0_7_0_0_i_48__5_n_0\
    );
ram_reg_0_7_0_0_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_22,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(5),
      O => ram_reg_0_7_0_0_i_49_n_0
    );
\ram_reg_0_7_0_0_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_22,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(6),
      O => \ram_reg_0_7_0_0_i_49__0_n_0\
    );
\ram_reg_0_7_0_0_i_49__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_23,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(5),
      O => \ram_reg_0_7_0_0_i_49__1_n_0\
    );
\ram_reg_0_7_0_0_i_49__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_23,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(5),
      O => \ram_reg_0_7_0_0_i_49__2_n_0\
    );
\ram_reg_0_7_0_0_i_49__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_23,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(5),
      O => \ram_reg_0_7_0_0_i_49__3_n_0\
    );
\ram_reg_0_7_0_0_i_49__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_23,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(5),
      O => \ram_reg_0_7_0_0_i_49__4_n_0\
    );
\ram_reg_0_7_0_0_i_49__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_23,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(5),
      O => \ram_reg_0_7_0_0_i_49__5_n_0\
    );
\ram_reg_0_7_0_0_i_4__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_13__0_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_4__0_n_0\,
      CO(6) => \ram_reg_0_7_0_0_i_4__0_n_1\,
      CO(5) => \ram_reg_0_7_0_0_i_4__0_n_2\,
      CO(4) => \ram_reg_0_7_0_0_i_4__0_n_3\,
      CO(3) => \ram_reg_0_7_0_0_i_4__0_n_4\,
      CO(2) => \ram_reg_0_7_0_0_i_4__0_n_5\,
      CO(1) => \ram_reg_0_7_0_0_i_4__0_n_6\,
      CO(0) => \ram_reg_0_7_0_0_i_4__0_n_7\,
      DI(7) => DCT_mac_muladd_16kbM_U141_n_13,
      DI(6) => DCT_mac_muladd_16kbM_U141_n_14,
      DI(5) => DCT_mac_muladd_16kbM_U141_n_15,
      DI(4) => DCT_mac_muladd_16kbM_U141_n_16,
      DI(3) => DCT_mac_muladd_16kbM_U141_n_17,
      DI(2) => DCT_mac_muladd_16kbM_U141_n_18,
      DI(1) => DCT_mac_muladd_16kbM_U141_n_19,
      DI(0) => DCT_mac_muladd_16kbM_U141_n_20,
      O(7 downto 0) => add_ln52_66_fu_575_p2(15 downto 8),
      S(7) => \ram_reg_0_7_0_0_i_22__0_n_0\,
      S(6) => \ram_reg_0_7_0_0_i_23__0_n_0\,
      S(5) => \ram_reg_0_7_0_0_i_24__0_n_0\,
      S(4) => \ram_reg_0_7_0_0_i_25__0_n_0\,
      S(3) => \ram_reg_0_7_0_0_i_26__0_n_0\,
      S(2) => \ram_reg_0_7_0_0_i_27__0_n_0\,
      S(1) => \ram_reg_0_7_0_0_i_28__0_n_0\,
      S(0) => \ram_reg_0_7_0_0_i_29__0_n_0\
    );
\ram_reg_0_7_0_0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(15),
      I1 => add_ln52_77_fu_610_p2(15),
      O => \ram_reg_0_7_0_0_i_4__1_n_0\
    );
\ram_reg_0_7_0_0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(15),
      I1 => add_ln52_84_fu_638_p2(15),
      O => \ram_reg_0_7_0_0_i_4__2_n_0\
    );
\ram_reg_0_7_0_0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(15),
      I1 => add_ln52_91_fu_666_p2(15),
      O => \ram_reg_0_7_0_0_i_4__3_n_0\
    );
\ram_reg_0_7_0_0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(15),
      I1 => add_ln52_98_fu_694_p2(15),
      O => \ram_reg_0_7_0_0_i_4__4_n_0\
    );
\ram_reg_0_7_0_0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(15),
      I1 => add_ln52_105_fu_729_p2(15),
      O => \ram_reg_0_7_0_0_i_4__5_n_0\
    );
ram_reg_0_7_0_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(14),
      I1 => add_ln52_63_fu_553_p2(14),
      O => ram_reg_0_7_0_0_i_5_n_0
    );
ram_reg_0_7_0_0_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_23,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(4),
      O => ram_reg_0_7_0_0_i_50_n_0
    );
\ram_reg_0_7_0_0_i_50__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_23,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(5),
      O => \ram_reg_0_7_0_0_i_50__0_n_0\
    );
\ram_reg_0_7_0_0_i_50__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_24,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(4),
      O => \ram_reg_0_7_0_0_i_50__1_n_0\
    );
\ram_reg_0_7_0_0_i_50__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_24,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(4),
      O => \ram_reg_0_7_0_0_i_50__2_n_0\
    );
\ram_reg_0_7_0_0_i_50__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_24,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(4),
      O => \ram_reg_0_7_0_0_i_50__3_n_0\
    );
\ram_reg_0_7_0_0_i_50__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_24,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(4),
      O => \ram_reg_0_7_0_0_i_50__4_n_0\
    );
\ram_reg_0_7_0_0_i_50__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_24,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(4),
      O => \ram_reg_0_7_0_0_i_50__5_n_0\
    );
ram_reg_0_7_0_0_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_24,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(3),
      O => ram_reg_0_7_0_0_i_51_n_0
    );
\ram_reg_0_7_0_0_i_51__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_24,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(4),
      O => \ram_reg_0_7_0_0_i_51__0_n_0\
    );
\ram_reg_0_7_0_0_i_51__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_25,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(3),
      O => \ram_reg_0_7_0_0_i_51__1_n_0\
    );
\ram_reg_0_7_0_0_i_51__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_25,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(3),
      O => \ram_reg_0_7_0_0_i_51__2_n_0\
    );
\ram_reg_0_7_0_0_i_51__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_25,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(3),
      O => \ram_reg_0_7_0_0_i_51__3_n_0\
    );
\ram_reg_0_7_0_0_i_51__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_25,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(3),
      O => \ram_reg_0_7_0_0_i_51__4_n_0\
    );
\ram_reg_0_7_0_0_i_51__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_25,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(3),
      O => \ram_reg_0_7_0_0_i_51__5_n_0\
    );
ram_reg_0_7_0_0_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_25,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(2),
      O => ram_reg_0_7_0_0_i_52_n_0
    );
\ram_reg_0_7_0_0_i_52__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_25,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(3),
      O => \ram_reg_0_7_0_0_i_52__0_n_0\
    );
\ram_reg_0_7_0_0_i_52__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_26,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(2),
      O => \ram_reg_0_7_0_0_i_52__1_n_0\
    );
\ram_reg_0_7_0_0_i_52__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_26,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(2),
      O => \ram_reg_0_7_0_0_i_52__2_n_0\
    );
\ram_reg_0_7_0_0_i_52__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_26,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(2),
      O => \ram_reg_0_7_0_0_i_52__3_n_0\
    );
\ram_reg_0_7_0_0_i_52__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_26,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(2),
      O => \ram_reg_0_7_0_0_i_52__4_n_0\
    );
\ram_reg_0_7_0_0_i_52__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_26,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(2),
      O => \ram_reg_0_7_0_0_i_52__5_n_0\
    );
ram_reg_0_7_0_0_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_26,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(1),
      O => ram_reg_0_7_0_0_i_53_n_0
    );
\ram_reg_0_7_0_0_i_53__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_26,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(2),
      O => \ram_reg_0_7_0_0_i_53__0_n_0\
    );
\ram_reg_0_7_0_0_i_53__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_27,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(1),
      O => \ram_reg_0_7_0_0_i_53__1_n_0\
    );
\ram_reg_0_7_0_0_i_53__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_27,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(1),
      O => \ram_reg_0_7_0_0_i_53__2_n_0\
    );
\ram_reg_0_7_0_0_i_53__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_27,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(1),
      O => \ram_reg_0_7_0_0_i_53__3_n_0\
    );
\ram_reg_0_7_0_0_i_53__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_27,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(1),
      O => \ram_reg_0_7_0_0_i_53__4_n_0\
    );
\ram_reg_0_7_0_0_i_53__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_27,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(1),
      O => \ram_reg_0_7_0_0_i_53__5_n_0\
    );
ram_reg_0_7_0_0_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_27,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(0),
      O => ram_reg_0_7_0_0_i_54_n_0
    );
\ram_reg_0_7_0_0_i_54__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_27,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(1),
      O => \ram_reg_0_7_0_0_i_54__0_n_0\
    );
\ram_reg_0_7_0_0_i_54__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_28,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(0),
      O => \ram_reg_0_7_0_0_i_54__1_n_0\
    );
\ram_reg_0_7_0_0_i_54__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_28,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(0),
      O => \ram_reg_0_7_0_0_i_54__2_n_0\
    );
\ram_reg_0_7_0_0_i_54__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_28,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(0),
      O => \ram_reg_0_7_0_0_i_54__3_n_0\
    );
\ram_reg_0_7_0_0_i_54__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_28,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(0),
      O => \ram_reg_0_7_0_0_i_54__4_n_0\
    );
\ram_reg_0_7_0_0_i_54__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_28,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(0),
      O => \ram_reg_0_7_0_0_i_54__5_n_0\
    );
ram_reg_0_7_0_0_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_28,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(0),
      O => ram_reg_0_7_0_0_i_55_n_0
    );
\ram_reg_0_7_0_0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(15),
      I1 => add_ln52_70_fu_582_p2(15),
      O => \ram_reg_0_7_0_0_i_5__0_n_0\
    );
\ram_reg_0_7_0_0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(14),
      I1 => add_ln52_77_fu_610_p2(14),
      O => \ram_reg_0_7_0_0_i_5__1_n_0\
    );
\ram_reg_0_7_0_0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(14),
      I1 => add_ln52_84_fu_638_p2(14),
      O => \ram_reg_0_7_0_0_i_5__2_n_0\
    );
\ram_reg_0_7_0_0_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(14),
      I1 => add_ln52_91_fu_666_p2(14),
      O => \ram_reg_0_7_0_0_i_5__3_n_0\
    );
\ram_reg_0_7_0_0_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(14),
      I1 => add_ln52_98_fu_694_p2(14),
      O => \ram_reg_0_7_0_0_i_5__4_n_0\
    );
\ram_reg_0_7_0_0_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(14),
      I1 => add_ln52_105_fu_729_p2(14),
      O => \ram_reg_0_7_0_0_i_5__5_n_0\
    );
ram_reg_0_7_0_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(13),
      I1 => add_ln52_63_fu_553_p2(13),
      O => ram_reg_0_7_0_0_i_6_n_0
    );
\ram_reg_0_7_0_0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(14),
      I1 => add_ln52_70_fu_582_p2(14),
      O => \ram_reg_0_7_0_0_i_6__0_n_0\
    );
\ram_reg_0_7_0_0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(13),
      I1 => add_ln52_77_fu_610_p2(13),
      O => \ram_reg_0_7_0_0_i_6__1_n_0\
    );
\ram_reg_0_7_0_0_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(13),
      I1 => add_ln52_84_fu_638_p2(13),
      O => \ram_reg_0_7_0_0_i_6__2_n_0\
    );
\ram_reg_0_7_0_0_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(13),
      I1 => add_ln52_91_fu_666_p2(13),
      O => \ram_reg_0_7_0_0_i_6__3_n_0\
    );
\ram_reg_0_7_0_0_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(13),
      I1 => add_ln52_98_fu_694_p2(13),
      O => \ram_reg_0_7_0_0_i_6__4_n_0\
    );
\ram_reg_0_7_0_0_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(13),
      I1 => add_ln52_105_fu_729_p2(13),
      O => \ram_reg_0_7_0_0_i_6__5_n_0\
    );
ram_reg_0_7_0_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(12),
      I1 => add_ln52_63_fu_553_p2(12),
      O => ram_reg_0_7_0_0_i_7_n_0
    );
\ram_reg_0_7_0_0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(13),
      I1 => add_ln52_70_fu_582_p2(13),
      O => \ram_reg_0_7_0_0_i_7__0_n_0\
    );
\ram_reg_0_7_0_0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(12),
      I1 => add_ln52_77_fu_610_p2(12),
      O => \ram_reg_0_7_0_0_i_7__1_n_0\
    );
\ram_reg_0_7_0_0_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(12),
      I1 => add_ln52_84_fu_638_p2(12),
      O => \ram_reg_0_7_0_0_i_7__2_n_0\
    );
\ram_reg_0_7_0_0_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(12),
      I1 => add_ln52_91_fu_666_p2(12),
      O => \ram_reg_0_7_0_0_i_7__3_n_0\
    );
\ram_reg_0_7_0_0_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(12),
      I1 => add_ln52_98_fu_694_p2(12),
      O => \ram_reg_0_7_0_0_i_7__4_n_0\
    );
\ram_reg_0_7_0_0_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(12),
      I1 => add_ln52_105_fu_729_p2(12),
      O => \ram_reg_0_7_0_0_i_7__5_n_0\
    );
ram_reg_0_7_0_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(11),
      I1 => add_ln52_63_fu_553_p2(11),
      O => ram_reg_0_7_0_0_i_8_n_0
    );
\ram_reg_0_7_0_0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(12),
      I1 => add_ln52_70_fu_582_p2(12),
      O => \ram_reg_0_7_0_0_i_8__0_n_0\
    );
\ram_reg_0_7_0_0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(11),
      I1 => add_ln52_77_fu_610_p2(11),
      O => \ram_reg_0_7_0_0_i_8__1_n_0\
    );
\ram_reg_0_7_0_0_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(11),
      I1 => add_ln52_84_fu_638_p2(11),
      O => \ram_reg_0_7_0_0_i_8__2_n_0\
    );
\ram_reg_0_7_0_0_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(11),
      I1 => add_ln52_91_fu_666_p2(11),
      O => \ram_reg_0_7_0_0_i_8__3_n_0\
    );
\ram_reg_0_7_0_0_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(11),
      I1 => add_ln52_98_fu_694_p2(11),
      O => \ram_reg_0_7_0_0_i_8__4_n_0\
    );
\ram_reg_0_7_0_0_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(11),
      I1 => add_ln52_105_fu_729_p2(11),
      O => \ram_reg_0_7_0_0_i_8__5_n_0\
    );
ram_reg_0_7_0_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(10),
      I1 => add_ln52_63_fu_553_p2(10),
      O => ram_reg_0_7_0_0_i_9_n_0
    );
\ram_reg_0_7_0_0_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(11),
      I1 => add_ln52_70_fu_582_p2(11),
      O => \ram_reg_0_7_0_0_i_9__0_n_0\
    );
\ram_reg_0_7_0_0_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(10),
      I1 => add_ln52_77_fu_610_p2(10),
      O => \ram_reg_0_7_0_0_i_9__1_n_0\
    );
\ram_reg_0_7_0_0_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(10),
      I1 => add_ln52_84_fu_638_p2(10),
      O => \ram_reg_0_7_0_0_i_9__2_n_0\
    );
\ram_reg_0_7_0_0_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(10),
      I1 => add_ln52_91_fu_666_p2(10),
      O => \ram_reg_0_7_0_0_i_9__3_n_0\
    );
\ram_reg_0_7_0_0_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(10),
      I1 => add_ln52_98_fu_694_p2(10),
      O => \ram_reg_0_7_0_0_i_9__4_n_0\
    );
\ram_reg_0_7_0_0_i_9__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(10),
      I1 => add_ln52_105_fu_729_p2(10),
      O => \ram_reg_0_7_0_0_i_9__5_n_0\
    );
ram_reg_0_7_11_11_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_3_3_i_1_n_0,
      CI_TOP => '0',
      CO(7 downto 4) => NLW_ram_reg_0_7_11_11_i_1_CO_UNCONNECTED(7 downto 4),
      CO(3) => ram_reg_0_7_11_11_i_1_n_4,
      CO(2) => ram_reg_0_7_11_11_i_1_n_5,
      CO(1) => ram_reg_0_7_11_11_i_1_n_6,
      CO(0) => ram_reg_0_7_11_11_i_1_n_7,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => add_ln52_59_fu_542_p2(27 downto 24),
      O(7 downto 5) => NLW_ram_reg_0_7_11_11_i_1_O_UNCONNECTED(7 downto 5),
      O(4 downto 0) => DCT_1D_out_buf_col_1_d0(15 downto 11),
      S(7 downto 5) => B"000",
      S(4) => ram_reg_0_7_11_11_i_3_n_0,
      S(3) => ram_reg_0_7_11_11_i_4_n_0,
      S(2) => ram_reg_0_7_11_11_i_5_n_0,
      S(1) => ram_reg_0_7_11_11_i_6_n_0,
      S(0) => ram_reg_0_7_11_11_i_7_n_0
    );
\ram_reg_0_7_11_11_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_2,
      I1 => DCT_mac_muladd_16fYi_U135_n_1,
      O => \ram_reg_0_7_11_11_i_10__0_n_0\
    );
\ram_reg_0_7_11_11_i_10__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_2,
      I1 => DCT_mac_muladd_16lbW_U142_n_2,
      O => \ram_reg_0_7_11_11_i_10__0__0_n_0\
    );
\ram_reg_0_7_11_11_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_2,
      I1 => DCT_mac_muladd_16qcK_U150_n_2,
      O => \ram_reg_0_7_11_11_i_10__1_n_0\
    );
\ram_reg_0_7_11_11_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_2,
      I1 => DCT_mac_muladd_16qcK_U158_n_2,
      O => \ram_reg_0_7_11_11_i_10__2_n_0\
    );
\ram_reg_0_7_11_11_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_2,
      I1 => DCT_mac_muladd_16sc4_U166_n_2,
      O => \ram_reg_0_7_11_11_i_10__3_n_0\
    );
\ram_reg_0_7_11_11_i_10__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_2,
      I1 => DCT_mac_muladd_16lbW_U175_n_2,
      O => \ram_reg_0_7_11_11_i_10__4_n_0\
    );
ram_reg_0_7_11_11_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_3,
      I1 => DCT_mac_muladd_16fYi_U135_n_2,
      O => ram_reg_0_7_11_11_i_11_n_0
    );
\ram_reg_0_7_11_11_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_3,
      I1 => DCT_mac_muladd_16lbW_U142_n_3,
      O => \ram_reg_0_7_11_11_i_11__0_n_0\
    );
\ram_reg_0_7_11_11_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_3,
      I1 => DCT_mac_muladd_16qcK_U150_n_3,
      O => \ram_reg_0_7_11_11_i_11__1_n_0\
    );
\ram_reg_0_7_11_11_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_3,
      I1 => DCT_mac_muladd_16qcK_U158_n_3,
      O => \ram_reg_0_7_11_11_i_11__2_n_0\
    );
\ram_reg_0_7_11_11_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_3,
      I1 => DCT_mac_muladd_16sc4_U166_n_3,
      O => \ram_reg_0_7_11_11_i_11__3_n_0\
    );
\ram_reg_0_7_11_11_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_3,
      I1 => DCT_mac_muladd_16lbW_U175_n_3,
      O => \ram_reg_0_7_11_11_i_11__4_n_0\
    );
\ram_reg_0_7_11_11_i_11__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_1,
      I1 => DCT_mac_muladd_16cud_U182_n_1,
      O => \ram_reg_0_7_11_11_i_11__5_n_0\
    );
ram_reg_0_7_11_11_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_4,
      I1 => DCT_mac_muladd_16fYi_U135_n_3,
      O => ram_reg_0_7_11_11_i_12_n_0
    );
\ram_reg_0_7_11_11_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_4,
      I1 => DCT_mac_muladd_16lbW_U142_n_4,
      O => \ram_reg_0_7_11_11_i_12__0_n_0\
    );
\ram_reg_0_7_11_11_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_4,
      I1 => DCT_mac_muladd_16qcK_U150_n_4,
      O => \ram_reg_0_7_11_11_i_12__1_n_0\
    );
\ram_reg_0_7_11_11_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_4,
      I1 => DCT_mac_muladd_16qcK_U158_n_4,
      O => \ram_reg_0_7_11_11_i_12__2_n_0\
    );
\ram_reg_0_7_11_11_i_12__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_4,
      I1 => DCT_mac_muladd_16sc4_U166_n_4,
      O => \ram_reg_0_7_11_11_i_12__3_n_0\
    );
\ram_reg_0_7_11_11_i_12__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_4,
      I1 => DCT_mac_muladd_16lbW_U175_n_4,
      O => \ram_reg_0_7_11_11_i_12__4_n_0\
    );
\ram_reg_0_7_11_11_i_12__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_2,
      I1 => DCT_mac_muladd_16cud_U182_n_2,
      O => \ram_reg_0_7_11_11_i_12__5_n_0\
    );
ram_reg_0_7_11_11_i_13: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_3_3_i_19_n_0,
      CI_TOP => '0',
      CO(7 downto 4) => NLW_ram_reg_0_7_11_11_i_13_CO_UNCONNECTED(7 downto 4),
      CO(3) => ram_reg_0_7_11_11_i_13_n_4,
      CO(2) => ram_reg_0_7_11_11_i_13_n_5,
      CO(1) => ram_reg_0_7_11_11_i_13_n_6,
      CO(0) => ram_reg_0_7_11_11_i_13_n_7,
      DI(7 downto 4) => B"0000",
      DI(3) => ram_reg_0_7_11_11_i_14_n_0,
      DI(2) => DCT_mac_muladd_16g8j_U136_n_1,
      DI(1) => DCT_mac_muladd_16g8j_U136_n_2,
      DI(0) => DCT_mac_muladd_16g8j_U136_n_3,
      O(7 downto 5) => NLW_ram_reg_0_7_11_11_i_13_O_UNCONNECTED(7 downto 5),
      O(4 downto 0) => add_ln52_63_fu_553_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16ibs_U138_n_28,
      S(3) => DCT_mac_muladd_16ibs_U138_n_29,
      S(2) => ram_reg_0_7_11_11_i_17_n_0,
      S(1) => ram_reg_0_7_11_11_i_18_n_0,
      S(0) => ram_reg_0_7_11_11_i_19_n_0
    );
\ram_reg_0_7_11_11_i_13__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_19__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_13__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_13__0_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_13__0_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_13__0_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_13__0_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16lbW_U145_n_1,
      DI(2) => DCT_mac_muladd_16lbW_U145_n_2,
      DI(1) => DCT_mac_muladd_16lbW_U145_n_3,
      DI(0) => DCT_mac_muladd_16lbW_U145_n_4,
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_13__0_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_70_fu_582_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_14__0_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_15__1_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_16__0_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_17__0_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_18__0_n_0\
    );
\ram_reg_0_7_11_11_i_13__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_19__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_13__1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_13__1_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_13__1_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_13__1_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_13__1_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16cud_U152_n_1,
      DI(2) => DCT_mac_muladd_16cud_U152_n_2,
      DI(1) => DCT_mac_muladd_16cud_U152_n_3,
      DI(0) => DCT_mac_muladd_16cud_U152_n_4,
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_13__1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_77_fu_610_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_14__1_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_15__0__0_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_16__0__0_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_17__1_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_18__1_n_0\
    );
\ram_reg_0_7_11_11_i_13__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_19__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_13__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_13__2_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_13__2_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_13__2_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_13__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16cud_U160_n_1,
      DI(2) => DCT_mac_muladd_16cud_U160_n_2,
      DI(1) => DCT_mac_muladd_16cud_U160_n_3,
      DI(0) => DCT_mac_muladd_16cud_U160_n_4,
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_13__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_84_fu_638_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_14__2_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_15__1__0_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_16__1_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_17__2_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_18__2_n_0\
    );
\ram_reg_0_7_11_11_i_13__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_19__3_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_13__3_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_13__3_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_13__3_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_13__3_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_13__3_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16pcA_U169_n_1,
      DI(2) => DCT_mac_muladd_16pcA_U169_n_2,
      DI(1) => DCT_mac_muladd_16pcA_U169_n_3,
      DI(0) => DCT_mac_muladd_16pcA_U169_n_4,
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_13__3_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_91_fu_666_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_14__3_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_15__2_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_16__2_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_17__3_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_18__3_n_0\
    );
\ram_reg_0_7_11_11_i_13__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_19__4_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_13__4_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_13__4_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_13__4_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_13__4_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_13__4_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16lbW_U176_n_1,
      DI(2) => DCT_mac_muladd_16lbW_U176_n_2,
      DI(1) => DCT_mac_muladd_16lbW_U176_n_3,
      DI(0) => DCT_mac_muladd_16lbW_U176_n_4,
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_13__4_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_98_fu_694_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_14__4_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_15__3_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_16__3_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_17__4_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_18__4_n_0\
    );
\ram_reg_0_7_11_11_i_13__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_3,
      I1 => DCT_mac_muladd_16cud_U182_n_3,
      O => \ram_reg_0_7_11_11_i_13__5_n_0\
    );
ram_reg_0_7_11_11_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(27),
      O => ram_reg_0_7_11_11_i_14_n_0
    );
\ram_reg_0_7_11_11_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_0,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(28),
      O => \ram_reg_0_7_11_11_i_14__0_n_0\
    );
\ram_reg_0_7_11_11_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_0,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(28),
      O => \ram_reg_0_7_11_11_i_14__1_n_0\
    );
\ram_reg_0_7_11_11_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_0,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(28),
      O => \ram_reg_0_7_11_11_i_14__2_n_0\
    );
\ram_reg_0_7_11_11_i_14__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_0,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(28),
      O => \ram_reg_0_7_11_11_i_14__3_n_0\
    );
\ram_reg_0_7_11_11_i_14__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_0,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(28),
      O => \ram_reg_0_7_11_11_i_14__4_n_0\
    );
\ram_reg_0_7_11_11_i_14__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_19__5_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_14__5_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_14__5_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_14__5_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_14__5_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_14__5_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(27),
      DI(2) => DCT_mac_muladd_16cud_U184_n_2,
      DI(1) => DCT_mac_muladd_16cud_U184_n_3,
      DI(0) => DCT_mac_muladd_16cud_U184_n_4,
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_14__5_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_105_fu_729_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16wdI_U186_n_28,
      S(3) => \ram_reg_0_7_11_11_i_16__4_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_17__5_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_18__5_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_19__0_n_0\
    );
\ram_reg_0_7_11_11_i_15__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_1,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(27),
      O => \ram_reg_0_7_11_11_i_15__0__0_n_0\
    );
\ram_reg_0_7_11_11_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_1,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(27),
      O => \ram_reg_0_7_11_11_i_15__1_n_0\
    );
\ram_reg_0_7_11_11_i_15__1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_1,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(27),
      O => \ram_reg_0_7_11_11_i_15__1__0_n_0\
    );
\ram_reg_0_7_11_11_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_1,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(27),
      O => \ram_reg_0_7_11_11_i_15__2_n_0\
    );
\ram_reg_0_7_11_11_i_15__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_1,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(27),
      O => \ram_reg_0_7_11_11_i_15__3_n_0\
    );
\ram_reg_0_7_11_11_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_2,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(26),
      O => \ram_reg_0_7_11_11_i_16__0_n_0\
    );
\ram_reg_0_7_11_11_i_16__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_2,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(26),
      O => \ram_reg_0_7_11_11_i_16__0__0_n_0\
    );
\ram_reg_0_7_11_11_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_2,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(26),
      O => \ram_reg_0_7_11_11_i_16__1_n_0\
    );
\ram_reg_0_7_11_11_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_2,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(26),
      O => \ram_reg_0_7_11_11_i_16__2_n_0\
    );
\ram_reg_0_7_11_11_i_16__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_2,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(26),
      O => \ram_reg_0_7_11_11_i_16__3_n_0\
    );
\ram_reg_0_7_11_11_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(27),
      I1 => DCT_mac_muladd_16cud_U184_n_1,
      O => \ram_reg_0_7_11_11_i_16__4_n_0\
    );
ram_reg_0_7_11_11_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_1,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(26),
      O => ram_reg_0_7_11_11_i_17_n_0
    );
\ram_reg_0_7_11_11_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_3,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(25),
      O => \ram_reg_0_7_11_11_i_17__0_n_0\
    );
\ram_reg_0_7_11_11_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_3,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(25),
      O => \ram_reg_0_7_11_11_i_17__1_n_0\
    );
\ram_reg_0_7_11_11_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_3,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(25),
      O => \ram_reg_0_7_11_11_i_17__2_n_0\
    );
\ram_reg_0_7_11_11_i_17__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_3,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(25),
      O => \ram_reg_0_7_11_11_i_17__3_n_0\
    );
\ram_reg_0_7_11_11_i_17__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_3,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(25),
      O => \ram_reg_0_7_11_11_i_17__4_n_0\
    );
\ram_reg_0_7_11_11_i_17__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_2,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(26),
      O => \ram_reg_0_7_11_11_i_17__5_n_0\
    );
ram_reg_0_7_11_11_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_2,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(25),
      O => ram_reg_0_7_11_11_i_18_n_0
    );
\ram_reg_0_7_11_11_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_4,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(24),
      O => \ram_reg_0_7_11_11_i_18__0_n_0\
    );
\ram_reg_0_7_11_11_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_4,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(24),
      O => \ram_reg_0_7_11_11_i_18__1_n_0\
    );
\ram_reg_0_7_11_11_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_4,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(24),
      O => \ram_reg_0_7_11_11_i_18__2_n_0\
    );
\ram_reg_0_7_11_11_i_18__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_4,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(24),
      O => \ram_reg_0_7_11_11_i_18__3_n_0\
    );
\ram_reg_0_7_11_11_i_18__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_4,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(24),
      O => \ram_reg_0_7_11_11_i_18__4_n_0\
    );
\ram_reg_0_7_11_11_i_18__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_3,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(25),
      O => \ram_reg_0_7_11_11_i_18__5_n_0\
    );
ram_reg_0_7_11_11_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_3,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(24),
      O => ram_reg_0_7_11_11_i_19_n_0
    );
\ram_reg_0_7_11_11_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_4,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(24),
      O => \ram_reg_0_7_11_11_i_19__0_n_0\
    );
\ram_reg_0_7_11_11_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_1__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_1__0_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_1__0_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_1__0_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_1__0_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => add_ln52_66_fu_575_p2(27 downto 24),
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_1__0_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => DCT_1D_out_buf_col_2_d0(15 downto 11),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_3__0_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_4__0_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_5__0_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_6__0_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_7__0_n_0\
    );
\ram_reg_0_7_11_11_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_1__1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_1__1_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_1__1_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_1__1_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_1__1_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => add_ln52_73_fu_603_p2(27 downto 24),
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_1__1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => DCT_1D_out_buf_col_3_d0(15 downto 11),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_3__1_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_4__1_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_5__1_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_6__1_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_7__1_n_0\
    );
\ram_reg_0_7_11_11_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_1__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_1__2_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_1__2_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_1__2_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_1__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => add_ln52_80_fu_631_p2(27 downto 24),
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_1__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => DCT_1D_out_buf_col_4_d0(15 downto 11),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_3__2_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_4__2_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_5__2_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_6__2_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_7__2_n_0\
    );
\ram_reg_0_7_11_11_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_1__3_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_1__3_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_1__3_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_1__3_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_1__3_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_1__3_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => add_ln52_87_fu_659_p2(27 downto 24),
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_1__3_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => DCT_1D_out_buf_col_5_d0(15 downto 11),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_3__3_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_4__3_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_5__3_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_6__3_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_7__3_n_0\
    );
\ram_reg_0_7_11_11_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_1__4_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_1__4_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_1__4_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_1__4_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_1__4_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_1__4_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => add_ln52_94_fu_687_p2(27 downto 24),
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_1__4_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => DCT_1D_out_buf_col_6_d0(15 downto 11),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_3__4_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_4__4_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_5__4_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_6__4_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_7__4_n_0\
    );
\ram_reg_0_7_11_11_i_1__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_1__5_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_1__5_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_1__5_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_1__5_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_1__5_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_1__5_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => add_ln52_101_fu_718_p2(27 downto 24),
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_1__5_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => DCT_1D_out_buf_col_7_d0(15 downto 11),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_3__5_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_4__5_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_5__5_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_6__5_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_7__5_n_0\
    );
ram_reg_0_7_11_11_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_3_3_i_2_n_0,
      CI_TOP => '0',
      CO(7 downto 4) => NLW_ram_reg_0_7_11_11_i_2_CO_UNCONNECTED(7 downto 4),
      CO(3) => ram_reg_0_7_11_11_i_2_n_4,
      CO(2) => ram_reg_0_7_11_11_i_2_n_5,
      CO(1) => ram_reg_0_7_11_11_i_2_n_6,
      CO(0) => ram_reg_0_7_11_11_i_2_n_7,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16fYi_U135_n_0,
      DI(2) => DCT_mac_muladd_16cud_U132_n_2,
      DI(1) => DCT_mac_muladd_16cud_U132_n_3,
      DI(0) => DCT_mac_muladd_16cud_U132_n_4,
      O(7 downto 5) => NLW_ram_reg_0_7_11_11_i_2_O_UNCONNECTED(7 downto 5),
      O(4 downto 0) => add_ln52_59_fu_542_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16fYi_U135_n_28,
      S(3) => \ram_reg_0_7_11_11_i_9__0_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_10__0_n_0\,
      S(1) => ram_reg_0_7_11_11_i_11_n_0,
      S(0) => ram_reg_0_7_11_11_i_12_n_0
    );
\ram_reg_0_7_11_11_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_2__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_2__0_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_2__0_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_2__0_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_2__0_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16kbM_U141_n_1,
      DI(2) => DCT_mac_muladd_16kbM_U141_n_2,
      DI(1) => DCT_mac_muladd_16kbM_U141_n_3,
      DI(0) => DCT_mac_muladd_16kbM_U141_n_4,
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_2__0_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_66_fu_575_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_8__0_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_9__0__0_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_10__0__0_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_11__0_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_12__0_n_0\
    );
\ram_reg_0_7_11_11_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_2__1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_2__1_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_2__1_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_2__1_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_2__1_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16pcA_U149_n_1,
      DI(2) => DCT_mac_muladd_16pcA_U149_n_2,
      DI(1) => DCT_mac_muladd_16pcA_U149_n_3,
      DI(0) => DCT_mac_muladd_16pcA_U149_n_4,
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_2__1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_73_fu_603_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_8__0__0_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_9__1_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_10__1_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_11__1_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_12__1_n_0\
    );
\ram_reg_0_7_11_11_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_2__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_2__2_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_2__2_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_2__2_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_2__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16cud_U156_n_1,
      DI(2) => DCT_mac_muladd_16cud_U156_n_2,
      DI(1) => DCT_mac_muladd_16cud_U156_n_3,
      DI(0) => DCT_mac_muladd_16cud_U156_n_4,
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_2__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_80_fu_631_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_8__1_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_9__2_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_10__2_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_11__2_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_12__2_n_0\
    );
\ram_reg_0_7_11_11_i_2__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_2__3_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_2__3_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_2__3_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_2__3_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_2__3_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_2__3_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16cud_U164_n_1,
      DI(2) => DCT_mac_muladd_16cud_U164_n_2,
      DI(1) => DCT_mac_muladd_16cud_U164_n_3,
      DI(0) => DCT_mac_muladd_16cud_U164_n_4,
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_2__3_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_87_fu_659_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_8__2_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_9__3_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_10__3_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_11__3_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_12__3_n_0\
    );
\ram_reg_0_7_11_11_i_2__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_2__4_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_2__4_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_2__4_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_2__4_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_2__4_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_2__4_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16kbM_U172_n_1,
      DI(2) => DCT_mac_muladd_16kbM_U172_n_2,
      DI(1) => DCT_mac_muladd_16kbM_U172_n_3,
      DI(0) => DCT_mac_muladd_16kbM_U172_n_4,
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_2__4_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_94_fu_687_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => \ram_reg_0_7_11_11_i_8__3_n_0\,
      S(3) => \ram_reg_0_7_11_11_i_9__4_n_0\,
      S(2) => \ram_reg_0_7_11_11_i_10__4_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_11__4_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_12__4_n_0\
    );
\ram_reg_0_7_11_11_i_2__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_3_3_i_2__5_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ram_reg_0_7_11_11_i_2__5_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ram_reg_0_7_11_11_i_2__5_n_4\,
      CO(2) => \ram_reg_0_7_11_11_i_2__5_n_5\,
      CO(1) => \ram_reg_0_7_11_11_i_2__5_n_6\,
      CO(0) => \ram_reg_0_7_11_11_i_2__5_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \ram_reg_0_7_11_11_i_8__4_n_0\,
      DI(2) => DCT_mac_muladd_16fYi_U180_n_1,
      DI(1) => DCT_mac_muladd_16fYi_U180_n_2,
      DI(0) => DCT_mac_muladd_16fYi_U180_n_3,
      O(7 downto 5) => \NLW_ram_reg_0_7_11_11_i_2__5_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_101_fu_718_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16cud_U182_n_28,
      S(3) => DCT_mac_muladd_16cud_U182_n_29,
      S(2) => \ram_reg_0_7_11_11_i_11__5_n_0\,
      S(1) => \ram_reg_0_7_11_11_i_12__5_n_0\,
      S(0) => \ram_reg_0_7_11_11_i_13__5_n_0\
    );
ram_reg_0_7_11_11_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(28),
      I1 => add_ln52_63_fu_553_p2(28),
      O => ram_reg_0_7_11_11_i_3_n_0
    );
\ram_reg_0_7_11_11_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(28),
      I1 => add_ln52_70_fu_582_p2(28),
      O => \ram_reg_0_7_11_11_i_3__0_n_0\
    );
\ram_reg_0_7_11_11_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(28),
      I1 => add_ln52_77_fu_610_p2(28),
      O => \ram_reg_0_7_11_11_i_3__1_n_0\
    );
\ram_reg_0_7_11_11_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(28),
      I1 => add_ln52_84_fu_638_p2(28),
      O => \ram_reg_0_7_11_11_i_3__2_n_0\
    );
\ram_reg_0_7_11_11_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(28),
      I1 => add_ln52_91_fu_666_p2(28),
      O => \ram_reg_0_7_11_11_i_3__3_n_0\
    );
\ram_reg_0_7_11_11_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(28),
      I1 => add_ln52_98_fu_694_p2(28),
      O => \ram_reg_0_7_11_11_i_3__4_n_0\
    );
\ram_reg_0_7_11_11_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(28),
      I1 => add_ln52_105_fu_729_p2(28),
      O => \ram_reg_0_7_11_11_i_3__5_n_0\
    );
ram_reg_0_7_11_11_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(27),
      I1 => add_ln52_63_fu_553_p2(27),
      O => ram_reg_0_7_11_11_i_4_n_0
    );
\ram_reg_0_7_11_11_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(27),
      I1 => add_ln52_70_fu_582_p2(27),
      O => \ram_reg_0_7_11_11_i_4__0_n_0\
    );
\ram_reg_0_7_11_11_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(27),
      I1 => add_ln52_77_fu_610_p2(27),
      O => \ram_reg_0_7_11_11_i_4__1_n_0\
    );
\ram_reg_0_7_11_11_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(27),
      I1 => add_ln52_84_fu_638_p2(27),
      O => \ram_reg_0_7_11_11_i_4__2_n_0\
    );
\ram_reg_0_7_11_11_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(27),
      I1 => add_ln52_91_fu_666_p2(27),
      O => \ram_reg_0_7_11_11_i_4__3_n_0\
    );
\ram_reg_0_7_11_11_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(27),
      I1 => add_ln52_98_fu_694_p2(27),
      O => \ram_reg_0_7_11_11_i_4__4_n_0\
    );
\ram_reg_0_7_11_11_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(27),
      I1 => add_ln52_105_fu_729_p2(27),
      O => \ram_reg_0_7_11_11_i_4__5_n_0\
    );
ram_reg_0_7_11_11_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(26),
      I1 => add_ln52_63_fu_553_p2(26),
      O => ram_reg_0_7_11_11_i_5_n_0
    );
\ram_reg_0_7_11_11_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(26),
      I1 => add_ln52_70_fu_582_p2(26),
      O => \ram_reg_0_7_11_11_i_5__0_n_0\
    );
\ram_reg_0_7_11_11_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(26),
      I1 => add_ln52_77_fu_610_p2(26),
      O => \ram_reg_0_7_11_11_i_5__1_n_0\
    );
\ram_reg_0_7_11_11_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(26),
      I1 => add_ln52_84_fu_638_p2(26),
      O => \ram_reg_0_7_11_11_i_5__2_n_0\
    );
\ram_reg_0_7_11_11_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(26),
      I1 => add_ln52_91_fu_666_p2(26),
      O => \ram_reg_0_7_11_11_i_5__3_n_0\
    );
\ram_reg_0_7_11_11_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(26),
      I1 => add_ln52_98_fu_694_p2(26),
      O => \ram_reg_0_7_11_11_i_5__4_n_0\
    );
\ram_reg_0_7_11_11_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(26),
      I1 => add_ln52_105_fu_729_p2(26),
      O => \ram_reg_0_7_11_11_i_5__5_n_0\
    );
ram_reg_0_7_11_11_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(25),
      I1 => add_ln52_63_fu_553_p2(25),
      O => ram_reg_0_7_11_11_i_6_n_0
    );
\ram_reg_0_7_11_11_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(25),
      I1 => add_ln52_70_fu_582_p2(25),
      O => \ram_reg_0_7_11_11_i_6__0_n_0\
    );
\ram_reg_0_7_11_11_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(25),
      I1 => add_ln52_77_fu_610_p2(25),
      O => \ram_reg_0_7_11_11_i_6__1_n_0\
    );
\ram_reg_0_7_11_11_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(25),
      I1 => add_ln52_84_fu_638_p2(25),
      O => \ram_reg_0_7_11_11_i_6__2_n_0\
    );
\ram_reg_0_7_11_11_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(25),
      I1 => add_ln52_91_fu_666_p2(25),
      O => \ram_reg_0_7_11_11_i_6__3_n_0\
    );
\ram_reg_0_7_11_11_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(25),
      I1 => add_ln52_98_fu_694_p2(25),
      O => \ram_reg_0_7_11_11_i_6__4_n_0\
    );
\ram_reg_0_7_11_11_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(25),
      I1 => add_ln52_105_fu_729_p2(25),
      O => \ram_reg_0_7_11_11_i_6__5_n_0\
    );
ram_reg_0_7_11_11_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(24),
      I1 => add_ln52_63_fu_553_p2(24),
      O => ram_reg_0_7_11_11_i_7_n_0
    );
\ram_reg_0_7_11_11_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(24),
      I1 => add_ln52_70_fu_582_p2(24),
      O => \ram_reg_0_7_11_11_i_7__0_n_0\
    );
\ram_reg_0_7_11_11_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(24),
      I1 => add_ln52_77_fu_610_p2(24),
      O => \ram_reg_0_7_11_11_i_7__1_n_0\
    );
\ram_reg_0_7_11_11_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(24),
      I1 => add_ln52_84_fu_638_p2(24),
      O => \ram_reg_0_7_11_11_i_7__2_n_0\
    );
\ram_reg_0_7_11_11_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(24),
      I1 => add_ln52_91_fu_666_p2(24),
      O => \ram_reg_0_7_11_11_i_7__3_n_0\
    );
\ram_reg_0_7_11_11_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(24),
      I1 => add_ln52_98_fu_694_p2(24),
      O => \ram_reg_0_7_11_11_i_7__4_n_0\
    );
\ram_reg_0_7_11_11_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(24),
      I1 => add_ln52_105_fu_729_p2(24),
      O => \ram_reg_0_7_11_11_i_7__5_n_0\
    );
\ram_reg_0_7_11_11_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_0,
      I1 => DCT_mac_muladd_16lbW_U142_n_0,
      O => \ram_reg_0_7_11_11_i_8__0_n_0\
    );
\ram_reg_0_7_11_11_i_8__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_0,
      I1 => DCT_mac_muladd_16qcK_U150_n_0,
      O => \ram_reg_0_7_11_11_i_8__0__0_n_0\
    );
\ram_reg_0_7_11_11_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_0,
      I1 => DCT_mac_muladd_16qcK_U158_n_0,
      O => \ram_reg_0_7_11_11_i_8__1_n_0\
    );
\ram_reg_0_7_11_11_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_0,
      I1 => DCT_mac_muladd_16sc4_U166_n_0,
      O => \ram_reg_0_7_11_11_i_8__2_n_0\
    );
\ram_reg_0_7_11_11_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_0,
      I1 => DCT_mac_muladd_16lbW_U175_n_0,
      O => \ram_reg_0_7_11_11_i_8__3_n_0\
    );
\ram_reg_0_7_11_11_i_8__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U182_n_0,
      O => \ram_reg_0_7_11_11_i_8__4_n_0\
    );
\ram_reg_0_7_11_11_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U135_n_0,
      I1 => DCT_mac_muladd_16cud_U132_n_1,
      O => \ram_reg_0_7_11_11_i_9__0_n_0\
    );
\ram_reg_0_7_11_11_i_9__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_1,
      I1 => DCT_mac_muladd_16lbW_U142_n_1,
      O => \ram_reg_0_7_11_11_i_9__0__0_n_0\
    );
\ram_reg_0_7_11_11_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_1,
      I1 => DCT_mac_muladd_16qcK_U150_n_1,
      O => \ram_reg_0_7_11_11_i_9__1_n_0\
    );
\ram_reg_0_7_11_11_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_1,
      I1 => DCT_mac_muladd_16qcK_U158_n_1,
      O => \ram_reg_0_7_11_11_i_9__2_n_0\
    );
\ram_reg_0_7_11_11_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_1,
      I1 => DCT_mac_muladd_16sc4_U166_n_1,
      O => \ram_reg_0_7_11_11_i_9__3_n_0\
    );
\ram_reg_0_7_11_11_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_1,
      I1 => DCT_mac_muladd_16lbW_U175_n_1,
      O => \ram_reg_0_7_11_11_i_9__4_n_0\
    );
ram_reg_0_7_3_3_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_3_3_i_1_n_0,
      CO(6) => ram_reg_0_7_3_3_i_1_n_1,
      CO(5) => ram_reg_0_7_3_3_i_1_n_2,
      CO(4) => ram_reg_0_7_3_3_i_1_n_3,
      CO(3) => ram_reg_0_7_3_3_i_1_n_4,
      CO(2) => ram_reg_0_7_3_3_i_1_n_5,
      CO(1) => ram_reg_0_7_3_3_i_1_n_6,
      CO(0) => ram_reg_0_7_3_3_i_1_n_7,
      DI(7 downto 0) => add_ln52_59_fu_542_p2(23 downto 16),
      O(7 downto 0) => DCT_1D_out_buf_col_1_d0(10 downto 3),
      S(7) => ram_reg_0_7_3_3_i_3_n_0,
      S(6) => ram_reg_0_7_3_3_i_4_n_0,
      S(5) => ram_reg_0_7_3_3_i_5_n_0,
      S(4) => ram_reg_0_7_3_3_i_6_n_0,
      S(3) => ram_reg_0_7_3_3_i_7_n_0,
      S(2) => ram_reg_0_7_3_3_i_8_n_0,
      S(1) => ram_reg_0_7_3_3_i_9_n_0,
      S(0) => ram_reg_0_7_3_3_i_10_n_0
    );
ram_reg_0_7_3_3_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(16),
      I1 => add_ln52_63_fu_553_p2(16),
      O => ram_reg_0_7_3_3_i_10_n_0
    );
\ram_reg_0_7_3_3_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(16),
      I1 => add_ln52_70_fu_582_p2(16),
      O => \ram_reg_0_7_3_3_i_10__0_n_0\
    );
\ram_reg_0_7_3_3_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(16),
      I1 => add_ln52_77_fu_610_p2(16),
      O => \ram_reg_0_7_3_3_i_10__1_n_0\
    );
\ram_reg_0_7_3_3_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(16),
      I1 => add_ln52_84_fu_638_p2(16),
      O => \ram_reg_0_7_3_3_i_10__2_n_0\
    );
\ram_reg_0_7_3_3_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(16),
      I1 => add_ln52_91_fu_666_p2(16),
      O => \ram_reg_0_7_3_3_i_10__3_n_0\
    );
\ram_reg_0_7_3_3_i_10__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(16),
      I1 => add_ln52_98_fu_694_p2(16),
      O => \ram_reg_0_7_3_3_i_10__4_n_0\
    );
\ram_reg_0_7_3_3_i_10__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(16),
      I1 => add_ln52_105_fu_729_p2(16),
      O => \ram_reg_0_7_3_3_i_10__5_n_0\
    );
ram_reg_0_7_3_3_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_5,
      I1 => DCT_mac_muladd_16fYi_U135_n_4,
      O => ram_reg_0_7_3_3_i_11_n_0
    );
\ram_reg_0_7_3_3_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_5,
      I1 => DCT_mac_muladd_16lbW_U142_n_5,
      O => \ram_reg_0_7_3_3_i_11__0_n_0\
    );
\ram_reg_0_7_3_3_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_5,
      I1 => DCT_mac_muladd_16qcK_U150_n_5,
      O => \ram_reg_0_7_3_3_i_11__1_n_0\
    );
\ram_reg_0_7_3_3_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_5,
      I1 => DCT_mac_muladd_16qcK_U158_n_5,
      O => \ram_reg_0_7_3_3_i_11__2_n_0\
    );
\ram_reg_0_7_3_3_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_5,
      I1 => DCT_mac_muladd_16sc4_U166_n_5,
      O => \ram_reg_0_7_3_3_i_11__3_n_0\
    );
\ram_reg_0_7_3_3_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_5,
      I1 => DCT_mac_muladd_16lbW_U175_n_5,
      O => \ram_reg_0_7_3_3_i_11__4_n_0\
    );
\ram_reg_0_7_3_3_i_11__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_4,
      I1 => DCT_mac_muladd_16cud_U182_n_4,
      O => \ram_reg_0_7_3_3_i_11__5_n_0\
    );
ram_reg_0_7_3_3_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_6,
      I1 => DCT_mac_muladd_16fYi_U135_n_5,
      O => ram_reg_0_7_3_3_i_12_n_0
    );
\ram_reg_0_7_3_3_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_6,
      I1 => DCT_mac_muladd_16lbW_U142_n_6,
      O => \ram_reg_0_7_3_3_i_12__0_n_0\
    );
\ram_reg_0_7_3_3_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_6,
      I1 => DCT_mac_muladd_16qcK_U150_n_6,
      O => \ram_reg_0_7_3_3_i_12__1_n_0\
    );
\ram_reg_0_7_3_3_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_6,
      I1 => DCT_mac_muladd_16qcK_U158_n_6,
      O => \ram_reg_0_7_3_3_i_12__2_n_0\
    );
\ram_reg_0_7_3_3_i_12__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_6,
      I1 => DCT_mac_muladd_16sc4_U166_n_6,
      O => \ram_reg_0_7_3_3_i_12__3_n_0\
    );
\ram_reg_0_7_3_3_i_12__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_6,
      I1 => DCT_mac_muladd_16lbW_U175_n_6,
      O => \ram_reg_0_7_3_3_i_12__4_n_0\
    );
\ram_reg_0_7_3_3_i_12__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_5,
      I1 => DCT_mac_muladd_16cud_U182_n_5,
      O => \ram_reg_0_7_3_3_i_12__5_n_0\
    );
ram_reg_0_7_3_3_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_7,
      I1 => DCT_mac_muladd_16fYi_U135_n_6,
      O => ram_reg_0_7_3_3_i_13_n_0
    );
\ram_reg_0_7_3_3_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_7,
      I1 => DCT_mac_muladd_16lbW_U142_n_7,
      O => \ram_reg_0_7_3_3_i_13__0_n_0\
    );
\ram_reg_0_7_3_3_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_7,
      I1 => DCT_mac_muladd_16qcK_U150_n_7,
      O => \ram_reg_0_7_3_3_i_13__1_n_0\
    );
\ram_reg_0_7_3_3_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_7,
      I1 => DCT_mac_muladd_16qcK_U158_n_7,
      O => \ram_reg_0_7_3_3_i_13__2_n_0\
    );
\ram_reg_0_7_3_3_i_13__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_7,
      I1 => DCT_mac_muladd_16sc4_U166_n_7,
      O => \ram_reg_0_7_3_3_i_13__3_n_0\
    );
\ram_reg_0_7_3_3_i_13__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_7,
      I1 => DCT_mac_muladd_16lbW_U175_n_7,
      O => \ram_reg_0_7_3_3_i_13__4_n_0\
    );
\ram_reg_0_7_3_3_i_13__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_6,
      I1 => DCT_mac_muladd_16cud_U182_n_6,
      O => \ram_reg_0_7_3_3_i_13__5_n_0\
    );
ram_reg_0_7_3_3_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_8,
      I1 => DCT_mac_muladd_16fYi_U135_n_7,
      O => ram_reg_0_7_3_3_i_14_n_0
    );
\ram_reg_0_7_3_3_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_8,
      I1 => DCT_mac_muladd_16lbW_U142_n_8,
      O => \ram_reg_0_7_3_3_i_14__0_n_0\
    );
\ram_reg_0_7_3_3_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_8,
      I1 => DCT_mac_muladd_16qcK_U150_n_8,
      O => \ram_reg_0_7_3_3_i_14__1_n_0\
    );
\ram_reg_0_7_3_3_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_8,
      I1 => DCT_mac_muladd_16qcK_U158_n_8,
      O => \ram_reg_0_7_3_3_i_14__2_n_0\
    );
\ram_reg_0_7_3_3_i_14__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_8,
      I1 => DCT_mac_muladd_16sc4_U166_n_8,
      O => \ram_reg_0_7_3_3_i_14__3_n_0\
    );
\ram_reg_0_7_3_3_i_14__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_8,
      I1 => DCT_mac_muladd_16lbW_U175_n_8,
      O => \ram_reg_0_7_3_3_i_14__4_n_0\
    );
\ram_reg_0_7_3_3_i_14__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_7,
      I1 => DCT_mac_muladd_16cud_U182_n_7,
      O => \ram_reg_0_7_3_3_i_14__5_n_0\
    );
ram_reg_0_7_3_3_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_9,
      I1 => DCT_mac_muladd_16fYi_U135_n_8,
      O => ram_reg_0_7_3_3_i_15_n_0
    );
\ram_reg_0_7_3_3_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_9,
      I1 => DCT_mac_muladd_16lbW_U142_n_9,
      O => \ram_reg_0_7_3_3_i_15__0_n_0\
    );
\ram_reg_0_7_3_3_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_9,
      I1 => DCT_mac_muladd_16qcK_U150_n_9,
      O => \ram_reg_0_7_3_3_i_15__1_n_0\
    );
\ram_reg_0_7_3_3_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_9,
      I1 => DCT_mac_muladd_16qcK_U158_n_9,
      O => \ram_reg_0_7_3_3_i_15__2_n_0\
    );
\ram_reg_0_7_3_3_i_15__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_9,
      I1 => DCT_mac_muladd_16sc4_U166_n_9,
      O => \ram_reg_0_7_3_3_i_15__3_n_0\
    );
\ram_reg_0_7_3_3_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_9,
      I1 => DCT_mac_muladd_16lbW_U175_n_9,
      O => \ram_reg_0_7_3_3_i_15__4_n_0\
    );
\ram_reg_0_7_3_3_i_15__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_8,
      I1 => DCT_mac_muladd_16cud_U182_n_8,
      O => \ram_reg_0_7_3_3_i_15__5_n_0\
    );
ram_reg_0_7_3_3_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_10,
      I1 => DCT_mac_muladd_16fYi_U135_n_9,
      O => ram_reg_0_7_3_3_i_16_n_0
    );
\ram_reg_0_7_3_3_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_10,
      I1 => DCT_mac_muladd_16lbW_U142_n_10,
      O => \ram_reg_0_7_3_3_i_16__0_n_0\
    );
\ram_reg_0_7_3_3_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_10,
      I1 => DCT_mac_muladd_16qcK_U150_n_10,
      O => \ram_reg_0_7_3_3_i_16__1_n_0\
    );
\ram_reg_0_7_3_3_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_10,
      I1 => DCT_mac_muladd_16qcK_U158_n_10,
      O => \ram_reg_0_7_3_3_i_16__2_n_0\
    );
\ram_reg_0_7_3_3_i_16__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_10,
      I1 => DCT_mac_muladd_16sc4_U166_n_10,
      O => \ram_reg_0_7_3_3_i_16__3_n_0\
    );
\ram_reg_0_7_3_3_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_10,
      I1 => DCT_mac_muladd_16lbW_U175_n_10,
      O => \ram_reg_0_7_3_3_i_16__4_n_0\
    );
\ram_reg_0_7_3_3_i_16__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_9,
      I1 => DCT_mac_muladd_16cud_U182_n_9,
      O => \ram_reg_0_7_3_3_i_16__5_n_0\
    );
ram_reg_0_7_3_3_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_11,
      I1 => DCT_mac_muladd_16fYi_U135_n_10,
      O => ram_reg_0_7_3_3_i_17_n_0
    );
\ram_reg_0_7_3_3_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_11,
      I1 => DCT_mac_muladd_16lbW_U142_n_11,
      O => \ram_reg_0_7_3_3_i_17__0_n_0\
    );
\ram_reg_0_7_3_3_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_11,
      I1 => DCT_mac_muladd_16qcK_U150_n_11,
      O => \ram_reg_0_7_3_3_i_17__1_n_0\
    );
\ram_reg_0_7_3_3_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_11,
      I1 => DCT_mac_muladd_16qcK_U158_n_11,
      O => \ram_reg_0_7_3_3_i_17__2_n_0\
    );
\ram_reg_0_7_3_3_i_17__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_11,
      I1 => DCT_mac_muladd_16sc4_U166_n_11,
      O => \ram_reg_0_7_3_3_i_17__3_n_0\
    );
\ram_reg_0_7_3_3_i_17__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_11,
      I1 => DCT_mac_muladd_16lbW_U175_n_11,
      O => \ram_reg_0_7_3_3_i_17__4_n_0\
    );
\ram_reg_0_7_3_3_i_17__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_10,
      I1 => DCT_mac_muladd_16cud_U182_n_10,
      O => \ram_reg_0_7_3_3_i_17__5_n_0\
    );
ram_reg_0_7_3_3_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U132_n_12,
      I1 => DCT_mac_muladd_16fYi_U135_n_11,
      O => ram_reg_0_7_3_3_i_18_n_0
    );
\ram_reg_0_7_3_3_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U141_n_12,
      I1 => DCT_mac_muladd_16lbW_U142_n_12,
      O => \ram_reg_0_7_3_3_i_18__0_n_0\
    );
\ram_reg_0_7_3_3_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U149_n_12,
      I1 => DCT_mac_muladd_16qcK_U150_n_12,
      O => \ram_reg_0_7_3_3_i_18__1_n_0\
    );
\ram_reg_0_7_3_3_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U156_n_12,
      I1 => DCT_mac_muladd_16qcK_U158_n_12,
      O => \ram_reg_0_7_3_3_i_18__2_n_0\
    );
\ram_reg_0_7_3_3_i_18__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U164_n_12,
      I1 => DCT_mac_muladd_16sc4_U166_n_12,
      O => \ram_reg_0_7_3_3_i_18__3_n_0\
    );
\ram_reg_0_7_3_3_i_18__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16kbM_U172_n_12,
      I1 => DCT_mac_muladd_16lbW_U175_n_12,
      O => \ram_reg_0_7_3_3_i_18__4_n_0\
    );
\ram_reg_0_7_3_3_i_18__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16fYi_U180_n_11,
      I1 => DCT_mac_muladd_16cud_U182_n_11,
      O => \ram_reg_0_7_3_3_i_18__5_n_0\
    );
ram_reg_0_7_3_3_i_19: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_0_0_i_29_n_0,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_3_3_i_19_n_0,
      CO(6) => ram_reg_0_7_3_3_i_19_n_1,
      CO(5) => ram_reg_0_7_3_3_i_19_n_2,
      CO(4) => ram_reg_0_7_3_3_i_19_n_3,
      CO(3) => ram_reg_0_7_3_3_i_19_n_4,
      CO(2) => ram_reg_0_7_3_3_i_19_n_5,
      CO(1) => ram_reg_0_7_3_3_i_19_n_6,
      CO(0) => ram_reg_0_7_3_3_i_19_n_7,
      DI(7) => DCT_mac_muladd_16g8j_U136_n_4,
      DI(6) => DCT_mac_muladd_16g8j_U136_n_5,
      DI(5) => DCT_mac_muladd_16g8j_U136_n_6,
      DI(4) => DCT_mac_muladd_16g8j_U136_n_7,
      DI(3) => DCT_mac_muladd_16g8j_U136_n_8,
      DI(2) => DCT_mac_muladd_16g8j_U136_n_9,
      DI(1) => DCT_mac_muladd_16g8j_U136_n_10,
      DI(0) => DCT_mac_muladd_16g8j_U136_n_11,
      O(7 downto 0) => add_ln52_63_fu_553_p2(23 downto 16),
      S(7) => ram_reg_0_7_3_3_i_20_n_0,
      S(6) => ram_reg_0_7_3_3_i_21_n_0,
      S(5) => ram_reg_0_7_3_3_i_22_n_0,
      S(4) => ram_reg_0_7_3_3_i_23_n_0,
      S(3) => ram_reg_0_7_3_3_i_24_n_0,
      S(2) => ram_reg_0_7_3_3_i_25_n_0,
      S(1) => ram_reg_0_7_3_3_i_26_n_0,
      S(0) => ram_reg_0_7_3_3_i_27_n_0
    );
\ram_reg_0_7_3_3_i_19__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_30__0_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_19__0_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_19__0_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_19__0_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_19__0_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_19__0_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_19__0_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_19__0_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_19__0_n_7\,
      DI(7) => DCT_mac_muladd_16lbW_U145_n_5,
      DI(6) => DCT_mac_muladd_16lbW_U145_n_6,
      DI(5) => DCT_mac_muladd_16lbW_U145_n_7,
      DI(4) => DCT_mac_muladd_16lbW_U145_n_8,
      DI(3) => DCT_mac_muladd_16lbW_U145_n_9,
      DI(2) => DCT_mac_muladd_16lbW_U145_n_10,
      DI(1) => DCT_mac_muladd_16lbW_U145_n_11,
      DI(0) => DCT_mac_muladd_16lbW_U145_n_12,
      O(7 downto 0) => add_ln52_70_fu_582_p2(23 downto 16),
      S(7) => \ram_reg_0_7_3_3_i_20__0_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_21__0_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_22__0_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_23__0_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_24__0_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_25__0_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_26__0_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_27__0_n_0\
    );
\ram_reg_0_7_3_3_i_19__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_29__1_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_19__1_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_19__1_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_19__1_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_19__1_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_19__1_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_19__1_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_19__1_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_19__1_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U152_n_5,
      DI(6) => DCT_mac_muladd_16cud_U152_n_6,
      DI(5) => DCT_mac_muladd_16cud_U152_n_7,
      DI(4) => DCT_mac_muladd_16cud_U152_n_8,
      DI(3) => DCT_mac_muladd_16cud_U152_n_9,
      DI(2) => DCT_mac_muladd_16cud_U152_n_10,
      DI(1) => DCT_mac_muladd_16cud_U152_n_11,
      DI(0) => DCT_mac_muladd_16cud_U152_n_12,
      O(7 downto 0) => add_ln52_77_fu_610_p2(23 downto 16),
      S(7) => \ram_reg_0_7_3_3_i_20__1_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_21__1_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_22__1_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_23__1_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_24__1_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_25__1_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_26__1_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_27__1_n_0\
    );
\ram_reg_0_7_3_3_i_19__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_29__2_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_19__2_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_19__2_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_19__2_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_19__2_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_19__2_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_19__2_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_19__2_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_19__2_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U160_n_5,
      DI(6) => DCT_mac_muladd_16cud_U160_n_6,
      DI(5) => DCT_mac_muladd_16cud_U160_n_7,
      DI(4) => DCT_mac_muladd_16cud_U160_n_8,
      DI(3) => DCT_mac_muladd_16cud_U160_n_9,
      DI(2) => DCT_mac_muladd_16cud_U160_n_10,
      DI(1) => DCT_mac_muladd_16cud_U160_n_11,
      DI(0) => DCT_mac_muladd_16cud_U160_n_12,
      O(7 downto 0) => add_ln52_84_fu_638_p2(23 downto 16),
      S(7) => \ram_reg_0_7_3_3_i_20__2_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_21__2_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_22__2_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_23__2_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_24__2_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_25__2_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_26__2_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_27__2_n_0\
    );
\ram_reg_0_7_3_3_i_19__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_29__3_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_19__3_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_19__3_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_19__3_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_19__3_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_19__3_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_19__3_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_19__3_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_19__3_n_7\,
      DI(7) => DCT_mac_muladd_16pcA_U169_n_5,
      DI(6) => DCT_mac_muladd_16pcA_U169_n_6,
      DI(5) => DCT_mac_muladd_16pcA_U169_n_7,
      DI(4) => DCT_mac_muladd_16pcA_U169_n_8,
      DI(3) => DCT_mac_muladd_16pcA_U169_n_9,
      DI(2) => DCT_mac_muladd_16pcA_U169_n_10,
      DI(1) => DCT_mac_muladd_16pcA_U169_n_11,
      DI(0) => DCT_mac_muladd_16pcA_U169_n_12,
      O(7 downto 0) => add_ln52_91_fu_666_p2(23 downto 16),
      S(7) => \ram_reg_0_7_3_3_i_20__3_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_21__3_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_22__3_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_23__3_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_24__3_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_25__3_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_26__3_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_27__3_n_0\
    );
\ram_reg_0_7_3_3_i_19__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_29__4_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_19__4_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_19__4_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_19__4_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_19__4_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_19__4_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_19__4_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_19__4_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_19__4_n_7\,
      DI(7) => DCT_mac_muladd_16lbW_U176_n_5,
      DI(6) => DCT_mac_muladd_16lbW_U176_n_6,
      DI(5) => DCT_mac_muladd_16lbW_U176_n_7,
      DI(4) => DCT_mac_muladd_16lbW_U176_n_8,
      DI(3) => DCT_mac_muladd_16lbW_U176_n_9,
      DI(2) => DCT_mac_muladd_16lbW_U176_n_10,
      DI(1) => DCT_mac_muladd_16lbW_U176_n_11,
      DI(0) => DCT_mac_muladd_16lbW_U176_n_12,
      O(7 downto 0) => add_ln52_98_fu_694_p2(23 downto 16),
      S(7) => \ram_reg_0_7_3_3_i_20__4_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_21__4_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_22__4_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_23__4_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_24__4_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_25__4_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_26__4_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_27__4_n_0\
    );
\ram_reg_0_7_3_3_i_19__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_29__5_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_19__5_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_19__5_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_19__5_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_19__5_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_19__5_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_19__5_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_19__5_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_19__5_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U184_n_5,
      DI(6) => DCT_mac_muladd_16cud_U184_n_6,
      DI(5) => DCT_mac_muladd_16cud_U184_n_7,
      DI(4) => DCT_mac_muladd_16cud_U184_n_8,
      DI(3) => DCT_mac_muladd_16cud_U184_n_9,
      DI(2) => DCT_mac_muladd_16cud_U184_n_10,
      DI(1) => DCT_mac_muladd_16cud_U184_n_11,
      DI(0) => DCT_mac_muladd_16cud_U184_n_12,
      O(7 downto 0) => add_ln52_105_fu_729_p2(23 downto 16),
      S(7) => \ram_reg_0_7_3_3_i_20__5_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_21__5_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_22__5_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_23__5_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_24__5_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_25__5_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_26__5_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_27__5_n_0\
    );
\ram_reg_0_7_3_3_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_1__0__0_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_1__0_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_1__0_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_1__0_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_1__0_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_1__0_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_1__0_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_1__0_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_1__0_n_7\,
      DI(7 downto 0) => add_ln52_66_fu_575_p2(23 downto 16),
      O(7 downto 0) => DCT_1D_out_buf_col_2_d0(10 downto 3),
      S(7) => \ram_reg_0_7_3_3_i_3__0_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_4__0_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_5__0_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_6__0_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_7__0_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_8__0_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_9__0_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_10__0_n_0\
    );
\ram_reg_0_7_3_3_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_1__1_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_1__1_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_1__1_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_1__1_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_1__1_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_1__1_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_1__1_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_1__1_n_7\,
      DI(7 downto 0) => add_ln52_73_fu_603_p2(23 downto 16),
      O(7 downto 0) => DCT_1D_out_buf_col_3_d0(10 downto 3),
      S(7) => \ram_reg_0_7_3_3_i_3__1_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_4__1_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_5__1_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_6__1_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_7__1_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_8__1_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_9__1_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_10__1_n_0\
    );
\ram_reg_0_7_3_3_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_1__2_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_1__2_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_1__2_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_1__2_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_1__2_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_1__2_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_1__2_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_1__2_n_7\,
      DI(7 downto 0) => add_ln52_80_fu_631_p2(23 downto 16),
      O(7 downto 0) => DCT_1D_out_buf_col_4_d0(10 downto 3),
      S(7) => \ram_reg_0_7_3_3_i_3__2_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_4__2_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_5__2_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_6__2_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_7__2_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_8__2_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_9__2_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_10__2_n_0\
    );
\ram_reg_0_7_3_3_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_1__3_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_1__3_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_1__3_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_1__3_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_1__3_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_1__3_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_1__3_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_1__3_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_1__3_n_7\,
      DI(7 downto 0) => add_ln52_87_fu_659_p2(23 downto 16),
      O(7 downto 0) => DCT_1D_out_buf_col_5_d0(10 downto 3),
      S(7) => \ram_reg_0_7_3_3_i_3__3_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_4__3_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_5__3_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_6__3_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_7__3_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_8__3_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_9__3_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_10__3_n_0\
    );
\ram_reg_0_7_3_3_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_1__4_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_1__4_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_1__4_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_1__4_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_1__4_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_1__4_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_1__4_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_1__4_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_1__4_n_7\,
      DI(7 downto 0) => add_ln52_94_fu_687_p2(23 downto 16),
      O(7 downto 0) => DCT_1D_out_buf_col_6_d0(10 downto 3),
      S(7) => \ram_reg_0_7_3_3_i_3__4_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_4__4_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_5__4_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_6__4_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_7__4_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_8__4_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_9__4_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_10__4_n_0\
    );
\ram_reg_0_7_3_3_i_1__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_1__5_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_1__5_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_1__5_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_1__5_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_1__5_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_1__5_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_1__5_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_1__5_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_1__5_n_7\,
      DI(7 downto 0) => add_ln52_101_fu_718_p2(23 downto 16),
      O(7 downto 0) => DCT_1D_out_buf_col_7_d0(10 downto 3),
      S(7) => \ram_reg_0_7_3_3_i_3__5_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_4__5_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_5__5_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_6__5_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_7__5_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_8__5_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_9__5_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_10__5_n_0\
    );
ram_reg_0_7_3_3_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_0_0_i_3_n_0,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_3_3_i_2_n_0,
      CO(6) => ram_reg_0_7_3_3_i_2_n_1,
      CO(5) => ram_reg_0_7_3_3_i_2_n_2,
      CO(4) => ram_reg_0_7_3_3_i_2_n_3,
      CO(3) => ram_reg_0_7_3_3_i_2_n_4,
      CO(2) => ram_reg_0_7_3_3_i_2_n_5,
      CO(1) => ram_reg_0_7_3_3_i_2_n_6,
      CO(0) => ram_reg_0_7_3_3_i_2_n_7,
      DI(7) => DCT_mac_muladd_16cud_U132_n_5,
      DI(6) => DCT_mac_muladd_16cud_U132_n_6,
      DI(5) => DCT_mac_muladd_16cud_U132_n_7,
      DI(4) => DCT_mac_muladd_16cud_U132_n_8,
      DI(3) => DCT_mac_muladd_16cud_U132_n_9,
      DI(2) => DCT_mac_muladd_16cud_U132_n_10,
      DI(1) => DCT_mac_muladd_16cud_U132_n_11,
      DI(0) => DCT_mac_muladd_16cud_U132_n_12,
      O(7 downto 0) => add_ln52_59_fu_542_p2(23 downto 16),
      S(7) => ram_reg_0_7_3_3_i_11_n_0,
      S(6) => ram_reg_0_7_3_3_i_12_n_0,
      S(5) => ram_reg_0_7_3_3_i_13_n_0,
      S(4) => ram_reg_0_7_3_3_i_14_n_0,
      S(3) => ram_reg_0_7_3_3_i_15_n_0,
      S(2) => ram_reg_0_7_3_3_i_16_n_0,
      S(1) => ram_reg_0_7_3_3_i_17_n_0,
      S(0) => ram_reg_0_7_3_3_i_18_n_0
    );
ram_reg_0_7_3_3_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_4,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(23),
      O => ram_reg_0_7_3_3_i_20_n_0
    );
\ram_reg_0_7_3_3_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_5,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(23),
      O => \ram_reg_0_7_3_3_i_20__0_n_0\
    );
\ram_reg_0_7_3_3_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_5,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(23),
      O => \ram_reg_0_7_3_3_i_20__1_n_0\
    );
\ram_reg_0_7_3_3_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_5,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(23),
      O => \ram_reg_0_7_3_3_i_20__2_n_0\
    );
\ram_reg_0_7_3_3_i_20__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_5,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(23),
      O => \ram_reg_0_7_3_3_i_20__3_n_0\
    );
\ram_reg_0_7_3_3_i_20__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_5,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(23),
      O => \ram_reg_0_7_3_3_i_20__4_n_0\
    );
\ram_reg_0_7_3_3_i_20__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_5,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(23),
      O => \ram_reg_0_7_3_3_i_20__5_n_0\
    );
ram_reg_0_7_3_3_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_5,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(22),
      O => ram_reg_0_7_3_3_i_21_n_0
    );
\ram_reg_0_7_3_3_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_6,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(22),
      O => \ram_reg_0_7_3_3_i_21__0_n_0\
    );
\ram_reg_0_7_3_3_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_6,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(22),
      O => \ram_reg_0_7_3_3_i_21__1_n_0\
    );
\ram_reg_0_7_3_3_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_6,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(22),
      O => \ram_reg_0_7_3_3_i_21__2_n_0\
    );
\ram_reg_0_7_3_3_i_21__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_6,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(22),
      O => \ram_reg_0_7_3_3_i_21__3_n_0\
    );
\ram_reg_0_7_3_3_i_21__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_6,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(22),
      O => \ram_reg_0_7_3_3_i_21__4_n_0\
    );
\ram_reg_0_7_3_3_i_21__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_6,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(22),
      O => \ram_reg_0_7_3_3_i_21__5_n_0\
    );
ram_reg_0_7_3_3_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_6,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(21),
      O => ram_reg_0_7_3_3_i_22_n_0
    );
\ram_reg_0_7_3_3_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_7,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(21),
      O => \ram_reg_0_7_3_3_i_22__0_n_0\
    );
\ram_reg_0_7_3_3_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_7,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(21),
      O => \ram_reg_0_7_3_3_i_22__1_n_0\
    );
\ram_reg_0_7_3_3_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_7,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(21),
      O => \ram_reg_0_7_3_3_i_22__2_n_0\
    );
\ram_reg_0_7_3_3_i_22__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_7,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(21),
      O => \ram_reg_0_7_3_3_i_22__3_n_0\
    );
\ram_reg_0_7_3_3_i_22__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_7,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(21),
      O => \ram_reg_0_7_3_3_i_22__4_n_0\
    );
\ram_reg_0_7_3_3_i_22__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_7,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(21),
      O => \ram_reg_0_7_3_3_i_22__5_n_0\
    );
ram_reg_0_7_3_3_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_7,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(20),
      O => ram_reg_0_7_3_3_i_23_n_0
    );
\ram_reg_0_7_3_3_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_8,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(20),
      O => \ram_reg_0_7_3_3_i_23__0_n_0\
    );
\ram_reg_0_7_3_3_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_8,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(20),
      O => \ram_reg_0_7_3_3_i_23__1_n_0\
    );
\ram_reg_0_7_3_3_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_8,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(20),
      O => \ram_reg_0_7_3_3_i_23__2_n_0\
    );
\ram_reg_0_7_3_3_i_23__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_8,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(20),
      O => \ram_reg_0_7_3_3_i_23__3_n_0\
    );
\ram_reg_0_7_3_3_i_23__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_8,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(20),
      O => \ram_reg_0_7_3_3_i_23__4_n_0\
    );
\ram_reg_0_7_3_3_i_23__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_8,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(20),
      O => \ram_reg_0_7_3_3_i_23__5_n_0\
    );
ram_reg_0_7_3_3_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_8,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(19),
      O => ram_reg_0_7_3_3_i_24_n_0
    );
\ram_reg_0_7_3_3_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_9,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(19),
      O => \ram_reg_0_7_3_3_i_24__0_n_0\
    );
\ram_reg_0_7_3_3_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_9,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(19),
      O => \ram_reg_0_7_3_3_i_24__1_n_0\
    );
\ram_reg_0_7_3_3_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_9,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(19),
      O => \ram_reg_0_7_3_3_i_24__2_n_0\
    );
\ram_reg_0_7_3_3_i_24__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_9,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(19),
      O => \ram_reg_0_7_3_3_i_24__3_n_0\
    );
\ram_reg_0_7_3_3_i_24__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_9,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(19),
      O => \ram_reg_0_7_3_3_i_24__4_n_0\
    );
\ram_reg_0_7_3_3_i_24__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_9,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(19),
      O => \ram_reg_0_7_3_3_i_24__5_n_0\
    );
ram_reg_0_7_3_3_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_9,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(18),
      O => ram_reg_0_7_3_3_i_25_n_0
    );
\ram_reg_0_7_3_3_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_10,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(18),
      O => \ram_reg_0_7_3_3_i_25__0_n_0\
    );
\ram_reg_0_7_3_3_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_10,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(18),
      O => \ram_reg_0_7_3_3_i_25__1_n_0\
    );
\ram_reg_0_7_3_3_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_10,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(18),
      O => \ram_reg_0_7_3_3_i_25__2_n_0\
    );
\ram_reg_0_7_3_3_i_25__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_10,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(18),
      O => \ram_reg_0_7_3_3_i_25__3_n_0\
    );
\ram_reg_0_7_3_3_i_25__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_10,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(18),
      O => \ram_reg_0_7_3_3_i_25__4_n_0\
    );
\ram_reg_0_7_3_3_i_25__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_10,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(18),
      O => \ram_reg_0_7_3_3_i_25__5_n_0\
    );
ram_reg_0_7_3_3_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_10,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(17),
      O => ram_reg_0_7_3_3_i_26_n_0
    );
\ram_reg_0_7_3_3_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_11,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(17),
      O => \ram_reg_0_7_3_3_i_26__0_n_0\
    );
\ram_reg_0_7_3_3_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_11,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(17),
      O => \ram_reg_0_7_3_3_i_26__1_n_0\
    );
\ram_reg_0_7_3_3_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_11,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(17),
      O => \ram_reg_0_7_3_3_i_26__2_n_0\
    );
\ram_reg_0_7_3_3_i_26__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_11,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(17),
      O => \ram_reg_0_7_3_3_i_26__3_n_0\
    );
\ram_reg_0_7_3_3_i_26__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_11,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(17),
      O => \ram_reg_0_7_3_3_i_26__4_n_0\
    );
\ram_reg_0_7_3_3_i_26__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_11,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(17),
      O => \ram_reg_0_7_3_3_i_26__5_n_0\
    );
ram_reg_0_7_3_3_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16g8j_U136_n_11,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(16),
      O => ram_reg_0_7_3_3_i_27_n_0
    );
\ram_reg_0_7_3_3_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U145_n_12,
      I1 => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(16),
      O => \ram_reg_0_7_3_3_i_27__0_n_0\
    );
\ram_reg_0_7_3_3_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U152_n_12,
      I1 => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(16),
      O => \ram_reg_0_7_3_3_i_27__1_n_0\
    );
\ram_reg_0_7_3_3_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U160_n_12,
      I1 => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(16),
      O => \ram_reg_0_7_3_3_i_27__2_n_0\
    );
\ram_reg_0_7_3_3_i_27__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16pcA_U169_n_12,
      I1 => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(16),
      O => \ram_reg_0_7_3_3_i_27__3_n_0\
    );
\ram_reg_0_7_3_3_i_27__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16lbW_U176_n_12,
      I1 => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(16),
      O => \ram_reg_0_7_3_3_i_27__4_n_0\
    );
\ram_reg_0_7_3_3_i_27__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DCT_mac_muladd_16cud_U184_n_12,
      I1 => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(16),
      O => \ram_reg_0_7_3_3_i_27__5_n_0\
    );
\ram_reg_0_7_3_3_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_4__0_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_2__0_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_2__0_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_2__0_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_2__0_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_2__0_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_2__0_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_2__0_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_2__0_n_7\,
      DI(7) => DCT_mac_muladd_16kbM_U141_n_5,
      DI(6) => DCT_mac_muladd_16kbM_U141_n_6,
      DI(5) => DCT_mac_muladd_16kbM_U141_n_7,
      DI(4) => DCT_mac_muladd_16kbM_U141_n_8,
      DI(3) => DCT_mac_muladd_16kbM_U141_n_9,
      DI(2) => DCT_mac_muladd_16kbM_U141_n_10,
      DI(1) => DCT_mac_muladd_16kbM_U141_n_11,
      DI(0) => DCT_mac_muladd_16kbM_U141_n_12,
      O(7 downto 0) => add_ln52_66_fu_575_p2(23 downto 16),
      S(7) => \ram_reg_0_7_3_3_i_11__0_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_12__0_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_13__0_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_14__0_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_15__0_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_16__0_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_17__0_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_18__0_n_0\
    );
\ram_reg_0_7_3_3_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_3__1_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_2__1_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_2__1_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_2__1_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_2__1_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_2__1_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_2__1_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_2__1_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_2__1_n_7\,
      DI(7) => DCT_mac_muladd_16pcA_U149_n_5,
      DI(6) => DCT_mac_muladd_16pcA_U149_n_6,
      DI(5) => DCT_mac_muladd_16pcA_U149_n_7,
      DI(4) => DCT_mac_muladd_16pcA_U149_n_8,
      DI(3) => DCT_mac_muladd_16pcA_U149_n_9,
      DI(2) => DCT_mac_muladd_16pcA_U149_n_10,
      DI(1) => DCT_mac_muladd_16pcA_U149_n_11,
      DI(0) => DCT_mac_muladd_16pcA_U149_n_12,
      O(7 downto 0) => add_ln52_73_fu_603_p2(23 downto 16),
      S(7) => \ram_reg_0_7_3_3_i_11__1_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_12__1_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_13__1_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_14__1_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_15__1_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_16__1_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_17__1_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_18__1_n_0\
    );
\ram_reg_0_7_3_3_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_3__2_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_2__2_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_2__2_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_2__2_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_2__2_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_2__2_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_2__2_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_2__2_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_2__2_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U156_n_5,
      DI(6) => DCT_mac_muladd_16cud_U156_n_6,
      DI(5) => DCT_mac_muladd_16cud_U156_n_7,
      DI(4) => DCT_mac_muladd_16cud_U156_n_8,
      DI(3) => DCT_mac_muladd_16cud_U156_n_9,
      DI(2) => DCT_mac_muladd_16cud_U156_n_10,
      DI(1) => DCT_mac_muladd_16cud_U156_n_11,
      DI(0) => DCT_mac_muladd_16cud_U156_n_12,
      O(7 downto 0) => add_ln52_80_fu_631_p2(23 downto 16),
      S(7) => \ram_reg_0_7_3_3_i_11__2_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_12__2_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_13__2_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_14__2_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_15__2_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_16__2_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_17__2_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_18__2_n_0\
    );
\ram_reg_0_7_3_3_i_2__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_3__3_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_2__3_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_2__3_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_2__3_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_2__3_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_2__3_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_2__3_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_2__3_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_2__3_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U164_n_5,
      DI(6) => DCT_mac_muladd_16cud_U164_n_6,
      DI(5) => DCT_mac_muladd_16cud_U164_n_7,
      DI(4) => DCT_mac_muladd_16cud_U164_n_8,
      DI(3) => DCT_mac_muladd_16cud_U164_n_9,
      DI(2) => DCT_mac_muladd_16cud_U164_n_10,
      DI(1) => DCT_mac_muladd_16cud_U164_n_11,
      DI(0) => DCT_mac_muladd_16cud_U164_n_12,
      O(7 downto 0) => add_ln52_87_fu_659_p2(23 downto 16),
      S(7) => \ram_reg_0_7_3_3_i_11__3_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_12__3_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_13__3_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_14__3_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_15__3_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_16__3_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_17__3_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_18__3_n_0\
    );
\ram_reg_0_7_3_3_i_2__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_3__4_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_2__4_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_2__4_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_2__4_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_2__4_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_2__4_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_2__4_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_2__4_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_2__4_n_7\,
      DI(7) => DCT_mac_muladd_16kbM_U172_n_5,
      DI(6) => DCT_mac_muladd_16kbM_U172_n_6,
      DI(5) => DCT_mac_muladd_16kbM_U172_n_7,
      DI(4) => DCT_mac_muladd_16kbM_U172_n_8,
      DI(3) => DCT_mac_muladd_16kbM_U172_n_9,
      DI(2) => DCT_mac_muladd_16kbM_U172_n_10,
      DI(1) => DCT_mac_muladd_16kbM_U172_n_11,
      DI(0) => DCT_mac_muladd_16kbM_U172_n_12,
      O(7 downto 0) => add_ln52_94_fu_687_p2(23 downto 16),
      S(7) => \ram_reg_0_7_3_3_i_11__4_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_12__4_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_13__4_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_14__4_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_15__4_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_16__4_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_17__4_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_18__4_n_0\
    );
\ram_reg_0_7_3_3_i_2__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_3__5_n_0\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_3_3_i_2__5_n_0\,
      CO(6) => \ram_reg_0_7_3_3_i_2__5_n_1\,
      CO(5) => \ram_reg_0_7_3_3_i_2__5_n_2\,
      CO(4) => \ram_reg_0_7_3_3_i_2__5_n_3\,
      CO(3) => \ram_reg_0_7_3_3_i_2__5_n_4\,
      CO(2) => \ram_reg_0_7_3_3_i_2__5_n_5\,
      CO(1) => \ram_reg_0_7_3_3_i_2__5_n_6\,
      CO(0) => \ram_reg_0_7_3_3_i_2__5_n_7\,
      DI(7) => DCT_mac_muladd_16fYi_U180_n_4,
      DI(6) => DCT_mac_muladd_16fYi_U180_n_5,
      DI(5) => DCT_mac_muladd_16fYi_U180_n_6,
      DI(4) => DCT_mac_muladd_16fYi_U180_n_7,
      DI(3) => DCT_mac_muladd_16fYi_U180_n_8,
      DI(2) => DCT_mac_muladd_16fYi_U180_n_9,
      DI(1) => DCT_mac_muladd_16fYi_U180_n_10,
      DI(0) => DCT_mac_muladd_16fYi_U180_n_11,
      O(7 downto 0) => add_ln52_101_fu_718_p2(23 downto 16),
      S(7) => \ram_reg_0_7_3_3_i_11__5_n_0\,
      S(6) => \ram_reg_0_7_3_3_i_12__5_n_0\,
      S(5) => \ram_reg_0_7_3_3_i_13__5_n_0\,
      S(4) => \ram_reg_0_7_3_3_i_14__5_n_0\,
      S(3) => \ram_reg_0_7_3_3_i_15__5_n_0\,
      S(2) => \ram_reg_0_7_3_3_i_16__5_n_0\,
      S(1) => \ram_reg_0_7_3_3_i_17__5_n_0\,
      S(0) => \ram_reg_0_7_3_3_i_18__5_n_0\
    );
ram_reg_0_7_3_3_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(23),
      I1 => add_ln52_63_fu_553_p2(23),
      O => ram_reg_0_7_3_3_i_3_n_0
    );
\ram_reg_0_7_3_3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(23),
      I1 => add_ln52_70_fu_582_p2(23),
      O => \ram_reg_0_7_3_3_i_3__0_n_0\
    );
\ram_reg_0_7_3_3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(23),
      I1 => add_ln52_77_fu_610_p2(23),
      O => \ram_reg_0_7_3_3_i_3__1_n_0\
    );
\ram_reg_0_7_3_3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(23),
      I1 => add_ln52_84_fu_638_p2(23),
      O => \ram_reg_0_7_3_3_i_3__2_n_0\
    );
\ram_reg_0_7_3_3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(23),
      I1 => add_ln52_91_fu_666_p2(23),
      O => \ram_reg_0_7_3_3_i_3__3_n_0\
    );
\ram_reg_0_7_3_3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(23),
      I1 => add_ln52_98_fu_694_p2(23),
      O => \ram_reg_0_7_3_3_i_3__4_n_0\
    );
\ram_reg_0_7_3_3_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(23),
      I1 => add_ln52_105_fu_729_p2(23),
      O => \ram_reg_0_7_3_3_i_3__5_n_0\
    );
ram_reg_0_7_3_3_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(22),
      I1 => add_ln52_63_fu_553_p2(22),
      O => ram_reg_0_7_3_3_i_4_n_0
    );
\ram_reg_0_7_3_3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(22),
      I1 => add_ln52_70_fu_582_p2(22),
      O => \ram_reg_0_7_3_3_i_4__0_n_0\
    );
\ram_reg_0_7_3_3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(22),
      I1 => add_ln52_77_fu_610_p2(22),
      O => \ram_reg_0_7_3_3_i_4__1_n_0\
    );
\ram_reg_0_7_3_3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(22),
      I1 => add_ln52_84_fu_638_p2(22),
      O => \ram_reg_0_7_3_3_i_4__2_n_0\
    );
\ram_reg_0_7_3_3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(22),
      I1 => add_ln52_91_fu_666_p2(22),
      O => \ram_reg_0_7_3_3_i_4__3_n_0\
    );
\ram_reg_0_7_3_3_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(22),
      I1 => add_ln52_98_fu_694_p2(22),
      O => \ram_reg_0_7_3_3_i_4__4_n_0\
    );
\ram_reg_0_7_3_3_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(22),
      I1 => add_ln52_105_fu_729_p2(22),
      O => \ram_reg_0_7_3_3_i_4__5_n_0\
    );
ram_reg_0_7_3_3_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(21),
      I1 => add_ln52_63_fu_553_p2(21),
      O => ram_reg_0_7_3_3_i_5_n_0
    );
\ram_reg_0_7_3_3_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(21),
      I1 => add_ln52_70_fu_582_p2(21),
      O => \ram_reg_0_7_3_3_i_5__0_n_0\
    );
\ram_reg_0_7_3_3_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(21),
      I1 => add_ln52_77_fu_610_p2(21),
      O => \ram_reg_0_7_3_3_i_5__1_n_0\
    );
\ram_reg_0_7_3_3_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(21),
      I1 => add_ln52_84_fu_638_p2(21),
      O => \ram_reg_0_7_3_3_i_5__2_n_0\
    );
\ram_reg_0_7_3_3_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(21),
      I1 => add_ln52_91_fu_666_p2(21),
      O => \ram_reg_0_7_3_3_i_5__3_n_0\
    );
\ram_reg_0_7_3_3_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(21),
      I1 => add_ln52_98_fu_694_p2(21),
      O => \ram_reg_0_7_3_3_i_5__4_n_0\
    );
\ram_reg_0_7_3_3_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(21),
      I1 => add_ln52_105_fu_729_p2(21),
      O => \ram_reg_0_7_3_3_i_5__5_n_0\
    );
ram_reg_0_7_3_3_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(20),
      I1 => add_ln52_63_fu_553_p2(20),
      O => ram_reg_0_7_3_3_i_6_n_0
    );
\ram_reg_0_7_3_3_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(20),
      I1 => add_ln52_70_fu_582_p2(20),
      O => \ram_reg_0_7_3_3_i_6__0_n_0\
    );
\ram_reg_0_7_3_3_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(20),
      I1 => add_ln52_77_fu_610_p2(20),
      O => \ram_reg_0_7_3_3_i_6__1_n_0\
    );
\ram_reg_0_7_3_3_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(20),
      I1 => add_ln52_84_fu_638_p2(20),
      O => \ram_reg_0_7_3_3_i_6__2_n_0\
    );
\ram_reg_0_7_3_3_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(20),
      I1 => add_ln52_91_fu_666_p2(20),
      O => \ram_reg_0_7_3_3_i_6__3_n_0\
    );
\ram_reg_0_7_3_3_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(20),
      I1 => add_ln52_98_fu_694_p2(20),
      O => \ram_reg_0_7_3_3_i_6__4_n_0\
    );
\ram_reg_0_7_3_3_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(20),
      I1 => add_ln52_105_fu_729_p2(20),
      O => \ram_reg_0_7_3_3_i_6__5_n_0\
    );
ram_reg_0_7_3_3_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(19),
      I1 => add_ln52_63_fu_553_p2(19),
      O => ram_reg_0_7_3_3_i_7_n_0
    );
\ram_reg_0_7_3_3_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(19),
      I1 => add_ln52_70_fu_582_p2(19),
      O => \ram_reg_0_7_3_3_i_7__0_n_0\
    );
\ram_reg_0_7_3_3_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(19),
      I1 => add_ln52_77_fu_610_p2(19),
      O => \ram_reg_0_7_3_3_i_7__1_n_0\
    );
\ram_reg_0_7_3_3_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(19),
      I1 => add_ln52_84_fu_638_p2(19),
      O => \ram_reg_0_7_3_3_i_7__2_n_0\
    );
\ram_reg_0_7_3_3_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(19),
      I1 => add_ln52_91_fu_666_p2(19),
      O => \ram_reg_0_7_3_3_i_7__3_n_0\
    );
\ram_reg_0_7_3_3_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(19),
      I1 => add_ln52_98_fu_694_p2(19),
      O => \ram_reg_0_7_3_3_i_7__4_n_0\
    );
\ram_reg_0_7_3_3_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(19),
      I1 => add_ln52_105_fu_729_p2(19),
      O => \ram_reg_0_7_3_3_i_7__5_n_0\
    );
ram_reg_0_7_3_3_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(18),
      I1 => add_ln52_63_fu_553_p2(18),
      O => ram_reg_0_7_3_3_i_8_n_0
    );
\ram_reg_0_7_3_3_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(18),
      I1 => add_ln52_70_fu_582_p2(18),
      O => \ram_reg_0_7_3_3_i_8__0_n_0\
    );
\ram_reg_0_7_3_3_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(18),
      I1 => add_ln52_77_fu_610_p2(18),
      O => \ram_reg_0_7_3_3_i_8__1_n_0\
    );
\ram_reg_0_7_3_3_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(18),
      I1 => add_ln52_84_fu_638_p2(18),
      O => \ram_reg_0_7_3_3_i_8__2_n_0\
    );
\ram_reg_0_7_3_3_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(18),
      I1 => add_ln52_91_fu_666_p2(18),
      O => \ram_reg_0_7_3_3_i_8__3_n_0\
    );
\ram_reg_0_7_3_3_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(18),
      I1 => add_ln52_98_fu_694_p2(18),
      O => \ram_reg_0_7_3_3_i_8__4_n_0\
    );
\ram_reg_0_7_3_3_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(18),
      I1 => add_ln52_105_fu_729_p2(18),
      O => \ram_reg_0_7_3_3_i_8__5_n_0\
    );
ram_reg_0_7_3_3_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_59_fu_542_p2(17),
      I1 => add_ln52_63_fu_553_p2(17),
      O => ram_reg_0_7_3_3_i_9_n_0
    );
\ram_reg_0_7_3_3_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_66_fu_575_p2(17),
      I1 => add_ln52_70_fu_582_p2(17),
      O => \ram_reg_0_7_3_3_i_9__0_n_0\
    );
\ram_reg_0_7_3_3_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_73_fu_603_p2(17),
      I1 => add_ln52_77_fu_610_p2(17),
      O => \ram_reg_0_7_3_3_i_9__1_n_0\
    );
\ram_reg_0_7_3_3_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_80_fu_631_p2(17),
      I1 => add_ln52_84_fu_638_p2(17),
      O => \ram_reg_0_7_3_3_i_9__2_n_0\
    );
\ram_reg_0_7_3_3_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_87_fu_659_p2(17),
      I1 => add_ln52_91_fu_666_p2(17),
      O => \ram_reg_0_7_3_3_i_9__3_n_0\
    );
\ram_reg_0_7_3_3_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_94_fu_687_p2(17),
      I1 => add_ln52_98_fu_694_p2(17),
      O => \ram_reg_0_7_3_3_i_9__4_n_0\
    );
\ram_reg_0_7_3_3_i_9__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_101_fu_718_p2(17),
      I1 => add_ln52_105_fu_729_p2(17),
      O => \ram_reg_0_7_3_3_i_9__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_1D_1 is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \output_offset_read_reg_1203_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DCT_1D_out_buf_row_0_ce0 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[1]_5\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_i_29_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_i_57_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_i_9_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst : in STD_LOGIC;
    grp_DCT_1D_1_fu_828_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    DCT_1D_out_buf_row_0_we1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_i_17_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_i_5_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_i_37_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_offset_read_reg_1203_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_1D_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_1D_1 is
  signal A_0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal D : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal DCT_mac_muladd_16cud_U18_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_30 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_31 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_32 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_33 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_34 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_35 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_36 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_37 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_38 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_39 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_40 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_41 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_42 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_43 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_44 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_45 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_46 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_47 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_48 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_49 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_50 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_51 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_52 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_53 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_54 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_55 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U18_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_30 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_31 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_32 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_33 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_34 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_35 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_36 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_37 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_38 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_39 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_40 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_41 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_42 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_43 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_44 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_45 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_46 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_47 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_48 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_49 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_50 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_51 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_52 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_53 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_54 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_55 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_56 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U38_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_30 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_31 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_32 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_33 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_34 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_35 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_36 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_37 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_38 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_39 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_40 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_41 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_42 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_43 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_44 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_45 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_46 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_47 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_48 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_49 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_50 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_51 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_52 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_53 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_54 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_55 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_56 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U42_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_30 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_31 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_32 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_33 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_34 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_35 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_36 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_37 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_38 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_39 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_40 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_41 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_42 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_43 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_44 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_45 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_46 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_47 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_48 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_49 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_50 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_51 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_52 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_53 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_54 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_55 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_56 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U46_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_30 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_31 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_32 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_33 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_34 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_35 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_36 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_37 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_38 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_39 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_40 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_41 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_42 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_43 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_44 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_45 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_46 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_47 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_48 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_49 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_50 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_51 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_52 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_53 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_54 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_55 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_56 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U50_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U68_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_30 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_31 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_32 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_33 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_34 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_35 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_36 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_37 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_38 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_39 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_40 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_41 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_42 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_43 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_44 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_45 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_46 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_47 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_48 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_49 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_50 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_51 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_52 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_53 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_54 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_55 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16cud_U70_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U21_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_30 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_31 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_32 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_33 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_34 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_35 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_36 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_37 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_38 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_39 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_40 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_41 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_42 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_43 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_44 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_45 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_46 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_47 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_48 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_49 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_50 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_51 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_52 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_53 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_54 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16fYi_U66_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_30 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_31 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_32 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_33 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_34 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_35 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_36 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_37 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_38 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_39 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_40 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_41 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_42 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_43 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_44 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_45 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_46 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_47 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_48 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_49 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_50 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_51 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_52 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_53 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_54 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16g8j_U22_n_9 : STD_LOGIC;
  signal \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal DCT_mac_muladd_16ibs_U24_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16ibs_U24_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16ibs_U24_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16ibs_U48_n_28 : STD_LOGIC;
  signal \DCT_mac_muladd_16jbC_DSP48_8_U/p__0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \DCT_mac_muladd_16jbC_DSP48_8_U/p__0_1\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \DCT_mac_muladd_16jbC_DSP48_8_U/p__0_2\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal DCT_mac_muladd_16kbM_U27_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_30 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_31 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_32 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_33 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_34 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_35 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_36 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_37 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_38 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_39 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_40 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_41 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_42 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_43 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_44 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_45 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_46 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_47 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_48 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_49 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_50 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_51 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_52 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_53 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_54 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_55 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_56 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U27_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_30 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_31 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_32 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_33 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_34 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_35 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_36 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_37 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_38 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_39 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_40 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_41 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_42 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_43 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_44 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_45 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_46 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_47 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_48 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_49 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_50 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_51 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_52 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_53 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_54 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_55 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_56 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16kbM_U58_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U28_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_30 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_31 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_32 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_33 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_34 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_35 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_36 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_37 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_38 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_39 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_40 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_41 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_42 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_43 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_44 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_45 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_46 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_47 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_48 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_49 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_50 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_51 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_52 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_53 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_54 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_55 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_56 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U31_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U61_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_30 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_31 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_32 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_33 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_34 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_35 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_36 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_37 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_38 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_39 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_40 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_41 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_42 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_43 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_44 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_45 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_46 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_47 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_48 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_49 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_50 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_51 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_52 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_53 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_54 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_55 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_56 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16lbW_U62_n_9 : STD_LOGIC;
  signal \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal DCT_mac_muladd_16ncg_U32_n_28 : STD_LOGIC;
  signal \DCT_mac_muladd_16ocq_DSP48_13_U/p__0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \DCT_mac_muladd_16ocq_DSP48_13_U/p__0_3\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal DCT_mac_muladd_16pcA_U35_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_30 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_31 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_32 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_33 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_34 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_35 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_36 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_37 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_38 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_39 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_40 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_41 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_42 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_43 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_44 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_45 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_46 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_47 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_48 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_49 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_50 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_51 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_52 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_53 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_54 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_55 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_56 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U35_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_29 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_30 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_31 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_32 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_33 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_34 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_35 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_36 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_37 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_38 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_39 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_40 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_41 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_42 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_43 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_44 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_45 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_46 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_47 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_48 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_49 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_50 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_51 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_52 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_53 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_54 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_55 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_56 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16pcA_U55_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U36_n_9 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16qcK_U44_n_9 : STD_LOGIC;
  signal \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal DCT_mac_muladd_16rcU_U40_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_0 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_1 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_10 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_11 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_12 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_13 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_14 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_15 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_16 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_17 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_18 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_19 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_2 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_20 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_21 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_22 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_23 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_24 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_25 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_26 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_27 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_3 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_4 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_5 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_6 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_7 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_8 : STD_LOGIC;
  signal DCT_mac_muladd_16sc4_U52_n_9 : STD_LOGIC;
  signal \DCT_mac_muladd_16tde_DSP48_18_U/p__0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal DCT_mac_muladd_16tde_U56_n_28 : STD_LOGIC;
  signal \DCT_mac_muladd_16udo_DSP48_19_U/p__0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal DCT_mac_muladd_16udo_U64_n_28 : STD_LOGIC;
  signal \DCT_mac_muladd_16vdy_DSP48_20_U/p__0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal DCT_mac_muladd_16wdI_U72_n_28 : STD_LOGIC;
  signal DCT_mac_muladd_16wdI_U72_n_29 : STD_LOGIC;
  signal \DCT_mac_muladd_16xdS_DSP48_22_U/p__0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal add_ln52_10_fu_542_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_14_fu_553_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_17_fu_575_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \add_ln52_1_fu_558_p2__169_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_n_1\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_n_2\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_n_3\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_n_4\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_n_5\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_n_6\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__169_carry_n_7\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry_n_1\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry_n_2\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry_n_3\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry_n_4\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry_n_5\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry_n_6\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2__84_carry_n_7\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_1_fu_558_p2_carry__2_n_7\ : STD_LOGIC;
  signal add_ln52_1_fu_558_p2_carry_n_0 : STD_LOGIC;
  signal add_ln52_1_fu_558_p2_carry_n_1 : STD_LOGIC;
  signal add_ln52_1_fu_558_p2_carry_n_2 : STD_LOGIC;
  signal add_ln52_1_fu_558_p2_carry_n_3 : STD_LOGIC;
  signal add_ln52_1_fu_558_p2_carry_n_4 : STD_LOGIC;
  signal add_ln52_1_fu_558_p2_carry_n_5 : STD_LOGIC;
  signal add_ln52_1_fu_558_p2_carry_n_6 : STD_LOGIC;
  signal add_ln52_1_fu_558_p2_carry_n_7 : STD_LOGIC;
  signal add_ln52_21_fu_582_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_24_fu_603_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_28_fu_610_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \add_ln52_2_fu_586_p2__169_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_n_1\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_n_2\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_n_3\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_n_4\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_n_5\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_n_6\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__169_carry_n_7\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry_n_1\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry_n_2\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry_n_3\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry_n_4\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry_n_5\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry_n_6\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2__84_carry_n_7\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_2_fu_586_p2_carry__2_n_7\ : STD_LOGIC;
  signal add_ln52_2_fu_586_p2_carry_n_0 : STD_LOGIC;
  signal add_ln52_2_fu_586_p2_carry_n_1 : STD_LOGIC;
  signal add_ln52_2_fu_586_p2_carry_n_2 : STD_LOGIC;
  signal add_ln52_2_fu_586_p2_carry_n_3 : STD_LOGIC;
  signal add_ln52_2_fu_586_p2_carry_n_4 : STD_LOGIC;
  signal add_ln52_2_fu_586_p2_carry_n_5 : STD_LOGIC;
  signal add_ln52_2_fu_586_p2_carry_n_6 : STD_LOGIC;
  signal add_ln52_2_fu_586_p2_carry_n_7 : STD_LOGIC;
  signal add_ln52_31_fu_631_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_35_fu_638_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_38_fu_659_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \add_ln52_3_fu_614_p2__169_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_n_1\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_n_2\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_n_3\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_n_4\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_n_5\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_n_6\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__169_carry_n_7\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry_n_1\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry_n_2\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry_n_3\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry_n_4\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry_n_5\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry_n_6\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2__84_carry_n_7\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_3_fu_614_p2_carry__2_n_7\ : STD_LOGIC;
  signal add_ln52_3_fu_614_p2_carry_n_0 : STD_LOGIC;
  signal add_ln52_3_fu_614_p2_carry_n_1 : STD_LOGIC;
  signal add_ln52_3_fu_614_p2_carry_n_2 : STD_LOGIC;
  signal add_ln52_3_fu_614_p2_carry_n_3 : STD_LOGIC;
  signal add_ln52_3_fu_614_p2_carry_n_4 : STD_LOGIC;
  signal add_ln52_3_fu_614_p2_carry_n_5 : STD_LOGIC;
  signal add_ln52_3_fu_614_p2_carry_n_6 : STD_LOGIC;
  signal add_ln52_3_fu_614_p2_carry_n_7 : STD_LOGIC;
  signal add_ln52_42_fu_666_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_45_fu_687_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_49_fu_694_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \add_ln52_4_fu_642_p2__169_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_n_1\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_n_2\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_n_3\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_n_4\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_n_5\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_n_6\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__169_carry_n_7\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry_n_1\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry_n_2\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry_n_3\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry_n_4\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry_n_5\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry_n_6\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2__84_carry_n_7\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_4_fu_642_p2_carry__2_n_7\ : STD_LOGIC;
  signal add_ln52_4_fu_642_p2_carry_n_0 : STD_LOGIC;
  signal add_ln52_4_fu_642_p2_carry_n_1 : STD_LOGIC;
  signal add_ln52_4_fu_642_p2_carry_n_2 : STD_LOGIC;
  signal add_ln52_4_fu_642_p2_carry_n_3 : STD_LOGIC;
  signal add_ln52_4_fu_642_p2_carry_n_4 : STD_LOGIC;
  signal add_ln52_4_fu_642_p2_carry_n_5 : STD_LOGIC;
  signal add_ln52_4_fu_642_p2_carry_n_6 : STD_LOGIC;
  signal add_ln52_4_fu_642_p2_carry_n_7 : STD_LOGIC;
  signal add_ln52_52_fu_718_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln52_56_fu_729_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \add_ln52_5_fu_670_p2__169_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_n_1\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_n_2\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_n_3\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_n_4\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_n_5\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_n_6\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__169_carry_n_7\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry_n_1\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry_n_2\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry_n_3\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry_n_4\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry_n_5\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry_n_6\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2__84_carry_n_7\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_5_fu_670_p2_carry__2_n_7\ : STD_LOGIC;
  signal add_ln52_5_fu_670_p2_carry_n_0 : STD_LOGIC;
  signal add_ln52_5_fu_670_p2_carry_n_1 : STD_LOGIC;
  signal add_ln52_5_fu_670_p2_carry_n_2 : STD_LOGIC;
  signal add_ln52_5_fu_670_p2_carry_n_3 : STD_LOGIC;
  signal add_ln52_5_fu_670_p2_carry_n_4 : STD_LOGIC;
  signal add_ln52_5_fu_670_p2_carry_n_5 : STD_LOGIC;
  signal add_ln52_5_fu_670_p2_carry_n_6 : STD_LOGIC;
  signal add_ln52_5_fu_670_p2_carry_n_7 : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_n_1\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_n_2\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_n_3\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_n_4\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_n_5\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_n_6\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__169_carry_n_7\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry_n_1\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry_n_2\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry_n_3\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry_n_4\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry_n_5\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry_n_6\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2__84_carry_n_7\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_6_fu_698_p2_carry__2_n_7\ : STD_LOGIC;
  signal add_ln52_6_fu_698_p2_carry_n_0 : STD_LOGIC;
  signal add_ln52_6_fu_698_p2_carry_n_1 : STD_LOGIC;
  signal add_ln52_6_fu_698_p2_carry_n_2 : STD_LOGIC;
  signal add_ln52_6_fu_698_p2_carry_n_3 : STD_LOGIC;
  signal add_ln52_6_fu_698_p2_carry_n_4 : STD_LOGIC;
  signal add_ln52_6_fu_698_p2_carry_n_5 : STD_LOGIC;
  signal add_ln52_6_fu_698_p2_carry_n_6 : STD_LOGIC;
  signal add_ln52_6_fu_698_p2_carry_n_7 : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_i_1_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_i_2_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_i_3_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_i_4_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_i_5_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_i_6_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_i_7_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_i_8_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_n_1\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_n_2\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_n_3\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_n_4\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_n_5\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_n_6\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__169_carry_n_7\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry_n_1\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry_n_2\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry_n_3\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry_n_4\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry_n_5\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry_n_6\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2__84_carry_n_7\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln52_7_fu_734_p2_carry__2_n_7\ : STD_LOGIC;
  signal add_ln52_7_fu_734_p2_carry_n_0 : STD_LOGIC;
  signal add_ln52_7_fu_734_p2_carry_n_1 : STD_LOGIC;
  signal add_ln52_7_fu_734_p2_carry_n_2 : STD_LOGIC;
  signal add_ln52_7_fu_734_p2_carry_n_3 : STD_LOGIC;
  signal add_ln52_7_fu_734_p2_carry_n_4 : STD_LOGIC;
  signal add_ln52_7_fu_734_p2_carry_n_5 : STD_LOGIC;
  signal add_ln52_7_fu_734_p2_carry_n_6 : STD_LOGIC;
  signal add_ln52_7_fu_734_p2_carry_n_7 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal grp_DCT_1D_1_fu_828_output_1_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_1D_1_fu_828_output_2_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_1D_1_fu_828_output_3_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_1D_1_fu_828_output_4_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_1D_1_fu_828_output_5_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_1D_1_fu_828_output_6_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_1D_1_fu_828_output_7_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_DCT_1D_1_fu_828_output_7_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_2D_fu_410_input_7_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_i_100_n_0 : STD_LOGIC;
  signal p_i_101_n_0 : STD_LOGIC;
  signal p_i_102_n_0 : STD_LOGIC;
  signal p_i_103_n_0 : STD_LOGIC;
  signal p_i_104_n_0 : STD_LOGIC;
  signal p_i_106_n_0 : STD_LOGIC;
  signal p_i_107_n_0 : STD_LOGIC;
  signal p_i_108_n_0 : STD_LOGIC;
  signal p_i_109_n_0 : STD_LOGIC;
  signal p_i_10_n_0 : STD_LOGIC;
  signal p_i_110_n_0 : STD_LOGIC;
  signal p_i_111_n_0 : STD_LOGIC;
  signal p_i_112_n_0 : STD_LOGIC;
  signal p_i_113_n_0 : STD_LOGIC;
  signal p_i_114_n_0 : STD_LOGIC;
  signal p_i_115_n_0 : STD_LOGIC;
  signal p_i_116_n_0 : STD_LOGIC;
  signal p_i_117_n_0 : STD_LOGIC;
  signal p_i_118_n_0 : STD_LOGIC;
  signal p_i_119_n_0 : STD_LOGIC;
  signal p_i_11_n_0 : STD_LOGIC;
  signal p_i_120_n_0 : STD_LOGIC;
  signal p_i_12_n_0 : STD_LOGIC;
  signal p_i_13_n_0 : STD_LOGIC;
  signal p_i_14_n_0 : STD_LOGIC;
  signal p_i_15_n_0 : STD_LOGIC;
  signal p_i_16_n_0 : STD_LOGIC;
  signal p_i_17_n_0 : STD_LOGIC;
  signal p_i_18_n_0 : STD_LOGIC;
  signal p_i_18_n_1 : STD_LOGIC;
  signal p_i_18_n_2 : STD_LOGIC;
  signal p_i_18_n_3 : STD_LOGIC;
  signal p_i_18_n_4 : STD_LOGIC;
  signal p_i_18_n_5 : STD_LOGIC;
  signal p_i_18_n_6 : STD_LOGIC;
  signal p_i_18_n_7 : STD_LOGIC;
  signal p_i_19_n_0 : STD_LOGIC;
  signal p_i_1_n_7 : STD_LOGIC;
  signal p_i_20_n_0 : STD_LOGIC;
  signal p_i_21_n_0 : STD_LOGIC;
  signal p_i_22_n_0 : STD_LOGIC;
  signal p_i_23_n_0 : STD_LOGIC;
  signal p_i_24_n_0 : STD_LOGIC;
  signal p_i_25_n_0 : STD_LOGIC;
  signal p_i_26_n_0 : STD_LOGIC;
  signal p_i_27_n_7 : STD_LOGIC;
  signal p_i_28_n_0 : STD_LOGIC;
  signal p_i_29_n_0 : STD_LOGIC;
  signal p_i_29_n_1 : STD_LOGIC;
  signal p_i_29_n_2 : STD_LOGIC;
  signal p_i_29_n_3 : STD_LOGIC;
  signal p_i_29_n_4 : STD_LOGIC;
  signal p_i_29_n_5 : STD_LOGIC;
  signal p_i_29_n_6 : STD_LOGIC;
  signal p_i_29_n_7 : STD_LOGIC;
  signal p_i_2_n_0 : STD_LOGIC;
  signal p_i_2_n_1 : STD_LOGIC;
  signal p_i_2_n_2 : STD_LOGIC;
  signal p_i_2_n_3 : STD_LOGIC;
  signal p_i_2_n_4 : STD_LOGIC;
  signal p_i_2_n_5 : STD_LOGIC;
  signal p_i_2_n_6 : STD_LOGIC;
  signal p_i_2_n_7 : STD_LOGIC;
  signal p_i_30_n_0 : STD_LOGIC;
  signal p_i_31_n_0 : STD_LOGIC;
  signal p_i_32_n_0 : STD_LOGIC;
  signal p_i_33_n_0 : STD_LOGIC;
  signal p_i_34_n_0 : STD_LOGIC;
  signal p_i_35_n_0 : STD_LOGIC;
  signal p_i_36_n_0 : STD_LOGIC;
  signal p_i_37_n_0 : STD_LOGIC;
  signal p_i_38_n_0 : STD_LOGIC;
  signal p_i_38_n_1 : STD_LOGIC;
  signal p_i_38_n_2 : STD_LOGIC;
  signal p_i_38_n_3 : STD_LOGIC;
  signal p_i_38_n_4 : STD_LOGIC;
  signal p_i_38_n_5 : STD_LOGIC;
  signal p_i_38_n_6 : STD_LOGIC;
  signal p_i_38_n_7 : STD_LOGIC;
  signal p_i_39_n_0 : STD_LOGIC;
  signal p_i_3_n_0 : STD_LOGIC;
  signal p_i_3_n_1 : STD_LOGIC;
  signal p_i_3_n_2 : STD_LOGIC;
  signal p_i_3_n_3 : STD_LOGIC;
  signal p_i_3_n_4 : STD_LOGIC;
  signal p_i_3_n_5 : STD_LOGIC;
  signal p_i_3_n_6 : STD_LOGIC;
  signal p_i_3_n_7 : STD_LOGIC;
  signal p_i_40_n_0 : STD_LOGIC;
  signal p_i_41_n_0 : STD_LOGIC;
  signal p_i_42_n_0 : STD_LOGIC;
  signal p_i_43_n_0 : STD_LOGIC;
  signal p_i_44_n_0 : STD_LOGIC;
  signal p_i_45_n_0 : STD_LOGIC;
  signal p_i_46_n_0 : STD_LOGIC;
  signal p_i_47_n_7 : STD_LOGIC;
  signal p_i_48_n_0 : STD_LOGIC;
  signal p_i_4_n_7 : STD_LOGIC;
  signal p_i_50_n_0 : STD_LOGIC;
  signal p_i_51_n_0 : STD_LOGIC;
  signal p_i_52_n_0 : STD_LOGIC;
  signal p_i_53_n_0 : STD_LOGIC;
  signal p_i_54_n_0 : STD_LOGIC;
  signal p_i_55_n_0 : STD_LOGIC;
  signal p_i_56_n_0 : STD_LOGIC;
  signal p_i_57_n_0 : STD_LOGIC;
  signal p_i_57_n_1 : STD_LOGIC;
  signal p_i_57_n_2 : STD_LOGIC;
  signal p_i_57_n_3 : STD_LOGIC;
  signal p_i_57_n_4 : STD_LOGIC;
  signal p_i_57_n_5 : STD_LOGIC;
  signal p_i_57_n_6 : STD_LOGIC;
  signal p_i_57_n_7 : STD_LOGIC;
  signal p_i_58_n_0 : STD_LOGIC;
  signal p_i_59_n_0 : STD_LOGIC;
  signal p_i_5_n_0 : STD_LOGIC;
  signal p_i_5_n_1 : STD_LOGIC;
  signal p_i_5_n_2 : STD_LOGIC;
  signal p_i_5_n_3 : STD_LOGIC;
  signal p_i_5_n_4 : STD_LOGIC;
  signal p_i_5_n_5 : STD_LOGIC;
  signal p_i_5_n_6 : STD_LOGIC;
  signal p_i_5_n_7 : STD_LOGIC;
  signal p_i_60_n_0 : STD_LOGIC;
  signal p_i_61_n_0 : STD_LOGIC;
  signal p_i_62_n_0 : STD_LOGIC;
  signal p_i_63_n_0 : STD_LOGIC;
  signal p_i_64_n_0 : STD_LOGIC;
  signal p_i_65_n_0 : STD_LOGIC;
  signal p_i_66_n_0 : STD_LOGIC;
  signal p_i_66_n_1 : STD_LOGIC;
  signal p_i_66_n_2 : STD_LOGIC;
  signal p_i_66_n_3 : STD_LOGIC;
  signal p_i_66_n_4 : STD_LOGIC;
  signal p_i_66_n_5 : STD_LOGIC;
  signal p_i_66_n_6 : STD_LOGIC;
  signal p_i_66_n_7 : STD_LOGIC;
  signal p_i_67_n_7 : STD_LOGIC;
  signal p_i_68_n_0 : STD_LOGIC;
  signal p_i_6_n_0 : STD_LOGIC;
  signal p_i_6_n_1 : STD_LOGIC;
  signal p_i_6_n_2 : STD_LOGIC;
  signal p_i_6_n_3 : STD_LOGIC;
  signal p_i_6_n_4 : STD_LOGIC;
  signal p_i_6_n_5 : STD_LOGIC;
  signal p_i_6_n_6 : STD_LOGIC;
  signal p_i_6_n_7 : STD_LOGIC;
  signal p_i_70_n_0 : STD_LOGIC;
  signal p_i_71_n_0 : STD_LOGIC;
  signal p_i_72_n_0 : STD_LOGIC;
  signal p_i_73_n_0 : STD_LOGIC;
  signal p_i_74_n_0 : STD_LOGIC;
  signal p_i_75_n_0 : STD_LOGIC;
  signal p_i_76_n_0 : STD_LOGIC;
  signal p_i_77_n_0 : STD_LOGIC;
  signal p_i_77_n_1 : STD_LOGIC;
  signal p_i_77_n_2 : STD_LOGIC;
  signal p_i_77_n_3 : STD_LOGIC;
  signal p_i_77_n_4 : STD_LOGIC;
  signal p_i_77_n_5 : STD_LOGIC;
  signal p_i_77_n_6 : STD_LOGIC;
  signal p_i_77_n_7 : STD_LOGIC;
  signal p_i_78_n_0 : STD_LOGIC;
  signal p_i_79_n_0 : STD_LOGIC;
  signal p_i_7_n_7 : STD_LOGIC;
  signal p_i_80_n_0 : STD_LOGIC;
  signal p_i_81_n_0 : STD_LOGIC;
  signal p_i_82_n_0 : STD_LOGIC;
  signal p_i_83_n_0 : STD_LOGIC;
  signal p_i_84_n_0 : STD_LOGIC;
  signal p_i_85_n_0 : STD_LOGIC;
  signal p_i_86_n_0 : STD_LOGIC;
  signal p_i_86_n_1 : STD_LOGIC;
  signal p_i_86_n_2 : STD_LOGIC;
  signal p_i_86_n_3 : STD_LOGIC;
  signal p_i_86_n_4 : STD_LOGIC;
  signal p_i_86_n_5 : STD_LOGIC;
  signal p_i_86_n_6 : STD_LOGIC;
  signal p_i_86_n_7 : STD_LOGIC;
  signal p_i_87_n_0 : STD_LOGIC;
  signal p_i_89_n_0 : STD_LOGIC;
  signal p_i_8_n_0 : STD_LOGIC;
  signal p_i_90_n_0 : STD_LOGIC;
  signal p_i_91_n_0 : STD_LOGIC;
  signal p_i_92_n_0 : STD_LOGIC;
  signal p_i_93_n_0 : STD_LOGIC;
  signal p_i_94_n_0 : STD_LOGIC;
  signal p_i_95_n_0 : STD_LOGIC;
  signal p_i_96_n_0 : STD_LOGIC;
  signal p_i_97_n_0 : STD_LOGIC;
  signal p_i_98_n_0 : STD_LOGIC;
  signal p_i_99_n_0 : STD_LOGIC;
  signal p_i_9_n_0 : STD_LOGIC;
  signal p_i_9_n_1 : STD_LOGIC;
  signal p_i_9_n_2 : STD_LOGIC;
  signal p_i_9_n_3 : STD_LOGIC;
  signal p_i_9_n_4 : STD_LOGIC;
  signal p_i_9_n_5 : STD_LOGIC;
  signal p_i_9_n_6 : STD_LOGIC;
  signal p_i_9_n_7 : STD_LOGIC;
  signal sext_ln50_31_fu_471_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln50_32_fu_481_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln50_34_fu_501_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln50_35_fu_511_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_add_ln52_1_fu_558_p2__169_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln52_1_fu_558_p2__169_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln52_1_fu_558_p2__169_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_1_fu_558_p2__169_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_1_fu_558_p2__84_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_1_fu_558_p2__84_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_1_fu_558_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_1_fu_558_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_2_fu_586_p2__169_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln52_2_fu_586_p2__169_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln52_2_fu_586_p2__169_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_2_fu_586_p2__169_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_2_fu_586_p2__84_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_2_fu_586_p2__84_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_2_fu_586_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_2_fu_586_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_3_fu_614_p2__169_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln52_3_fu_614_p2__169_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln52_3_fu_614_p2__169_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_3_fu_614_p2__169_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_3_fu_614_p2__84_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_3_fu_614_p2__84_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_3_fu_614_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_3_fu_614_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_4_fu_642_p2__169_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln52_4_fu_642_p2__169_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln52_4_fu_642_p2__169_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_4_fu_642_p2__169_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_4_fu_642_p2__84_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_4_fu_642_p2__84_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_4_fu_642_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_4_fu_642_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_5_fu_670_p2__169_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln52_5_fu_670_p2__169_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln52_5_fu_670_p2__169_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_5_fu_670_p2__169_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_5_fu_670_p2__84_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_5_fu_670_p2__84_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_5_fu_670_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_5_fu_670_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_6_fu_698_p2__169_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln52_6_fu_698_p2__169_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln52_6_fu_698_p2__169_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_6_fu_698_p2__169_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_6_fu_698_p2__84_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_6_fu_698_p2__84_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_6_fu_698_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_6_fu_698_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_7_fu_734_p2__169_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln52_7_fu_734_p2__169_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln52_7_fu_734_p2__169_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_7_fu_734_p2__169_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_7_fu_734_p2__84_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_7_fu_734_p2__84_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln52_7_fu_734_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln52_7_fu_734_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_p_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_p_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_p_i_27_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_p_i_27_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_p_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_p_i_47_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_p_i_47_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_i_67_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_p_i_67_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_p_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__14\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__15\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__16\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__17\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__18\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__19\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__20\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__14\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__15\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__16\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__17\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__18\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__19\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__20\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__14\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__15\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__16\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__17\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__18\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__19\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__20\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__14\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__15\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__16\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__17\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__18\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__19\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__20\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__14\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__15\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__16\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__17\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__18\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__19\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__20\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__14\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__15\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__16\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__17\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__18\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__19\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__20\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__14\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__15\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__16\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__17\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__18\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__19\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__20\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__13\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__17\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__18\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__19\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__20\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__21\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__22\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_25 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__12\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__13\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__14\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__15\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__16\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__17\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__18\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__14\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__15\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__16\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__17\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__18\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__19\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__20\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__13\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__14\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__15\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__16\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__17\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__18\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__19\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__11\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__12\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__13\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__14\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__15\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__16\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__17\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__12\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__13\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__14\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__15\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__16\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__17\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__18\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__13\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__14\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__15\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__16\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__17\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__18\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__19\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__14\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__15\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__16\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__17\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__18\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__19\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__20\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__14\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__15\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__16\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__17\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__18\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__19\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__20\ : label is "soft_lutpair30";
begin
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
DCT_ama_addmuladdbkb_U17: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_ama_addmuladdbkb_84
     port map (
      A(17 downto 0) => A_0(17 downto 0),
      D(17 downto 0) => D(17 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      WEA(0) => WEA(0)
    );
DCT_mac_muladd_16cud_U18: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_85
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_2(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_9_0(15 downto 0),
      DSP_OUTPUT_INST(7) => DCT_mac_muladd_16cud_U18_n_37,
      DSP_OUTPUT_INST(6) => DCT_mac_muladd_16cud_U18_n_38,
      DSP_OUTPUT_INST(5) => DCT_mac_muladd_16cud_U18_n_39,
      DSP_OUTPUT_INST(4) => DCT_mac_muladd_16cud_U18_n_40,
      DSP_OUTPUT_INST(3) => DCT_mac_muladd_16cud_U18_n_41,
      DSP_OUTPUT_INST(2) => DCT_mac_muladd_16cud_U18_n_42,
      DSP_OUTPUT_INST(1) => DCT_mac_muladd_16cud_U18_n_43,
      DSP_OUTPUT_INST(0) => DCT_mac_muladd_16cud_U18_n_44,
      DSP_OUTPUT_INST_0(7) => DCT_mac_muladd_16cud_U18_n_45,
      DSP_OUTPUT_INST_0(6) => DCT_mac_muladd_16cud_U18_n_46,
      DSP_OUTPUT_INST_0(5) => DCT_mac_muladd_16cud_U18_n_47,
      DSP_OUTPUT_INST_0(4) => DCT_mac_muladd_16cud_U18_n_48,
      DSP_OUTPUT_INST_0(3) => DCT_mac_muladd_16cud_U18_n_49,
      DSP_OUTPUT_INST_0(2) => DCT_mac_muladd_16cud_U18_n_50,
      DSP_OUTPUT_INST_0(1) => DCT_mac_muladd_16cud_U18_n_51,
      DSP_OUTPUT_INST_0(0) => DCT_mac_muladd_16cud_U18_n_52,
      DSP_OUTPUT_INST_1(2) => DCT_mac_muladd_16cud_U18_n_53,
      DSP_OUTPUT_INST_1(1) => DCT_mac_muladd_16cud_U18_n_54,
      DSP_OUTPUT_INST_1(0) => DCT_mac_muladd_16cud_U18_n_55,
      P(28) => DCT_mac_muladd_16cud_U18_n_0,
      P(27) => DCT_mac_muladd_16cud_U18_n_1,
      P(26) => DCT_mac_muladd_16cud_U18_n_2,
      P(25) => DCT_mac_muladd_16cud_U18_n_3,
      P(24) => DCT_mac_muladd_16cud_U18_n_4,
      P(23) => DCT_mac_muladd_16cud_U18_n_5,
      P(22) => DCT_mac_muladd_16cud_U18_n_6,
      P(21) => DCT_mac_muladd_16cud_U18_n_7,
      P(20) => DCT_mac_muladd_16cud_U18_n_8,
      P(19) => DCT_mac_muladd_16cud_U18_n_9,
      P(18) => DCT_mac_muladd_16cud_U18_n_10,
      P(17) => DCT_mac_muladd_16cud_U18_n_11,
      P(16) => DCT_mac_muladd_16cud_U18_n_12,
      P(15) => DCT_mac_muladd_16cud_U18_n_13,
      P(14) => DCT_mac_muladd_16cud_U18_n_14,
      P(13) => DCT_mac_muladd_16cud_U18_n_15,
      P(12) => DCT_mac_muladd_16cud_U18_n_16,
      P(11) => DCT_mac_muladd_16cud_U18_n_17,
      P(10) => DCT_mac_muladd_16cud_U18_n_18,
      P(9) => DCT_mac_muladd_16cud_U18_n_19,
      P(8) => DCT_mac_muladd_16cud_U18_n_20,
      P(7) => DCT_mac_muladd_16cud_U18_n_21,
      P(6) => DCT_mac_muladd_16cud_U18_n_22,
      P(5) => DCT_mac_muladd_16cud_U18_n_23,
      P(4) => DCT_mac_muladd_16cud_U18_n_24,
      P(3) => DCT_mac_muladd_16cud_U18_n_25,
      P(2) => DCT_mac_muladd_16cud_U18_n_26,
      P(1) => DCT_mac_muladd_16cud_U18_n_27,
      P(0) => DCT_mac_muladd_16cud_U18_n_28,
      S(7) => DCT_mac_muladd_16cud_U18_n_29,
      S(6) => DCT_mac_muladd_16cud_U18_n_30,
      S(5) => DCT_mac_muladd_16cud_U18_n_31,
      S(4) => DCT_mac_muladd_16cud_U18_n_32,
      S(3) => DCT_mac_muladd_16cud_U18_n_33,
      S(2) => DCT_mac_muladd_16cud_U18_n_34,
      S(1) => DCT_mac_muladd_16cud_U18_n_35,
      S(0) => DCT_mac_muladd_16cud_U18_n_36,
      \add_ln52_1_fu_558_p2_carry__2\(26) => DCT_mac_muladd_16fYi_U21_n_1,
      \add_ln52_1_fu_558_p2_carry__2\(25) => DCT_mac_muladd_16fYi_U21_n_2,
      \add_ln52_1_fu_558_p2_carry__2\(24) => DCT_mac_muladd_16fYi_U21_n_3,
      \add_ln52_1_fu_558_p2_carry__2\(23) => DCT_mac_muladd_16fYi_U21_n_4,
      \add_ln52_1_fu_558_p2_carry__2\(22) => DCT_mac_muladd_16fYi_U21_n_5,
      \add_ln52_1_fu_558_p2_carry__2\(21) => DCT_mac_muladd_16fYi_U21_n_6,
      \add_ln52_1_fu_558_p2_carry__2\(20) => DCT_mac_muladd_16fYi_U21_n_7,
      \add_ln52_1_fu_558_p2_carry__2\(19) => DCT_mac_muladd_16fYi_U21_n_8,
      \add_ln52_1_fu_558_p2_carry__2\(18) => DCT_mac_muladd_16fYi_U21_n_9,
      \add_ln52_1_fu_558_p2_carry__2\(17) => DCT_mac_muladd_16fYi_U21_n_10,
      \add_ln52_1_fu_558_p2_carry__2\(16) => DCT_mac_muladd_16fYi_U21_n_11,
      \add_ln52_1_fu_558_p2_carry__2\(15) => DCT_mac_muladd_16fYi_U21_n_12,
      \add_ln52_1_fu_558_p2_carry__2\(14) => DCT_mac_muladd_16fYi_U21_n_13,
      \add_ln52_1_fu_558_p2_carry__2\(13) => DCT_mac_muladd_16fYi_U21_n_14,
      \add_ln52_1_fu_558_p2_carry__2\(12) => DCT_mac_muladd_16fYi_U21_n_15,
      \add_ln52_1_fu_558_p2_carry__2\(11) => DCT_mac_muladd_16fYi_U21_n_16,
      \add_ln52_1_fu_558_p2_carry__2\(10) => DCT_mac_muladd_16fYi_U21_n_17,
      \add_ln52_1_fu_558_p2_carry__2\(9) => DCT_mac_muladd_16fYi_U21_n_18,
      \add_ln52_1_fu_558_p2_carry__2\(8) => DCT_mac_muladd_16fYi_U21_n_19,
      \add_ln52_1_fu_558_p2_carry__2\(7) => DCT_mac_muladd_16fYi_U21_n_20,
      \add_ln52_1_fu_558_p2_carry__2\(6) => DCT_mac_muladd_16fYi_U21_n_21,
      \add_ln52_1_fu_558_p2_carry__2\(5) => DCT_mac_muladd_16fYi_U21_n_22,
      \add_ln52_1_fu_558_p2_carry__2\(4) => DCT_mac_muladd_16fYi_U21_n_23,
      \add_ln52_1_fu_558_p2_carry__2\(3) => DCT_mac_muladd_16fYi_U21_n_24,
      \add_ln52_1_fu_558_p2_carry__2\(2) => DCT_mac_muladd_16fYi_U21_n_25,
      \add_ln52_1_fu_558_p2_carry__2\(1) => DCT_mac_muladd_16fYi_U21_n_26,
      \add_ln52_1_fu_558_p2_carry__2\(0) => DCT_mac_muladd_16fYi_U21_n_27
    );
DCT_mac_muladd_16cud_U38: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_86
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_29_0(15 downto 0),
      DSP_OUTPUT_INST(7) => DCT_mac_muladd_16cud_U38_n_37,
      DSP_OUTPUT_INST(6) => DCT_mac_muladd_16cud_U38_n_38,
      DSP_OUTPUT_INST(5) => DCT_mac_muladd_16cud_U38_n_39,
      DSP_OUTPUT_INST(4) => DCT_mac_muladd_16cud_U38_n_40,
      DSP_OUTPUT_INST(3) => DCT_mac_muladd_16cud_U38_n_41,
      DSP_OUTPUT_INST(2) => DCT_mac_muladd_16cud_U38_n_42,
      DSP_OUTPUT_INST(1) => DCT_mac_muladd_16cud_U38_n_43,
      DSP_OUTPUT_INST(0) => DCT_mac_muladd_16cud_U38_n_44,
      DSP_OUTPUT_INST_0(7) => DCT_mac_muladd_16cud_U38_n_45,
      DSP_OUTPUT_INST_0(6) => DCT_mac_muladd_16cud_U38_n_46,
      DSP_OUTPUT_INST_0(5) => DCT_mac_muladd_16cud_U38_n_47,
      DSP_OUTPUT_INST_0(4) => DCT_mac_muladd_16cud_U38_n_48,
      DSP_OUTPUT_INST_0(3) => DCT_mac_muladd_16cud_U38_n_49,
      DSP_OUTPUT_INST_0(2) => DCT_mac_muladd_16cud_U38_n_50,
      DSP_OUTPUT_INST_0(1) => DCT_mac_muladd_16cud_U38_n_51,
      DSP_OUTPUT_INST_0(0) => DCT_mac_muladd_16cud_U38_n_52,
      DSP_OUTPUT_INST_1(3) => DCT_mac_muladd_16cud_U38_n_53,
      DSP_OUTPUT_INST_1(2) => DCT_mac_muladd_16cud_U38_n_54,
      DSP_OUTPUT_INST_1(1) => DCT_mac_muladd_16cud_U38_n_55,
      DSP_OUTPUT_INST_1(0) => DCT_mac_muladd_16cud_U38_n_56,
      P(28) => DCT_mac_muladd_16cud_U38_n_0,
      P(27) => DCT_mac_muladd_16cud_U38_n_1,
      P(26) => DCT_mac_muladd_16cud_U38_n_2,
      P(25) => DCT_mac_muladd_16cud_U38_n_3,
      P(24) => DCT_mac_muladd_16cud_U38_n_4,
      P(23) => DCT_mac_muladd_16cud_U38_n_5,
      P(22) => DCT_mac_muladd_16cud_U38_n_6,
      P(21) => DCT_mac_muladd_16cud_U38_n_7,
      P(20) => DCT_mac_muladd_16cud_U38_n_8,
      P(19) => DCT_mac_muladd_16cud_U38_n_9,
      P(18) => DCT_mac_muladd_16cud_U38_n_10,
      P(17) => DCT_mac_muladd_16cud_U38_n_11,
      P(16) => DCT_mac_muladd_16cud_U38_n_12,
      P(15) => DCT_mac_muladd_16cud_U38_n_13,
      P(14) => DCT_mac_muladd_16cud_U38_n_14,
      P(13) => DCT_mac_muladd_16cud_U38_n_15,
      P(12) => DCT_mac_muladd_16cud_U38_n_16,
      P(11) => DCT_mac_muladd_16cud_U38_n_17,
      P(10) => DCT_mac_muladd_16cud_U38_n_18,
      P(9) => DCT_mac_muladd_16cud_U38_n_19,
      P(8) => DCT_mac_muladd_16cud_U38_n_20,
      P(7) => DCT_mac_muladd_16cud_U38_n_21,
      P(6) => DCT_mac_muladd_16cud_U38_n_22,
      P(5) => DCT_mac_muladd_16cud_U38_n_23,
      P(4) => DCT_mac_muladd_16cud_U38_n_24,
      P(3) => DCT_mac_muladd_16cud_U38_n_25,
      P(2) => DCT_mac_muladd_16cud_U38_n_26,
      P(1) => DCT_mac_muladd_16cud_U38_n_27,
      P(0) => DCT_mac_muladd_16cud_U38_n_28,
      S(7) => DCT_mac_muladd_16cud_U38_n_29,
      S(6) => DCT_mac_muladd_16cud_U38_n_30,
      S(5) => DCT_mac_muladd_16cud_U38_n_31,
      S(4) => DCT_mac_muladd_16cud_U38_n_32,
      S(3) => DCT_mac_muladd_16cud_U38_n_33,
      S(2) => DCT_mac_muladd_16cud_U38_n_34,
      S(1) => DCT_mac_muladd_16cud_U38_n_35,
      S(0) => DCT_mac_muladd_16cud_U38_n_36,
      \add_ln52_3_fu_614_p2__84_carry__2\(27 downto 0) => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(27 downto 0)
    );
DCT_mac_muladd_16cud_U42: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_87
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_2(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_9_0(15 downto 0),
      DSP_OUTPUT_INST(7) => DCT_mac_muladd_16cud_U42_n_37,
      DSP_OUTPUT_INST(6) => DCT_mac_muladd_16cud_U42_n_38,
      DSP_OUTPUT_INST(5) => DCT_mac_muladd_16cud_U42_n_39,
      DSP_OUTPUT_INST(4) => DCT_mac_muladd_16cud_U42_n_40,
      DSP_OUTPUT_INST(3) => DCT_mac_muladd_16cud_U42_n_41,
      DSP_OUTPUT_INST(2) => DCT_mac_muladd_16cud_U42_n_42,
      DSP_OUTPUT_INST(1) => DCT_mac_muladd_16cud_U42_n_43,
      DSP_OUTPUT_INST(0) => DCT_mac_muladd_16cud_U42_n_44,
      DSP_OUTPUT_INST_0(7) => DCT_mac_muladd_16cud_U42_n_45,
      DSP_OUTPUT_INST_0(6) => DCT_mac_muladd_16cud_U42_n_46,
      DSP_OUTPUT_INST_0(5) => DCT_mac_muladd_16cud_U42_n_47,
      DSP_OUTPUT_INST_0(4) => DCT_mac_muladd_16cud_U42_n_48,
      DSP_OUTPUT_INST_0(3) => DCT_mac_muladd_16cud_U42_n_49,
      DSP_OUTPUT_INST_0(2) => DCT_mac_muladd_16cud_U42_n_50,
      DSP_OUTPUT_INST_0(1) => DCT_mac_muladd_16cud_U42_n_51,
      DSP_OUTPUT_INST_0(0) => DCT_mac_muladd_16cud_U42_n_52,
      DSP_OUTPUT_INST_1(3) => DCT_mac_muladd_16cud_U42_n_53,
      DSP_OUTPUT_INST_1(2) => DCT_mac_muladd_16cud_U42_n_54,
      DSP_OUTPUT_INST_1(1) => DCT_mac_muladd_16cud_U42_n_55,
      DSP_OUTPUT_INST_1(0) => DCT_mac_muladd_16cud_U42_n_56,
      P(28) => DCT_mac_muladd_16cud_U42_n_0,
      P(27) => DCT_mac_muladd_16cud_U42_n_1,
      P(26) => DCT_mac_muladd_16cud_U42_n_2,
      P(25) => DCT_mac_muladd_16cud_U42_n_3,
      P(24) => DCT_mac_muladd_16cud_U42_n_4,
      P(23) => DCT_mac_muladd_16cud_U42_n_5,
      P(22) => DCT_mac_muladd_16cud_U42_n_6,
      P(21) => DCT_mac_muladd_16cud_U42_n_7,
      P(20) => DCT_mac_muladd_16cud_U42_n_8,
      P(19) => DCT_mac_muladd_16cud_U42_n_9,
      P(18) => DCT_mac_muladd_16cud_U42_n_10,
      P(17) => DCT_mac_muladd_16cud_U42_n_11,
      P(16) => DCT_mac_muladd_16cud_U42_n_12,
      P(15) => DCT_mac_muladd_16cud_U42_n_13,
      P(14) => DCT_mac_muladd_16cud_U42_n_14,
      P(13) => DCT_mac_muladd_16cud_U42_n_15,
      P(12) => DCT_mac_muladd_16cud_U42_n_16,
      P(11) => DCT_mac_muladd_16cud_U42_n_17,
      P(10) => DCT_mac_muladd_16cud_U42_n_18,
      P(9) => DCT_mac_muladd_16cud_U42_n_19,
      P(8) => DCT_mac_muladd_16cud_U42_n_20,
      P(7) => DCT_mac_muladd_16cud_U42_n_21,
      P(6) => DCT_mac_muladd_16cud_U42_n_22,
      P(5) => DCT_mac_muladd_16cud_U42_n_23,
      P(4) => DCT_mac_muladd_16cud_U42_n_24,
      P(3) => DCT_mac_muladd_16cud_U42_n_25,
      P(2) => DCT_mac_muladd_16cud_U42_n_26,
      P(1) => DCT_mac_muladd_16cud_U42_n_27,
      P(0) => DCT_mac_muladd_16cud_U42_n_28,
      S(7) => DCT_mac_muladd_16cud_U42_n_29,
      S(6) => DCT_mac_muladd_16cud_U42_n_30,
      S(5) => DCT_mac_muladd_16cud_U42_n_31,
      S(4) => DCT_mac_muladd_16cud_U42_n_32,
      S(3) => DCT_mac_muladd_16cud_U42_n_33,
      S(2) => DCT_mac_muladd_16cud_U42_n_34,
      S(1) => DCT_mac_muladd_16cud_U42_n_35,
      S(0) => DCT_mac_muladd_16cud_U42_n_36,
      \add_ln52_4_fu_642_p2_carry__2\(27) => DCT_mac_muladd_16qcK_U44_n_0,
      \add_ln52_4_fu_642_p2_carry__2\(26) => DCT_mac_muladd_16qcK_U44_n_1,
      \add_ln52_4_fu_642_p2_carry__2\(25) => DCT_mac_muladd_16qcK_U44_n_2,
      \add_ln52_4_fu_642_p2_carry__2\(24) => DCT_mac_muladd_16qcK_U44_n_3,
      \add_ln52_4_fu_642_p2_carry__2\(23) => DCT_mac_muladd_16qcK_U44_n_4,
      \add_ln52_4_fu_642_p2_carry__2\(22) => DCT_mac_muladd_16qcK_U44_n_5,
      \add_ln52_4_fu_642_p2_carry__2\(21) => DCT_mac_muladd_16qcK_U44_n_6,
      \add_ln52_4_fu_642_p2_carry__2\(20) => DCT_mac_muladd_16qcK_U44_n_7,
      \add_ln52_4_fu_642_p2_carry__2\(19) => DCT_mac_muladd_16qcK_U44_n_8,
      \add_ln52_4_fu_642_p2_carry__2\(18) => DCT_mac_muladd_16qcK_U44_n_9,
      \add_ln52_4_fu_642_p2_carry__2\(17) => DCT_mac_muladd_16qcK_U44_n_10,
      \add_ln52_4_fu_642_p2_carry__2\(16) => DCT_mac_muladd_16qcK_U44_n_11,
      \add_ln52_4_fu_642_p2_carry__2\(15) => DCT_mac_muladd_16qcK_U44_n_12,
      \add_ln52_4_fu_642_p2_carry__2\(14) => DCT_mac_muladd_16qcK_U44_n_13,
      \add_ln52_4_fu_642_p2_carry__2\(13) => DCT_mac_muladd_16qcK_U44_n_14,
      \add_ln52_4_fu_642_p2_carry__2\(12) => DCT_mac_muladd_16qcK_U44_n_15,
      \add_ln52_4_fu_642_p2_carry__2\(11) => DCT_mac_muladd_16qcK_U44_n_16,
      \add_ln52_4_fu_642_p2_carry__2\(10) => DCT_mac_muladd_16qcK_U44_n_17,
      \add_ln52_4_fu_642_p2_carry__2\(9) => DCT_mac_muladd_16qcK_U44_n_18,
      \add_ln52_4_fu_642_p2_carry__2\(8) => DCT_mac_muladd_16qcK_U44_n_19,
      \add_ln52_4_fu_642_p2_carry__2\(7) => DCT_mac_muladd_16qcK_U44_n_20,
      \add_ln52_4_fu_642_p2_carry__2\(6) => DCT_mac_muladd_16qcK_U44_n_21,
      \add_ln52_4_fu_642_p2_carry__2\(5) => DCT_mac_muladd_16qcK_U44_n_22,
      \add_ln52_4_fu_642_p2_carry__2\(4) => DCT_mac_muladd_16qcK_U44_n_23,
      \add_ln52_4_fu_642_p2_carry__2\(3) => DCT_mac_muladd_16qcK_U44_n_24,
      \add_ln52_4_fu_642_p2_carry__2\(2) => DCT_mac_muladd_16qcK_U44_n_25,
      \add_ln52_4_fu_642_p2_carry__2\(1) => DCT_mac_muladd_16qcK_U44_n_26,
      \add_ln52_4_fu_642_p2_carry__2\(0) => DCT_mac_muladd_16qcK_U44_n_27
    );
DCT_mac_muladd_16cud_U46: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_88
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_29_0(15 downto 0),
      DSP_OUTPUT_INST(7) => DCT_mac_muladd_16cud_U46_n_37,
      DSP_OUTPUT_INST(6) => DCT_mac_muladd_16cud_U46_n_38,
      DSP_OUTPUT_INST(5) => DCT_mac_muladd_16cud_U46_n_39,
      DSP_OUTPUT_INST(4) => DCT_mac_muladd_16cud_U46_n_40,
      DSP_OUTPUT_INST(3) => DCT_mac_muladd_16cud_U46_n_41,
      DSP_OUTPUT_INST(2) => DCT_mac_muladd_16cud_U46_n_42,
      DSP_OUTPUT_INST(1) => DCT_mac_muladd_16cud_U46_n_43,
      DSP_OUTPUT_INST(0) => DCT_mac_muladd_16cud_U46_n_44,
      DSP_OUTPUT_INST_0(7) => DCT_mac_muladd_16cud_U46_n_45,
      DSP_OUTPUT_INST_0(6) => DCT_mac_muladd_16cud_U46_n_46,
      DSP_OUTPUT_INST_0(5) => DCT_mac_muladd_16cud_U46_n_47,
      DSP_OUTPUT_INST_0(4) => DCT_mac_muladd_16cud_U46_n_48,
      DSP_OUTPUT_INST_0(3) => DCT_mac_muladd_16cud_U46_n_49,
      DSP_OUTPUT_INST_0(2) => DCT_mac_muladd_16cud_U46_n_50,
      DSP_OUTPUT_INST_0(1) => DCT_mac_muladd_16cud_U46_n_51,
      DSP_OUTPUT_INST_0(0) => DCT_mac_muladd_16cud_U46_n_52,
      DSP_OUTPUT_INST_1(3) => DCT_mac_muladd_16cud_U46_n_53,
      DSP_OUTPUT_INST_1(2) => DCT_mac_muladd_16cud_U46_n_54,
      DSP_OUTPUT_INST_1(1) => DCT_mac_muladd_16cud_U46_n_55,
      DSP_OUTPUT_INST_1(0) => DCT_mac_muladd_16cud_U46_n_56,
      P(28) => DCT_mac_muladd_16cud_U46_n_0,
      P(27) => DCT_mac_muladd_16cud_U46_n_1,
      P(26) => DCT_mac_muladd_16cud_U46_n_2,
      P(25) => DCT_mac_muladd_16cud_U46_n_3,
      P(24) => DCT_mac_muladd_16cud_U46_n_4,
      P(23) => DCT_mac_muladd_16cud_U46_n_5,
      P(22) => DCT_mac_muladd_16cud_U46_n_6,
      P(21) => DCT_mac_muladd_16cud_U46_n_7,
      P(20) => DCT_mac_muladd_16cud_U46_n_8,
      P(19) => DCT_mac_muladd_16cud_U46_n_9,
      P(18) => DCT_mac_muladd_16cud_U46_n_10,
      P(17) => DCT_mac_muladd_16cud_U46_n_11,
      P(16) => DCT_mac_muladd_16cud_U46_n_12,
      P(15) => DCT_mac_muladd_16cud_U46_n_13,
      P(14) => DCT_mac_muladd_16cud_U46_n_14,
      P(13) => DCT_mac_muladd_16cud_U46_n_15,
      P(12) => DCT_mac_muladd_16cud_U46_n_16,
      P(11) => DCT_mac_muladd_16cud_U46_n_17,
      P(10) => DCT_mac_muladd_16cud_U46_n_18,
      P(9) => DCT_mac_muladd_16cud_U46_n_19,
      P(8) => DCT_mac_muladd_16cud_U46_n_20,
      P(7) => DCT_mac_muladd_16cud_U46_n_21,
      P(6) => DCT_mac_muladd_16cud_U46_n_22,
      P(5) => DCT_mac_muladd_16cud_U46_n_23,
      P(4) => DCT_mac_muladd_16cud_U46_n_24,
      P(3) => DCT_mac_muladd_16cud_U46_n_25,
      P(2) => DCT_mac_muladd_16cud_U46_n_26,
      P(1) => DCT_mac_muladd_16cud_U46_n_27,
      P(0) => DCT_mac_muladd_16cud_U46_n_28,
      S(7) => DCT_mac_muladd_16cud_U46_n_29,
      S(6) => DCT_mac_muladd_16cud_U46_n_30,
      S(5) => DCT_mac_muladd_16cud_U46_n_31,
      S(4) => DCT_mac_muladd_16cud_U46_n_32,
      S(3) => DCT_mac_muladd_16cud_U46_n_33,
      S(2) => DCT_mac_muladd_16cud_U46_n_34,
      S(1) => DCT_mac_muladd_16cud_U46_n_35,
      S(0) => DCT_mac_muladd_16cud_U46_n_36,
      \add_ln52_4_fu_642_p2__84_carry__2\(27 downto 0) => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(27 downto 0)
    );
DCT_mac_muladd_16cud_U50: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_89
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_2(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_9_0(15 downto 0),
      DSP_OUTPUT_INST(7) => DCT_mac_muladd_16cud_U50_n_37,
      DSP_OUTPUT_INST(6) => DCT_mac_muladd_16cud_U50_n_38,
      DSP_OUTPUT_INST(5) => DCT_mac_muladd_16cud_U50_n_39,
      DSP_OUTPUT_INST(4) => DCT_mac_muladd_16cud_U50_n_40,
      DSP_OUTPUT_INST(3) => DCT_mac_muladd_16cud_U50_n_41,
      DSP_OUTPUT_INST(2) => DCT_mac_muladd_16cud_U50_n_42,
      DSP_OUTPUT_INST(1) => DCT_mac_muladd_16cud_U50_n_43,
      DSP_OUTPUT_INST(0) => DCT_mac_muladd_16cud_U50_n_44,
      DSP_OUTPUT_INST_0(7) => DCT_mac_muladd_16cud_U50_n_45,
      DSP_OUTPUT_INST_0(6) => DCT_mac_muladd_16cud_U50_n_46,
      DSP_OUTPUT_INST_0(5) => DCT_mac_muladd_16cud_U50_n_47,
      DSP_OUTPUT_INST_0(4) => DCT_mac_muladd_16cud_U50_n_48,
      DSP_OUTPUT_INST_0(3) => DCT_mac_muladd_16cud_U50_n_49,
      DSP_OUTPUT_INST_0(2) => DCT_mac_muladd_16cud_U50_n_50,
      DSP_OUTPUT_INST_0(1) => DCT_mac_muladd_16cud_U50_n_51,
      DSP_OUTPUT_INST_0(0) => DCT_mac_muladd_16cud_U50_n_52,
      DSP_OUTPUT_INST_1(3) => DCT_mac_muladd_16cud_U50_n_53,
      DSP_OUTPUT_INST_1(2) => DCT_mac_muladd_16cud_U50_n_54,
      DSP_OUTPUT_INST_1(1) => DCT_mac_muladd_16cud_U50_n_55,
      DSP_OUTPUT_INST_1(0) => DCT_mac_muladd_16cud_U50_n_56,
      P(28) => DCT_mac_muladd_16cud_U50_n_0,
      P(27) => DCT_mac_muladd_16cud_U50_n_1,
      P(26) => DCT_mac_muladd_16cud_U50_n_2,
      P(25) => DCT_mac_muladd_16cud_U50_n_3,
      P(24) => DCT_mac_muladd_16cud_U50_n_4,
      P(23) => DCT_mac_muladd_16cud_U50_n_5,
      P(22) => DCT_mac_muladd_16cud_U50_n_6,
      P(21) => DCT_mac_muladd_16cud_U50_n_7,
      P(20) => DCT_mac_muladd_16cud_U50_n_8,
      P(19) => DCT_mac_muladd_16cud_U50_n_9,
      P(18) => DCT_mac_muladd_16cud_U50_n_10,
      P(17) => DCT_mac_muladd_16cud_U50_n_11,
      P(16) => DCT_mac_muladd_16cud_U50_n_12,
      P(15) => DCT_mac_muladd_16cud_U50_n_13,
      P(14) => DCT_mac_muladd_16cud_U50_n_14,
      P(13) => DCT_mac_muladd_16cud_U50_n_15,
      P(12) => DCT_mac_muladd_16cud_U50_n_16,
      P(11) => DCT_mac_muladd_16cud_U50_n_17,
      P(10) => DCT_mac_muladd_16cud_U50_n_18,
      P(9) => DCT_mac_muladd_16cud_U50_n_19,
      P(8) => DCT_mac_muladd_16cud_U50_n_20,
      P(7) => DCT_mac_muladd_16cud_U50_n_21,
      P(6) => DCT_mac_muladd_16cud_U50_n_22,
      P(5) => DCT_mac_muladd_16cud_U50_n_23,
      P(4) => DCT_mac_muladd_16cud_U50_n_24,
      P(3) => DCT_mac_muladd_16cud_U50_n_25,
      P(2) => DCT_mac_muladd_16cud_U50_n_26,
      P(1) => DCT_mac_muladd_16cud_U50_n_27,
      P(0) => DCT_mac_muladd_16cud_U50_n_28,
      S(7) => DCT_mac_muladd_16cud_U50_n_29,
      S(6) => DCT_mac_muladd_16cud_U50_n_30,
      S(5) => DCT_mac_muladd_16cud_U50_n_31,
      S(4) => DCT_mac_muladd_16cud_U50_n_32,
      S(3) => DCT_mac_muladd_16cud_U50_n_33,
      S(2) => DCT_mac_muladd_16cud_U50_n_34,
      S(1) => DCT_mac_muladd_16cud_U50_n_35,
      S(0) => DCT_mac_muladd_16cud_U50_n_36,
      \add_ln52_5_fu_670_p2_carry__2\(27) => DCT_mac_muladd_16sc4_U52_n_0,
      \add_ln52_5_fu_670_p2_carry__2\(26) => DCT_mac_muladd_16sc4_U52_n_1,
      \add_ln52_5_fu_670_p2_carry__2\(25) => DCT_mac_muladd_16sc4_U52_n_2,
      \add_ln52_5_fu_670_p2_carry__2\(24) => DCT_mac_muladd_16sc4_U52_n_3,
      \add_ln52_5_fu_670_p2_carry__2\(23) => DCT_mac_muladd_16sc4_U52_n_4,
      \add_ln52_5_fu_670_p2_carry__2\(22) => DCT_mac_muladd_16sc4_U52_n_5,
      \add_ln52_5_fu_670_p2_carry__2\(21) => DCT_mac_muladd_16sc4_U52_n_6,
      \add_ln52_5_fu_670_p2_carry__2\(20) => DCT_mac_muladd_16sc4_U52_n_7,
      \add_ln52_5_fu_670_p2_carry__2\(19) => DCT_mac_muladd_16sc4_U52_n_8,
      \add_ln52_5_fu_670_p2_carry__2\(18) => DCT_mac_muladd_16sc4_U52_n_9,
      \add_ln52_5_fu_670_p2_carry__2\(17) => DCT_mac_muladd_16sc4_U52_n_10,
      \add_ln52_5_fu_670_p2_carry__2\(16) => DCT_mac_muladd_16sc4_U52_n_11,
      \add_ln52_5_fu_670_p2_carry__2\(15) => DCT_mac_muladd_16sc4_U52_n_12,
      \add_ln52_5_fu_670_p2_carry__2\(14) => DCT_mac_muladd_16sc4_U52_n_13,
      \add_ln52_5_fu_670_p2_carry__2\(13) => DCT_mac_muladd_16sc4_U52_n_14,
      \add_ln52_5_fu_670_p2_carry__2\(12) => DCT_mac_muladd_16sc4_U52_n_15,
      \add_ln52_5_fu_670_p2_carry__2\(11) => DCT_mac_muladd_16sc4_U52_n_16,
      \add_ln52_5_fu_670_p2_carry__2\(10) => DCT_mac_muladd_16sc4_U52_n_17,
      \add_ln52_5_fu_670_p2_carry__2\(9) => DCT_mac_muladd_16sc4_U52_n_18,
      \add_ln52_5_fu_670_p2_carry__2\(8) => DCT_mac_muladd_16sc4_U52_n_19,
      \add_ln52_5_fu_670_p2_carry__2\(7) => DCT_mac_muladd_16sc4_U52_n_20,
      \add_ln52_5_fu_670_p2_carry__2\(6) => DCT_mac_muladd_16sc4_U52_n_21,
      \add_ln52_5_fu_670_p2_carry__2\(5) => DCT_mac_muladd_16sc4_U52_n_22,
      \add_ln52_5_fu_670_p2_carry__2\(4) => DCT_mac_muladd_16sc4_U52_n_23,
      \add_ln52_5_fu_670_p2_carry__2\(3) => DCT_mac_muladd_16sc4_U52_n_24,
      \add_ln52_5_fu_670_p2_carry__2\(2) => DCT_mac_muladd_16sc4_U52_n_25,
      \add_ln52_5_fu_670_p2_carry__2\(1) => DCT_mac_muladd_16sc4_U52_n_26,
      \add_ln52_5_fu_670_p2_carry__2\(0) => DCT_mac_muladd_16sc4_U52_n_27
    );
DCT_mac_muladd_16cud_U68: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_90
     port map (
      DI(0) => DCT_mac_muladd_16cud_U68_n_27,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_1(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_57_0(15 downto 0),
      P(26) => DCT_mac_muladd_16cud_U68_n_0,
      P(25) => DCT_mac_muladd_16cud_U68_n_1,
      P(24) => DCT_mac_muladd_16cud_U68_n_2,
      P(23) => DCT_mac_muladd_16cud_U68_n_3,
      P(22) => DCT_mac_muladd_16cud_U68_n_4,
      P(21) => DCT_mac_muladd_16cud_U68_n_5,
      P(20) => DCT_mac_muladd_16cud_U68_n_6,
      P(19) => DCT_mac_muladd_16cud_U68_n_7,
      P(18) => DCT_mac_muladd_16cud_U68_n_8,
      P(17) => DCT_mac_muladd_16cud_U68_n_9,
      P(16) => DCT_mac_muladd_16cud_U68_n_10,
      P(15) => DCT_mac_muladd_16cud_U68_n_11,
      P(14) => DCT_mac_muladd_16cud_U68_n_12,
      P(13) => DCT_mac_muladd_16cud_U68_n_13,
      P(12) => DCT_mac_muladd_16cud_U68_n_14,
      P(11) => DCT_mac_muladd_16cud_U68_n_15,
      P(10) => DCT_mac_muladd_16cud_U68_n_16,
      P(9) => DCT_mac_muladd_16cud_U68_n_17,
      P(8) => DCT_mac_muladd_16cud_U68_n_18,
      P(7) => DCT_mac_muladd_16cud_U68_n_19,
      P(6) => DCT_mac_muladd_16cud_U68_n_20,
      P(5) => DCT_mac_muladd_16cud_U68_n_21,
      P(4) => DCT_mac_muladd_16cud_U68_n_22,
      P(3) => DCT_mac_muladd_16cud_U68_n_23,
      P(2) => DCT_mac_muladd_16cud_U68_n_24,
      P(1) => DCT_mac_muladd_16cud_U68_n_25,
      P(0) => DCT_mac_muladd_16cud_U68_n_26,
      S(1) => DCT_mac_muladd_16cud_U68_n_28,
      S(0) => DCT_mac_muladd_16cud_U68_n_29,
      \add_ln52_7_fu_734_p2_carry__2\(0) => DCT_mac_muladd_16fYi_U66_n_0
    );
DCT_mac_muladd_16cud_U70: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16cud_91
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_29_0(15 downto 0),
      DSP_OUTPUT_INST(7) => DCT_mac_muladd_16cud_U70_n_37,
      DSP_OUTPUT_INST(6) => DCT_mac_muladd_16cud_U70_n_38,
      DSP_OUTPUT_INST(5) => DCT_mac_muladd_16cud_U70_n_39,
      DSP_OUTPUT_INST(4) => DCT_mac_muladd_16cud_U70_n_40,
      DSP_OUTPUT_INST(3) => DCT_mac_muladd_16cud_U70_n_41,
      DSP_OUTPUT_INST(2) => DCT_mac_muladd_16cud_U70_n_42,
      DSP_OUTPUT_INST(1) => DCT_mac_muladd_16cud_U70_n_43,
      DSP_OUTPUT_INST(0) => DCT_mac_muladd_16cud_U70_n_44,
      DSP_OUTPUT_INST_0(7) => DCT_mac_muladd_16cud_U70_n_45,
      DSP_OUTPUT_INST_0(6) => DCT_mac_muladd_16cud_U70_n_46,
      DSP_OUTPUT_INST_0(5) => DCT_mac_muladd_16cud_U70_n_47,
      DSP_OUTPUT_INST_0(4) => DCT_mac_muladd_16cud_U70_n_48,
      DSP_OUTPUT_INST_0(3) => DCT_mac_muladd_16cud_U70_n_49,
      DSP_OUTPUT_INST_0(2) => DCT_mac_muladd_16cud_U70_n_50,
      DSP_OUTPUT_INST_0(1) => DCT_mac_muladd_16cud_U70_n_51,
      DSP_OUTPUT_INST_0(0) => DCT_mac_muladd_16cud_U70_n_52,
      DSP_OUTPUT_INST_1(2) => DCT_mac_muladd_16cud_U70_n_53,
      DSP_OUTPUT_INST_1(1) => DCT_mac_muladd_16cud_U70_n_54,
      DSP_OUTPUT_INST_1(0) => DCT_mac_muladd_16cud_U70_n_55,
      P(28) => DCT_mac_muladd_16cud_U70_n_0,
      P(27) => DCT_mac_muladd_16cud_U70_n_1,
      P(26) => DCT_mac_muladd_16cud_U70_n_2,
      P(25) => DCT_mac_muladd_16cud_U70_n_3,
      P(24) => DCT_mac_muladd_16cud_U70_n_4,
      P(23) => DCT_mac_muladd_16cud_U70_n_5,
      P(22) => DCT_mac_muladd_16cud_U70_n_6,
      P(21) => DCT_mac_muladd_16cud_U70_n_7,
      P(20) => DCT_mac_muladd_16cud_U70_n_8,
      P(19) => DCT_mac_muladd_16cud_U70_n_9,
      P(18) => DCT_mac_muladd_16cud_U70_n_10,
      P(17) => DCT_mac_muladd_16cud_U70_n_11,
      P(16) => DCT_mac_muladd_16cud_U70_n_12,
      P(15) => DCT_mac_muladd_16cud_U70_n_13,
      P(14) => DCT_mac_muladd_16cud_U70_n_14,
      P(13) => DCT_mac_muladd_16cud_U70_n_15,
      P(12) => DCT_mac_muladd_16cud_U70_n_16,
      P(11) => DCT_mac_muladd_16cud_U70_n_17,
      P(10) => DCT_mac_muladd_16cud_U70_n_18,
      P(9) => DCT_mac_muladd_16cud_U70_n_19,
      P(8) => DCT_mac_muladd_16cud_U70_n_20,
      P(7) => DCT_mac_muladd_16cud_U70_n_21,
      P(6) => DCT_mac_muladd_16cud_U70_n_22,
      P(5) => DCT_mac_muladd_16cud_U70_n_23,
      P(4) => DCT_mac_muladd_16cud_U70_n_24,
      P(3) => DCT_mac_muladd_16cud_U70_n_25,
      P(2) => DCT_mac_muladd_16cud_U70_n_26,
      P(1) => DCT_mac_muladd_16cud_U70_n_27,
      P(0) => DCT_mac_muladd_16cud_U70_n_28,
      S(7) => DCT_mac_muladd_16cud_U70_n_29,
      S(6) => DCT_mac_muladd_16cud_U70_n_30,
      S(5) => DCT_mac_muladd_16cud_U70_n_31,
      S(4) => DCT_mac_muladd_16cud_U70_n_32,
      S(3) => DCT_mac_muladd_16cud_U70_n_33,
      S(2) => DCT_mac_muladd_16cud_U70_n_34,
      S(1) => DCT_mac_muladd_16cud_U70_n_35,
      S(0) => DCT_mac_muladd_16cud_U70_n_36,
      \add_ln52_7_fu_734_p2__84_carry__2\(26 downto 0) => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(26 downto 0)
    );
DCT_mac_muladd_16fYi_U21: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_92
     port map (
      DSP_ALU_INST(15 downto 0) => p_i_57_0(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_1(15 downto 0),
      P(27) => DCT_mac_muladd_16fYi_U21_n_0,
      P(26) => DCT_mac_muladd_16fYi_U21_n_1,
      P(25) => DCT_mac_muladd_16fYi_U21_n_2,
      P(24) => DCT_mac_muladd_16fYi_U21_n_3,
      P(23) => DCT_mac_muladd_16fYi_U21_n_4,
      P(22) => DCT_mac_muladd_16fYi_U21_n_5,
      P(21) => DCT_mac_muladd_16fYi_U21_n_6,
      P(20) => DCT_mac_muladd_16fYi_U21_n_7,
      P(19) => DCT_mac_muladd_16fYi_U21_n_8,
      P(18) => DCT_mac_muladd_16fYi_U21_n_9,
      P(17) => DCT_mac_muladd_16fYi_U21_n_10,
      P(16) => DCT_mac_muladd_16fYi_U21_n_11,
      P(15) => DCT_mac_muladd_16fYi_U21_n_12,
      P(14) => DCT_mac_muladd_16fYi_U21_n_13,
      P(13) => DCT_mac_muladd_16fYi_U21_n_14,
      P(12) => DCT_mac_muladd_16fYi_U21_n_15,
      P(11) => DCT_mac_muladd_16fYi_U21_n_16,
      P(10) => DCT_mac_muladd_16fYi_U21_n_17,
      P(9) => DCT_mac_muladd_16fYi_U21_n_18,
      P(8) => DCT_mac_muladd_16fYi_U21_n_19,
      P(7) => DCT_mac_muladd_16fYi_U21_n_20,
      P(6) => DCT_mac_muladd_16fYi_U21_n_21,
      P(5) => DCT_mac_muladd_16fYi_U21_n_22,
      P(4) => DCT_mac_muladd_16fYi_U21_n_23,
      P(3) => DCT_mac_muladd_16fYi_U21_n_24,
      P(2) => DCT_mac_muladd_16fYi_U21_n_25,
      P(1) => DCT_mac_muladd_16fYi_U21_n_26,
      P(0) => DCT_mac_muladd_16fYi_U21_n_27,
      S(1) => DCT_mac_muladd_16fYi_U21_n_28,
      S(0) => DCT_mac_muladd_16fYi_U21_n_29,
      \add_ln52_1_fu_558_p2_carry__2\(1) => DCT_mac_muladd_16cud_U18_n_0,
      \add_ln52_1_fu_558_p2_carry__2\(0) => DCT_mac_muladd_16cud_U18_n_1
    );
DCT_mac_muladd_16fYi_U66: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16fYi_93
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_2(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_9_0(15 downto 0),
      DSP_OUTPUT_INST(7) => DCT_mac_muladd_16fYi_U66_n_36,
      DSP_OUTPUT_INST(6) => DCT_mac_muladd_16fYi_U66_n_37,
      DSP_OUTPUT_INST(5) => DCT_mac_muladd_16fYi_U66_n_38,
      DSP_OUTPUT_INST(4) => DCT_mac_muladd_16fYi_U66_n_39,
      DSP_OUTPUT_INST(3) => DCT_mac_muladd_16fYi_U66_n_40,
      DSP_OUTPUT_INST(2) => DCT_mac_muladd_16fYi_U66_n_41,
      DSP_OUTPUT_INST(1) => DCT_mac_muladd_16fYi_U66_n_42,
      DSP_OUTPUT_INST(0) => DCT_mac_muladd_16fYi_U66_n_43,
      DSP_OUTPUT_INST_0(7) => DCT_mac_muladd_16fYi_U66_n_44,
      DSP_OUTPUT_INST_0(6) => DCT_mac_muladd_16fYi_U66_n_45,
      DSP_OUTPUT_INST_0(5) => DCT_mac_muladd_16fYi_U66_n_46,
      DSP_OUTPUT_INST_0(4) => DCT_mac_muladd_16fYi_U66_n_47,
      DSP_OUTPUT_INST_0(3) => DCT_mac_muladd_16fYi_U66_n_48,
      DSP_OUTPUT_INST_0(2) => DCT_mac_muladd_16fYi_U66_n_49,
      DSP_OUTPUT_INST_0(1) => DCT_mac_muladd_16fYi_U66_n_50,
      DSP_OUTPUT_INST_0(0) => DCT_mac_muladd_16fYi_U66_n_51,
      DSP_OUTPUT_INST_1(2) => DCT_mac_muladd_16fYi_U66_n_52,
      DSP_OUTPUT_INST_1(1) => DCT_mac_muladd_16fYi_U66_n_53,
      DSP_OUTPUT_INST_1(0) => DCT_mac_muladd_16fYi_U66_n_54,
      P(27) => DCT_mac_muladd_16fYi_U66_n_0,
      P(26) => DCT_mac_muladd_16fYi_U66_n_1,
      P(25) => DCT_mac_muladd_16fYi_U66_n_2,
      P(24) => DCT_mac_muladd_16fYi_U66_n_3,
      P(23) => DCT_mac_muladd_16fYi_U66_n_4,
      P(22) => DCT_mac_muladd_16fYi_U66_n_5,
      P(21) => DCT_mac_muladd_16fYi_U66_n_6,
      P(20) => DCT_mac_muladd_16fYi_U66_n_7,
      P(19) => DCT_mac_muladd_16fYi_U66_n_8,
      P(18) => DCT_mac_muladd_16fYi_U66_n_9,
      P(17) => DCT_mac_muladd_16fYi_U66_n_10,
      P(16) => DCT_mac_muladd_16fYi_U66_n_11,
      P(15) => DCT_mac_muladd_16fYi_U66_n_12,
      P(14) => DCT_mac_muladd_16fYi_U66_n_13,
      P(13) => DCT_mac_muladd_16fYi_U66_n_14,
      P(12) => DCT_mac_muladd_16fYi_U66_n_15,
      P(11) => DCT_mac_muladd_16fYi_U66_n_16,
      P(10) => DCT_mac_muladd_16fYi_U66_n_17,
      P(9) => DCT_mac_muladd_16fYi_U66_n_18,
      P(8) => DCT_mac_muladd_16fYi_U66_n_19,
      P(7) => DCT_mac_muladd_16fYi_U66_n_20,
      P(6) => DCT_mac_muladd_16fYi_U66_n_21,
      P(5) => DCT_mac_muladd_16fYi_U66_n_22,
      P(4) => DCT_mac_muladd_16fYi_U66_n_23,
      P(3) => DCT_mac_muladd_16fYi_U66_n_24,
      P(2) => DCT_mac_muladd_16fYi_U66_n_25,
      P(1) => DCT_mac_muladd_16fYi_U66_n_26,
      P(0) => DCT_mac_muladd_16fYi_U66_n_27,
      S(7) => DCT_mac_muladd_16fYi_U66_n_28,
      S(6) => DCT_mac_muladd_16fYi_U66_n_29,
      S(5) => DCT_mac_muladd_16fYi_U66_n_30,
      S(4) => DCT_mac_muladd_16fYi_U66_n_31,
      S(3) => DCT_mac_muladd_16fYi_U66_n_32,
      S(2) => DCT_mac_muladd_16fYi_U66_n_33,
      S(1) => DCT_mac_muladd_16fYi_U66_n_34,
      S(0) => DCT_mac_muladd_16fYi_U66_n_35,
      \add_ln52_7_fu_734_p2_carry__2\(26) => DCT_mac_muladd_16cud_U68_n_0,
      \add_ln52_7_fu_734_p2_carry__2\(25) => DCT_mac_muladd_16cud_U68_n_1,
      \add_ln52_7_fu_734_p2_carry__2\(24) => DCT_mac_muladd_16cud_U68_n_2,
      \add_ln52_7_fu_734_p2_carry__2\(23) => DCT_mac_muladd_16cud_U68_n_3,
      \add_ln52_7_fu_734_p2_carry__2\(22) => DCT_mac_muladd_16cud_U68_n_4,
      \add_ln52_7_fu_734_p2_carry__2\(21) => DCT_mac_muladd_16cud_U68_n_5,
      \add_ln52_7_fu_734_p2_carry__2\(20) => DCT_mac_muladd_16cud_U68_n_6,
      \add_ln52_7_fu_734_p2_carry__2\(19) => DCT_mac_muladd_16cud_U68_n_7,
      \add_ln52_7_fu_734_p2_carry__2\(18) => DCT_mac_muladd_16cud_U68_n_8,
      \add_ln52_7_fu_734_p2_carry__2\(17) => DCT_mac_muladd_16cud_U68_n_9,
      \add_ln52_7_fu_734_p2_carry__2\(16) => DCT_mac_muladd_16cud_U68_n_10,
      \add_ln52_7_fu_734_p2_carry__2\(15) => DCT_mac_muladd_16cud_U68_n_11,
      \add_ln52_7_fu_734_p2_carry__2\(14) => DCT_mac_muladd_16cud_U68_n_12,
      \add_ln52_7_fu_734_p2_carry__2\(13) => DCT_mac_muladd_16cud_U68_n_13,
      \add_ln52_7_fu_734_p2_carry__2\(12) => DCT_mac_muladd_16cud_U68_n_14,
      \add_ln52_7_fu_734_p2_carry__2\(11) => DCT_mac_muladd_16cud_U68_n_15,
      \add_ln52_7_fu_734_p2_carry__2\(10) => DCT_mac_muladd_16cud_U68_n_16,
      \add_ln52_7_fu_734_p2_carry__2\(9) => DCT_mac_muladd_16cud_U68_n_17,
      \add_ln52_7_fu_734_p2_carry__2\(8) => DCT_mac_muladd_16cud_U68_n_18,
      \add_ln52_7_fu_734_p2_carry__2\(7) => DCT_mac_muladd_16cud_U68_n_19,
      \add_ln52_7_fu_734_p2_carry__2\(6) => DCT_mac_muladd_16cud_U68_n_20,
      \add_ln52_7_fu_734_p2_carry__2\(5) => DCT_mac_muladd_16cud_U68_n_21,
      \add_ln52_7_fu_734_p2_carry__2\(4) => DCT_mac_muladd_16cud_U68_n_22,
      \add_ln52_7_fu_734_p2_carry__2\(3) => DCT_mac_muladd_16cud_U68_n_23,
      \add_ln52_7_fu_734_p2_carry__2\(2) => DCT_mac_muladd_16cud_U68_n_24,
      \add_ln52_7_fu_734_p2_carry__2\(1) => DCT_mac_muladd_16cud_U68_n_25,
      \add_ln52_7_fu_734_p2_carry__2\(0) => DCT_mac_muladd_16cud_U68_n_26
    );
DCT_mac_muladd_16g8j_U22: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16g8j_94
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_29_0(15 downto 0),
      DSP_OUTPUT_INST(7) => DCT_mac_muladd_16g8j_U22_n_36,
      DSP_OUTPUT_INST(6) => DCT_mac_muladd_16g8j_U22_n_37,
      DSP_OUTPUT_INST(5) => DCT_mac_muladd_16g8j_U22_n_38,
      DSP_OUTPUT_INST(4) => DCT_mac_muladd_16g8j_U22_n_39,
      DSP_OUTPUT_INST(3) => DCT_mac_muladd_16g8j_U22_n_40,
      DSP_OUTPUT_INST(2) => DCT_mac_muladd_16g8j_U22_n_41,
      DSP_OUTPUT_INST(1) => DCT_mac_muladd_16g8j_U22_n_42,
      DSP_OUTPUT_INST(0) => DCT_mac_muladd_16g8j_U22_n_43,
      DSP_OUTPUT_INST_0(7) => DCT_mac_muladd_16g8j_U22_n_44,
      DSP_OUTPUT_INST_0(6) => DCT_mac_muladd_16g8j_U22_n_45,
      DSP_OUTPUT_INST_0(5) => DCT_mac_muladd_16g8j_U22_n_46,
      DSP_OUTPUT_INST_0(4) => DCT_mac_muladd_16g8j_U22_n_47,
      DSP_OUTPUT_INST_0(3) => DCT_mac_muladd_16g8j_U22_n_48,
      DSP_OUTPUT_INST_0(2) => DCT_mac_muladd_16g8j_U22_n_49,
      DSP_OUTPUT_INST_0(1) => DCT_mac_muladd_16g8j_U22_n_50,
      DSP_OUTPUT_INST_0(0) => DCT_mac_muladd_16g8j_U22_n_51,
      DSP_OUTPUT_INST_1(2) => DCT_mac_muladd_16g8j_U22_n_52,
      DSP_OUTPUT_INST_1(1) => DCT_mac_muladd_16g8j_U22_n_53,
      DSP_OUTPUT_INST_1(0) => DCT_mac_muladd_16g8j_U22_n_54,
      P(27) => DCT_mac_muladd_16g8j_U22_n_0,
      P(26) => DCT_mac_muladd_16g8j_U22_n_1,
      P(25) => DCT_mac_muladd_16g8j_U22_n_2,
      P(24) => DCT_mac_muladd_16g8j_U22_n_3,
      P(23) => DCT_mac_muladd_16g8j_U22_n_4,
      P(22) => DCT_mac_muladd_16g8j_U22_n_5,
      P(21) => DCT_mac_muladd_16g8j_U22_n_6,
      P(20) => DCT_mac_muladd_16g8j_U22_n_7,
      P(19) => DCT_mac_muladd_16g8j_U22_n_8,
      P(18) => DCT_mac_muladd_16g8j_U22_n_9,
      P(17) => DCT_mac_muladd_16g8j_U22_n_10,
      P(16) => DCT_mac_muladd_16g8j_U22_n_11,
      P(15) => DCT_mac_muladd_16g8j_U22_n_12,
      P(14) => DCT_mac_muladd_16g8j_U22_n_13,
      P(13) => DCT_mac_muladd_16g8j_U22_n_14,
      P(12) => DCT_mac_muladd_16g8j_U22_n_15,
      P(11) => DCT_mac_muladd_16g8j_U22_n_16,
      P(10) => DCT_mac_muladd_16g8j_U22_n_17,
      P(9) => DCT_mac_muladd_16g8j_U22_n_18,
      P(8) => DCT_mac_muladd_16g8j_U22_n_19,
      P(7) => DCT_mac_muladd_16g8j_U22_n_20,
      P(6) => DCT_mac_muladd_16g8j_U22_n_21,
      P(5) => DCT_mac_muladd_16g8j_U22_n_22,
      P(4) => DCT_mac_muladd_16g8j_U22_n_23,
      P(3) => DCT_mac_muladd_16g8j_U22_n_24,
      P(2) => DCT_mac_muladd_16g8j_U22_n_25,
      P(1) => DCT_mac_muladd_16g8j_U22_n_26,
      P(0) => DCT_mac_muladd_16g8j_U22_n_27,
      S(7) => DCT_mac_muladd_16g8j_U22_n_28,
      S(6) => DCT_mac_muladd_16g8j_U22_n_29,
      S(5) => DCT_mac_muladd_16g8j_U22_n_30,
      S(4) => DCT_mac_muladd_16g8j_U22_n_31,
      S(3) => DCT_mac_muladd_16g8j_U22_n_32,
      S(2) => DCT_mac_muladd_16g8j_U22_n_33,
      S(1) => DCT_mac_muladd_16g8j_U22_n_34,
      S(0) => DCT_mac_muladd_16g8j_U22_n_35,
      \add_ln52_1_fu_558_p2__84_carry__2\(26 downto 0) => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(26 downto 0)
    );
DCT_mac_muladd_16ibs_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_95
     port map (
      DI(0) => DCT_mac_muladd_16ibs_U24_n_27,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(27 downto 0) => \DCT_mac_muladd_16jbC_DSP48_8_U/p__0\(27 downto 0),
      P(26 downto 0) => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0\(26 downto 0),
      S(1) => DCT_mac_muladd_16ibs_U24_n_28,
      S(0) => DCT_mac_muladd_16ibs_U24_n_29,
      \add_ln52_1_fu_558_p2__84_carry__2\(0) => DCT_mac_muladd_16g8j_U22_n_0
    );
DCT_mac_muladd_16ibs_U48: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ibs_96
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(27 downto 0) => \DCT_mac_muladd_16ocq_DSP48_13_U/p__0_3\(27 downto 0),
      P(27 downto 0) => \DCT_mac_muladd_16ibs_DSP48_7_U/p__0_0\(27 downto 0),
      S(0) => DCT_mac_muladd_16ibs_U48_n_28,
      \add_ln52_4_fu_642_p2__84_carry__2\(0) => DCT_mac_muladd_16cud_U46_n_0
    );
DCT_mac_muladd_16jbC_U25: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_97
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(27 downto 0) => \DCT_mac_muladd_16jbC_DSP48_8_U/p__0\(27 downto 0)
    );
DCT_mac_muladd_16jbC_U41: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_98
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(27 downto 0) => \DCT_mac_muladd_16jbC_DSP48_8_U/p__0_1\(27 downto 0)
    );
DCT_mac_muladd_16jbC_U57: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16jbC_99
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(27 downto 0) => \DCT_mac_muladd_16jbC_DSP48_8_U/p__0_2\(27 downto 0)
    );
DCT_mac_muladd_16kbM_U27: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_100
     port map (
      DSP_ALU_INST(15 downto 0) => p_i_9_0(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_2(15 downto 0),
      DSP_OUTPUT_INST(7) => DCT_mac_muladd_16kbM_U27_n_37,
      DSP_OUTPUT_INST(6) => DCT_mac_muladd_16kbM_U27_n_38,
      DSP_OUTPUT_INST(5) => DCT_mac_muladd_16kbM_U27_n_39,
      DSP_OUTPUT_INST(4) => DCT_mac_muladd_16kbM_U27_n_40,
      DSP_OUTPUT_INST(3) => DCT_mac_muladd_16kbM_U27_n_41,
      DSP_OUTPUT_INST(2) => DCT_mac_muladd_16kbM_U27_n_42,
      DSP_OUTPUT_INST(1) => DCT_mac_muladd_16kbM_U27_n_43,
      DSP_OUTPUT_INST(0) => DCT_mac_muladd_16kbM_U27_n_44,
      DSP_OUTPUT_INST_0(7) => DCT_mac_muladd_16kbM_U27_n_45,
      DSP_OUTPUT_INST_0(6) => DCT_mac_muladd_16kbM_U27_n_46,
      DSP_OUTPUT_INST_0(5) => DCT_mac_muladd_16kbM_U27_n_47,
      DSP_OUTPUT_INST_0(4) => DCT_mac_muladd_16kbM_U27_n_48,
      DSP_OUTPUT_INST_0(3) => DCT_mac_muladd_16kbM_U27_n_49,
      DSP_OUTPUT_INST_0(2) => DCT_mac_muladd_16kbM_U27_n_50,
      DSP_OUTPUT_INST_0(1) => DCT_mac_muladd_16kbM_U27_n_51,
      DSP_OUTPUT_INST_0(0) => DCT_mac_muladd_16kbM_U27_n_52,
      DSP_OUTPUT_INST_1(3) => DCT_mac_muladd_16kbM_U27_n_53,
      DSP_OUTPUT_INST_1(2) => DCT_mac_muladd_16kbM_U27_n_54,
      DSP_OUTPUT_INST_1(1) => DCT_mac_muladd_16kbM_U27_n_55,
      DSP_OUTPUT_INST_1(0) => DCT_mac_muladd_16kbM_U27_n_56,
      P(28) => DCT_mac_muladd_16kbM_U27_n_0,
      P(27) => DCT_mac_muladd_16kbM_U27_n_1,
      P(26) => DCT_mac_muladd_16kbM_U27_n_2,
      P(25) => DCT_mac_muladd_16kbM_U27_n_3,
      P(24) => DCT_mac_muladd_16kbM_U27_n_4,
      P(23) => DCT_mac_muladd_16kbM_U27_n_5,
      P(22) => DCT_mac_muladd_16kbM_U27_n_6,
      P(21) => DCT_mac_muladd_16kbM_U27_n_7,
      P(20) => DCT_mac_muladd_16kbM_U27_n_8,
      P(19) => DCT_mac_muladd_16kbM_U27_n_9,
      P(18) => DCT_mac_muladd_16kbM_U27_n_10,
      P(17) => DCT_mac_muladd_16kbM_U27_n_11,
      P(16) => DCT_mac_muladd_16kbM_U27_n_12,
      P(15) => DCT_mac_muladd_16kbM_U27_n_13,
      P(14) => DCT_mac_muladd_16kbM_U27_n_14,
      P(13) => DCT_mac_muladd_16kbM_U27_n_15,
      P(12) => DCT_mac_muladd_16kbM_U27_n_16,
      P(11) => DCT_mac_muladd_16kbM_U27_n_17,
      P(10) => DCT_mac_muladd_16kbM_U27_n_18,
      P(9) => DCT_mac_muladd_16kbM_U27_n_19,
      P(8) => DCT_mac_muladd_16kbM_U27_n_20,
      P(7) => DCT_mac_muladd_16kbM_U27_n_21,
      P(6) => DCT_mac_muladd_16kbM_U27_n_22,
      P(5) => DCT_mac_muladd_16kbM_U27_n_23,
      P(4) => DCT_mac_muladd_16kbM_U27_n_24,
      P(3) => DCT_mac_muladd_16kbM_U27_n_25,
      P(2) => DCT_mac_muladd_16kbM_U27_n_26,
      P(1) => DCT_mac_muladd_16kbM_U27_n_27,
      P(0) => DCT_mac_muladd_16kbM_U27_n_28,
      S(7) => DCT_mac_muladd_16kbM_U27_n_29,
      S(6) => DCT_mac_muladd_16kbM_U27_n_30,
      S(5) => DCT_mac_muladd_16kbM_U27_n_31,
      S(4) => DCT_mac_muladd_16kbM_U27_n_32,
      S(3) => DCT_mac_muladd_16kbM_U27_n_33,
      S(2) => DCT_mac_muladd_16kbM_U27_n_34,
      S(1) => DCT_mac_muladd_16kbM_U27_n_35,
      S(0) => DCT_mac_muladd_16kbM_U27_n_36,
      \add_ln52_2_fu_586_p2_carry__2\(27) => DCT_mac_muladd_16lbW_U28_n_0,
      \add_ln52_2_fu_586_p2_carry__2\(26) => DCT_mac_muladd_16lbW_U28_n_1,
      \add_ln52_2_fu_586_p2_carry__2\(25) => DCT_mac_muladd_16lbW_U28_n_2,
      \add_ln52_2_fu_586_p2_carry__2\(24) => DCT_mac_muladd_16lbW_U28_n_3,
      \add_ln52_2_fu_586_p2_carry__2\(23) => DCT_mac_muladd_16lbW_U28_n_4,
      \add_ln52_2_fu_586_p2_carry__2\(22) => DCT_mac_muladd_16lbW_U28_n_5,
      \add_ln52_2_fu_586_p2_carry__2\(21) => DCT_mac_muladd_16lbW_U28_n_6,
      \add_ln52_2_fu_586_p2_carry__2\(20) => DCT_mac_muladd_16lbW_U28_n_7,
      \add_ln52_2_fu_586_p2_carry__2\(19) => DCT_mac_muladd_16lbW_U28_n_8,
      \add_ln52_2_fu_586_p2_carry__2\(18) => DCT_mac_muladd_16lbW_U28_n_9,
      \add_ln52_2_fu_586_p2_carry__2\(17) => DCT_mac_muladd_16lbW_U28_n_10,
      \add_ln52_2_fu_586_p2_carry__2\(16) => DCT_mac_muladd_16lbW_U28_n_11,
      \add_ln52_2_fu_586_p2_carry__2\(15) => DCT_mac_muladd_16lbW_U28_n_12,
      \add_ln52_2_fu_586_p2_carry__2\(14) => DCT_mac_muladd_16lbW_U28_n_13,
      \add_ln52_2_fu_586_p2_carry__2\(13) => DCT_mac_muladd_16lbW_U28_n_14,
      \add_ln52_2_fu_586_p2_carry__2\(12) => DCT_mac_muladd_16lbW_U28_n_15,
      \add_ln52_2_fu_586_p2_carry__2\(11) => DCT_mac_muladd_16lbW_U28_n_16,
      \add_ln52_2_fu_586_p2_carry__2\(10) => DCT_mac_muladd_16lbW_U28_n_17,
      \add_ln52_2_fu_586_p2_carry__2\(9) => DCT_mac_muladd_16lbW_U28_n_18,
      \add_ln52_2_fu_586_p2_carry__2\(8) => DCT_mac_muladd_16lbW_U28_n_19,
      \add_ln52_2_fu_586_p2_carry__2\(7) => DCT_mac_muladd_16lbW_U28_n_20,
      \add_ln52_2_fu_586_p2_carry__2\(6) => DCT_mac_muladd_16lbW_U28_n_21,
      \add_ln52_2_fu_586_p2_carry__2\(5) => DCT_mac_muladd_16lbW_U28_n_22,
      \add_ln52_2_fu_586_p2_carry__2\(4) => DCT_mac_muladd_16lbW_U28_n_23,
      \add_ln52_2_fu_586_p2_carry__2\(3) => DCT_mac_muladd_16lbW_U28_n_24,
      \add_ln52_2_fu_586_p2_carry__2\(2) => DCT_mac_muladd_16lbW_U28_n_25,
      \add_ln52_2_fu_586_p2_carry__2\(1) => DCT_mac_muladd_16lbW_U28_n_26,
      \add_ln52_2_fu_586_p2_carry__2\(0) => DCT_mac_muladd_16lbW_U28_n_27
    );
DCT_mac_muladd_16kbM_U58: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16kbM_101
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_2(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_9_0(15 downto 0),
      DSP_OUTPUT_INST(7) => DCT_mac_muladd_16kbM_U58_n_37,
      DSP_OUTPUT_INST(6) => DCT_mac_muladd_16kbM_U58_n_38,
      DSP_OUTPUT_INST(5) => DCT_mac_muladd_16kbM_U58_n_39,
      DSP_OUTPUT_INST(4) => DCT_mac_muladd_16kbM_U58_n_40,
      DSP_OUTPUT_INST(3) => DCT_mac_muladd_16kbM_U58_n_41,
      DSP_OUTPUT_INST(2) => DCT_mac_muladd_16kbM_U58_n_42,
      DSP_OUTPUT_INST(1) => DCT_mac_muladd_16kbM_U58_n_43,
      DSP_OUTPUT_INST(0) => DCT_mac_muladd_16kbM_U58_n_44,
      DSP_OUTPUT_INST_0(7) => DCT_mac_muladd_16kbM_U58_n_45,
      DSP_OUTPUT_INST_0(6) => DCT_mac_muladd_16kbM_U58_n_46,
      DSP_OUTPUT_INST_0(5) => DCT_mac_muladd_16kbM_U58_n_47,
      DSP_OUTPUT_INST_0(4) => DCT_mac_muladd_16kbM_U58_n_48,
      DSP_OUTPUT_INST_0(3) => DCT_mac_muladd_16kbM_U58_n_49,
      DSP_OUTPUT_INST_0(2) => DCT_mac_muladd_16kbM_U58_n_50,
      DSP_OUTPUT_INST_0(1) => DCT_mac_muladd_16kbM_U58_n_51,
      DSP_OUTPUT_INST_0(0) => DCT_mac_muladd_16kbM_U58_n_52,
      DSP_OUTPUT_INST_1(3) => DCT_mac_muladd_16kbM_U58_n_53,
      DSP_OUTPUT_INST_1(2) => DCT_mac_muladd_16kbM_U58_n_54,
      DSP_OUTPUT_INST_1(1) => DCT_mac_muladd_16kbM_U58_n_55,
      DSP_OUTPUT_INST_1(0) => DCT_mac_muladd_16kbM_U58_n_56,
      P(28) => DCT_mac_muladd_16kbM_U58_n_0,
      P(27) => DCT_mac_muladd_16kbM_U58_n_1,
      P(26) => DCT_mac_muladd_16kbM_U58_n_2,
      P(25) => DCT_mac_muladd_16kbM_U58_n_3,
      P(24) => DCT_mac_muladd_16kbM_U58_n_4,
      P(23) => DCT_mac_muladd_16kbM_U58_n_5,
      P(22) => DCT_mac_muladd_16kbM_U58_n_6,
      P(21) => DCT_mac_muladd_16kbM_U58_n_7,
      P(20) => DCT_mac_muladd_16kbM_U58_n_8,
      P(19) => DCT_mac_muladd_16kbM_U58_n_9,
      P(18) => DCT_mac_muladd_16kbM_U58_n_10,
      P(17) => DCT_mac_muladd_16kbM_U58_n_11,
      P(16) => DCT_mac_muladd_16kbM_U58_n_12,
      P(15) => DCT_mac_muladd_16kbM_U58_n_13,
      P(14) => DCT_mac_muladd_16kbM_U58_n_14,
      P(13) => DCT_mac_muladd_16kbM_U58_n_15,
      P(12) => DCT_mac_muladd_16kbM_U58_n_16,
      P(11) => DCT_mac_muladd_16kbM_U58_n_17,
      P(10) => DCT_mac_muladd_16kbM_U58_n_18,
      P(9) => DCT_mac_muladd_16kbM_U58_n_19,
      P(8) => DCT_mac_muladd_16kbM_U58_n_20,
      P(7) => DCT_mac_muladd_16kbM_U58_n_21,
      P(6) => DCT_mac_muladd_16kbM_U58_n_22,
      P(5) => DCT_mac_muladd_16kbM_U58_n_23,
      P(4) => DCT_mac_muladd_16kbM_U58_n_24,
      P(3) => DCT_mac_muladd_16kbM_U58_n_25,
      P(2) => DCT_mac_muladd_16kbM_U58_n_26,
      P(1) => DCT_mac_muladd_16kbM_U58_n_27,
      P(0) => DCT_mac_muladd_16kbM_U58_n_28,
      S(7) => DCT_mac_muladd_16kbM_U58_n_29,
      S(6) => DCT_mac_muladd_16kbM_U58_n_30,
      S(5) => DCT_mac_muladd_16kbM_U58_n_31,
      S(4) => DCT_mac_muladd_16kbM_U58_n_32,
      S(3) => DCT_mac_muladd_16kbM_U58_n_33,
      S(2) => DCT_mac_muladd_16kbM_U58_n_34,
      S(1) => DCT_mac_muladd_16kbM_U58_n_35,
      S(0) => DCT_mac_muladd_16kbM_U58_n_36,
      \add_ln52_6_fu_698_p2_carry__2\(27) => DCT_mac_muladd_16lbW_U61_n_0,
      \add_ln52_6_fu_698_p2_carry__2\(26) => DCT_mac_muladd_16lbW_U61_n_1,
      \add_ln52_6_fu_698_p2_carry__2\(25) => DCT_mac_muladd_16lbW_U61_n_2,
      \add_ln52_6_fu_698_p2_carry__2\(24) => DCT_mac_muladd_16lbW_U61_n_3,
      \add_ln52_6_fu_698_p2_carry__2\(23) => DCT_mac_muladd_16lbW_U61_n_4,
      \add_ln52_6_fu_698_p2_carry__2\(22) => DCT_mac_muladd_16lbW_U61_n_5,
      \add_ln52_6_fu_698_p2_carry__2\(21) => DCT_mac_muladd_16lbW_U61_n_6,
      \add_ln52_6_fu_698_p2_carry__2\(20) => DCT_mac_muladd_16lbW_U61_n_7,
      \add_ln52_6_fu_698_p2_carry__2\(19) => DCT_mac_muladd_16lbW_U61_n_8,
      \add_ln52_6_fu_698_p2_carry__2\(18) => DCT_mac_muladd_16lbW_U61_n_9,
      \add_ln52_6_fu_698_p2_carry__2\(17) => DCT_mac_muladd_16lbW_U61_n_10,
      \add_ln52_6_fu_698_p2_carry__2\(16) => DCT_mac_muladd_16lbW_U61_n_11,
      \add_ln52_6_fu_698_p2_carry__2\(15) => DCT_mac_muladd_16lbW_U61_n_12,
      \add_ln52_6_fu_698_p2_carry__2\(14) => DCT_mac_muladd_16lbW_U61_n_13,
      \add_ln52_6_fu_698_p2_carry__2\(13) => DCT_mac_muladd_16lbW_U61_n_14,
      \add_ln52_6_fu_698_p2_carry__2\(12) => DCT_mac_muladd_16lbW_U61_n_15,
      \add_ln52_6_fu_698_p2_carry__2\(11) => DCT_mac_muladd_16lbW_U61_n_16,
      \add_ln52_6_fu_698_p2_carry__2\(10) => DCT_mac_muladd_16lbW_U61_n_17,
      \add_ln52_6_fu_698_p2_carry__2\(9) => DCT_mac_muladd_16lbW_U61_n_18,
      \add_ln52_6_fu_698_p2_carry__2\(8) => DCT_mac_muladd_16lbW_U61_n_19,
      \add_ln52_6_fu_698_p2_carry__2\(7) => DCT_mac_muladd_16lbW_U61_n_20,
      \add_ln52_6_fu_698_p2_carry__2\(6) => DCT_mac_muladd_16lbW_U61_n_21,
      \add_ln52_6_fu_698_p2_carry__2\(5) => DCT_mac_muladd_16lbW_U61_n_22,
      \add_ln52_6_fu_698_p2_carry__2\(4) => DCT_mac_muladd_16lbW_U61_n_23,
      \add_ln52_6_fu_698_p2_carry__2\(3) => DCT_mac_muladd_16lbW_U61_n_24,
      \add_ln52_6_fu_698_p2_carry__2\(2) => DCT_mac_muladd_16lbW_U61_n_25,
      \add_ln52_6_fu_698_p2_carry__2\(1) => DCT_mac_muladd_16lbW_U61_n_26,
      \add_ln52_6_fu_698_p2_carry__2\(0) => DCT_mac_muladd_16lbW_U61_n_27
    );
DCT_mac_muladd_16lbW_U28: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_102
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_1(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_57_0(15 downto 0),
      P(27) => DCT_mac_muladd_16lbW_U28_n_0,
      P(26) => DCT_mac_muladd_16lbW_U28_n_1,
      P(25) => DCT_mac_muladd_16lbW_U28_n_2,
      P(24) => DCT_mac_muladd_16lbW_U28_n_3,
      P(23) => DCT_mac_muladd_16lbW_U28_n_4,
      P(22) => DCT_mac_muladd_16lbW_U28_n_5,
      P(21) => DCT_mac_muladd_16lbW_U28_n_6,
      P(20) => DCT_mac_muladd_16lbW_U28_n_7,
      P(19) => DCT_mac_muladd_16lbW_U28_n_8,
      P(18) => DCT_mac_muladd_16lbW_U28_n_9,
      P(17) => DCT_mac_muladd_16lbW_U28_n_10,
      P(16) => DCT_mac_muladd_16lbW_U28_n_11,
      P(15) => DCT_mac_muladd_16lbW_U28_n_12,
      P(14) => DCT_mac_muladd_16lbW_U28_n_13,
      P(13) => DCT_mac_muladd_16lbW_U28_n_14,
      P(12) => DCT_mac_muladd_16lbW_U28_n_15,
      P(11) => DCT_mac_muladd_16lbW_U28_n_16,
      P(10) => DCT_mac_muladd_16lbW_U28_n_17,
      P(9) => DCT_mac_muladd_16lbW_U28_n_18,
      P(8) => DCT_mac_muladd_16lbW_U28_n_19,
      P(7) => DCT_mac_muladd_16lbW_U28_n_20,
      P(6) => DCT_mac_muladd_16lbW_U28_n_21,
      P(5) => DCT_mac_muladd_16lbW_U28_n_22,
      P(4) => DCT_mac_muladd_16lbW_U28_n_23,
      P(3) => DCT_mac_muladd_16lbW_U28_n_24,
      P(2) => DCT_mac_muladd_16lbW_U28_n_25,
      P(1) => DCT_mac_muladd_16lbW_U28_n_26,
      P(0) => DCT_mac_muladd_16lbW_U28_n_27,
      S(0) => DCT_mac_muladd_16lbW_U28_n_28,
      \add_ln52_2_fu_586_p2_carry__2\(0) => DCT_mac_muladd_16kbM_U27_n_0
    );
DCT_mac_muladd_16lbW_U31: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_103
     port map (
      DSP_ALU_INST(15 downto 0) => p_i_29_0(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7) => DCT_mac_muladd_16lbW_U31_n_37,
      DSP_OUTPUT_INST(6) => DCT_mac_muladd_16lbW_U31_n_38,
      DSP_OUTPUT_INST(5) => DCT_mac_muladd_16lbW_U31_n_39,
      DSP_OUTPUT_INST(4) => DCT_mac_muladd_16lbW_U31_n_40,
      DSP_OUTPUT_INST(3) => DCT_mac_muladd_16lbW_U31_n_41,
      DSP_OUTPUT_INST(2) => DCT_mac_muladd_16lbW_U31_n_42,
      DSP_OUTPUT_INST(1) => DCT_mac_muladd_16lbW_U31_n_43,
      DSP_OUTPUT_INST(0) => DCT_mac_muladd_16lbW_U31_n_44,
      DSP_OUTPUT_INST_0(7) => DCT_mac_muladd_16lbW_U31_n_45,
      DSP_OUTPUT_INST_0(6) => DCT_mac_muladd_16lbW_U31_n_46,
      DSP_OUTPUT_INST_0(5) => DCT_mac_muladd_16lbW_U31_n_47,
      DSP_OUTPUT_INST_0(4) => DCT_mac_muladd_16lbW_U31_n_48,
      DSP_OUTPUT_INST_0(3) => DCT_mac_muladd_16lbW_U31_n_49,
      DSP_OUTPUT_INST_0(2) => DCT_mac_muladd_16lbW_U31_n_50,
      DSP_OUTPUT_INST_0(1) => DCT_mac_muladd_16lbW_U31_n_51,
      DSP_OUTPUT_INST_0(0) => DCT_mac_muladd_16lbW_U31_n_52,
      DSP_OUTPUT_INST_1(3) => DCT_mac_muladd_16lbW_U31_n_53,
      DSP_OUTPUT_INST_1(2) => DCT_mac_muladd_16lbW_U31_n_54,
      DSP_OUTPUT_INST_1(1) => DCT_mac_muladd_16lbW_U31_n_55,
      DSP_OUTPUT_INST_1(0) => DCT_mac_muladd_16lbW_U31_n_56,
      P(28) => DCT_mac_muladd_16lbW_U31_n_0,
      P(27) => DCT_mac_muladd_16lbW_U31_n_1,
      P(26) => DCT_mac_muladd_16lbW_U31_n_2,
      P(25) => DCT_mac_muladd_16lbW_U31_n_3,
      P(24) => DCT_mac_muladd_16lbW_U31_n_4,
      P(23) => DCT_mac_muladd_16lbW_U31_n_5,
      P(22) => DCT_mac_muladd_16lbW_U31_n_6,
      P(21) => DCT_mac_muladd_16lbW_U31_n_7,
      P(20) => DCT_mac_muladd_16lbW_U31_n_8,
      P(19) => DCT_mac_muladd_16lbW_U31_n_9,
      P(18) => DCT_mac_muladd_16lbW_U31_n_10,
      P(17) => DCT_mac_muladd_16lbW_U31_n_11,
      P(16) => DCT_mac_muladd_16lbW_U31_n_12,
      P(15) => DCT_mac_muladd_16lbW_U31_n_13,
      P(14) => DCT_mac_muladd_16lbW_U31_n_14,
      P(13) => DCT_mac_muladd_16lbW_U31_n_15,
      P(12) => DCT_mac_muladd_16lbW_U31_n_16,
      P(11) => DCT_mac_muladd_16lbW_U31_n_17,
      P(10) => DCT_mac_muladd_16lbW_U31_n_18,
      P(9) => DCT_mac_muladd_16lbW_U31_n_19,
      P(8) => DCT_mac_muladd_16lbW_U31_n_20,
      P(7) => DCT_mac_muladd_16lbW_U31_n_21,
      P(6) => DCT_mac_muladd_16lbW_U31_n_22,
      P(5) => DCT_mac_muladd_16lbW_U31_n_23,
      P(4) => DCT_mac_muladd_16lbW_U31_n_24,
      P(3) => DCT_mac_muladd_16lbW_U31_n_25,
      P(2) => DCT_mac_muladd_16lbW_U31_n_26,
      P(1) => DCT_mac_muladd_16lbW_U31_n_27,
      P(0) => DCT_mac_muladd_16lbW_U31_n_28,
      S(7) => DCT_mac_muladd_16lbW_U31_n_29,
      S(6) => DCT_mac_muladd_16lbW_U31_n_30,
      S(5) => DCT_mac_muladd_16lbW_U31_n_31,
      S(4) => DCT_mac_muladd_16lbW_U31_n_32,
      S(3) => DCT_mac_muladd_16lbW_U31_n_33,
      S(2) => DCT_mac_muladd_16lbW_U31_n_34,
      S(1) => DCT_mac_muladd_16lbW_U31_n_35,
      S(0) => DCT_mac_muladd_16lbW_U31_n_36,
      \add_ln52_2_fu_586_p2__84_carry__2\(27 downto 0) => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(27 downto 0)
    );
DCT_mac_muladd_16lbW_U61: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_104
     port map (
      DSP_ALU_INST(15 downto 0) => p_i_57_0(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_1(15 downto 0),
      P(27) => DCT_mac_muladd_16lbW_U61_n_0,
      P(26) => DCT_mac_muladd_16lbW_U61_n_1,
      P(25) => DCT_mac_muladd_16lbW_U61_n_2,
      P(24) => DCT_mac_muladd_16lbW_U61_n_3,
      P(23) => DCT_mac_muladd_16lbW_U61_n_4,
      P(22) => DCT_mac_muladd_16lbW_U61_n_5,
      P(21) => DCT_mac_muladd_16lbW_U61_n_6,
      P(20) => DCT_mac_muladd_16lbW_U61_n_7,
      P(19) => DCT_mac_muladd_16lbW_U61_n_8,
      P(18) => DCT_mac_muladd_16lbW_U61_n_9,
      P(17) => DCT_mac_muladd_16lbW_U61_n_10,
      P(16) => DCT_mac_muladd_16lbW_U61_n_11,
      P(15) => DCT_mac_muladd_16lbW_U61_n_12,
      P(14) => DCT_mac_muladd_16lbW_U61_n_13,
      P(13) => DCT_mac_muladd_16lbW_U61_n_14,
      P(12) => DCT_mac_muladd_16lbW_U61_n_15,
      P(11) => DCT_mac_muladd_16lbW_U61_n_16,
      P(10) => DCT_mac_muladd_16lbW_U61_n_17,
      P(9) => DCT_mac_muladd_16lbW_U61_n_18,
      P(8) => DCT_mac_muladd_16lbW_U61_n_19,
      P(7) => DCT_mac_muladd_16lbW_U61_n_20,
      P(6) => DCT_mac_muladd_16lbW_U61_n_21,
      P(5) => DCT_mac_muladd_16lbW_U61_n_22,
      P(4) => DCT_mac_muladd_16lbW_U61_n_23,
      P(3) => DCT_mac_muladd_16lbW_U61_n_24,
      P(2) => DCT_mac_muladd_16lbW_U61_n_25,
      P(1) => DCT_mac_muladd_16lbW_U61_n_26,
      P(0) => DCT_mac_muladd_16lbW_U61_n_27,
      S(0) => DCT_mac_muladd_16lbW_U61_n_28,
      \add_ln52_6_fu_698_p2_carry__2\(0) => DCT_mac_muladd_16kbM_U58_n_0
    );
DCT_mac_muladd_16lbW_U62: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16lbW_105
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_29_0(15 downto 0),
      DSP_OUTPUT_INST(7) => DCT_mac_muladd_16lbW_U62_n_37,
      DSP_OUTPUT_INST(6) => DCT_mac_muladd_16lbW_U62_n_38,
      DSP_OUTPUT_INST(5) => DCT_mac_muladd_16lbW_U62_n_39,
      DSP_OUTPUT_INST(4) => DCT_mac_muladd_16lbW_U62_n_40,
      DSP_OUTPUT_INST(3) => DCT_mac_muladd_16lbW_U62_n_41,
      DSP_OUTPUT_INST(2) => DCT_mac_muladd_16lbW_U62_n_42,
      DSP_OUTPUT_INST(1) => DCT_mac_muladd_16lbW_U62_n_43,
      DSP_OUTPUT_INST(0) => DCT_mac_muladd_16lbW_U62_n_44,
      DSP_OUTPUT_INST_0(7) => DCT_mac_muladd_16lbW_U62_n_45,
      DSP_OUTPUT_INST_0(6) => DCT_mac_muladd_16lbW_U62_n_46,
      DSP_OUTPUT_INST_0(5) => DCT_mac_muladd_16lbW_U62_n_47,
      DSP_OUTPUT_INST_0(4) => DCT_mac_muladd_16lbW_U62_n_48,
      DSP_OUTPUT_INST_0(3) => DCT_mac_muladd_16lbW_U62_n_49,
      DSP_OUTPUT_INST_0(2) => DCT_mac_muladd_16lbW_U62_n_50,
      DSP_OUTPUT_INST_0(1) => DCT_mac_muladd_16lbW_U62_n_51,
      DSP_OUTPUT_INST_0(0) => DCT_mac_muladd_16lbW_U62_n_52,
      DSP_OUTPUT_INST_1(3) => DCT_mac_muladd_16lbW_U62_n_53,
      DSP_OUTPUT_INST_1(2) => DCT_mac_muladd_16lbW_U62_n_54,
      DSP_OUTPUT_INST_1(1) => DCT_mac_muladd_16lbW_U62_n_55,
      DSP_OUTPUT_INST_1(0) => DCT_mac_muladd_16lbW_U62_n_56,
      P(28) => DCT_mac_muladd_16lbW_U62_n_0,
      P(27) => DCT_mac_muladd_16lbW_U62_n_1,
      P(26) => DCT_mac_muladd_16lbW_U62_n_2,
      P(25) => DCT_mac_muladd_16lbW_U62_n_3,
      P(24) => DCT_mac_muladd_16lbW_U62_n_4,
      P(23) => DCT_mac_muladd_16lbW_U62_n_5,
      P(22) => DCT_mac_muladd_16lbW_U62_n_6,
      P(21) => DCT_mac_muladd_16lbW_U62_n_7,
      P(20) => DCT_mac_muladd_16lbW_U62_n_8,
      P(19) => DCT_mac_muladd_16lbW_U62_n_9,
      P(18) => DCT_mac_muladd_16lbW_U62_n_10,
      P(17) => DCT_mac_muladd_16lbW_U62_n_11,
      P(16) => DCT_mac_muladd_16lbW_U62_n_12,
      P(15) => DCT_mac_muladd_16lbW_U62_n_13,
      P(14) => DCT_mac_muladd_16lbW_U62_n_14,
      P(13) => DCT_mac_muladd_16lbW_U62_n_15,
      P(12) => DCT_mac_muladd_16lbW_U62_n_16,
      P(11) => DCT_mac_muladd_16lbW_U62_n_17,
      P(10) => DCT_mac_muladd_16lbW_U62_n_18,
      P(9) => DCT_mac_muladd_16lbW_U62_n_19,
      P(8) => DCT_mac_muladd_16lbW_U62_n_20,
      P(7) => DCT_mac_muladd_16lbW_U62_n_21,
      P(6) => DCT_mac_muladd_16lbW_U62_n_22,
      P(5) => DCT_mac_muladd_16lbW_U62_n_23,
      P(4) => DCT_mac_muladd_16lbW_U62_n_24,
      P(3) => DCT_mac_muladd_16lbW_U62_n_25,
      P(2) => DCT_mac_muladd_16lbW_U62_n_26,
      P(1) => DCT_mac_muladd_16lbW_U62_n_27,
      P(0) => DCT_mac_muladd_16lbW_U62_n_28,
      S(7) => DCT_mac_muladd_16lbW_U62_n_29,
      S(6) => DCT_mac_muladd_16lbW_U62_n_30,
      S(5) => DCT_mac_muladd_16lbW_U62_n_31,
      S(4) => DCT_mac_muladd_16lbW_U62_n_32,
      S(3) => DCT_mac_muladd_16lbW_U62_n_33,
      S(2) => DCT_mac_muladd_16lbW_U62_n_34,
      S(1) => DCT_mac_muladd_16lbW_U62_n_35,
      S(0) => DCT_mac_muladd_16lbW_U62_n_36,
      \add_ln52_6_fu_698_p2__84_carry__2\(27 downto 0) => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(27 downto 0)
    );
DCT_mac_muladd_16ncg_U32: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ncg_106
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(27 downto 0) => \DCT_mac_muladd_16ocq_DSP48_13_U/p__0\(27 downto 0),
      P(27 downto 0) => \DCT_mac_muladd_16ncg_DSP48_12_U/p__0\(27 downto 0),
      S(0) => DCT_mac_muladd_16ncg_U32_n_28,
      \add_ln52_2_fu_586_p2__84_carry__2\(0) => DCT_mac_muladd_16lbW_U31_n_0
    );
DCT_mac_muladd_16ocq_U33: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_107
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(27 downto 0) => \DCT_mac_muladd_16ocq_DSP48_13_U/p__0\(27 downto 0)
    );
DCT_mac_muladd_16ocq_U49: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16ocq_108
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(27 downto 0) => \DCT_mac_muladd_16ocq_DSP48_13_U/p__0_3\(27 downto 0)
    );
DCT_mac_muladd_16pcA_U35: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_109
     port map (
      DSP_ALU_INST(15 downto 0) => p_i_9_0(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_2(15 downto 0),
      DSP_OUTPUT_INST(7) => DCT_mac_muladd_16pcA_U35_n_37,
      DSP_OUTPUT_INST(6) => DCT_mac_muladd_16pcA_U35_n_38,
      DSP_OUTPUT_INST(5) => DCT_mac_muladd_16pcA_U35_n_39,
      DSP_OUTPUT_INST(4) => DCT_mac_muladd_16pcA_U35_n_40,
      DSP_OUTPUT_INST(3) => DCT_mac_muladd_16pcA_U35_n_41,
      DSP_OUTPUT_INST(2) => DCT_mac_muladd_16pcA_U35_n_42,
      DSP_OUTPUT_INST(1) => DCT_mac_muladd_16pcA_U35_n_43,
      DSP_OUTPUT_INST(0) => DCT_mac_muladd_16pcA_U35_n_44,
      DSP_OUTPUT_INST_0(7) => DCT_mac_muladd_16pcA_U35_n_45,
      DSP_OUTPUT_INST_0(6) => DCT_mac_muladd_16pcA_U35_n_46,
      DSP_OUTPUT_INST_0(5) => DCT_mac_muladd_16pcA_U35_n_47,
      DSP_OUTPUT_INST_0(4) => DCT_mac_muladd_16pcA_U35_n_48,
      DSP_OUTPUT_INST_0(3) => DCT_mac_muladd_16pcA_U35_n_49,
      DSP_OUTPUT_INST_0(2) => DCT_mac_muladd_16pcA_U35_n_50,
      DSP_OUTPUT_INST_0(1) => DCT_mac_muladd_16pcA_U35_n_51,
      DSP_OUTPUT_INST_0(0) => DCT_mac_muladd_16pcA_U35_n_52,
      DSP_OUTPUT_INST_1(3) => DCT_mac_muladd_16pcA_U35_n_53,
      DSP_OUTPUT_INST_1(2) => DCT_mac_muladd_16pcA_U35_n_54,
      DSP_OUTPUT_INST_1(1) => DCT_mac_muladd_16pcA_U35_n_55,
      DSP_OUTPUT_INST_1(0) => DCT_mac_muladd_16pcA_U35_n_56,
      P(28) => DCT_mac_muladd_16pcA_U35_n_0,
      P(27) => DCT_mac_muladd_16pcA_U35_n_1,
      P(26) => DCT_mac_muladd_16pcA_U35_n_2,
      P(25) => DCT_mac_muladd_16pcA_U35_n_3,
      P(24) => DCT_mac_muladd_16pcA_U35_n_4,
      P(23) => DCT_mac_muladd_16pcA_U35_n_5,
      P(22) => DCT_mac_muladd_16pcA_U35_n_6,
      P(21) => DCT_mac_muladd_16pcA_U35_n_7,
      P(20) => DCT_mac_muladd_16pcA_U35_n_8,
      P(19) => DCT_mac_muladd_16pcA_U35_n_9,
      P(18) => DCT_mac_muladd_16pcA_U35_n_10,
      P(17) => DCT_mac_muladd_16pcA_U35_n_11,
      P(16) => DCT_mac_muladd_16pcA_U35_n_12,
      P(15) => DCT_mac_muladd_16pcA_U35_n_13,
      P(14) => DCT_mac_muladd_16pcA_U35_n_14,
      P(13) => DCT_mac_muladd_16pcA_U35_n_15,
      P(12) => DCT_mac_muladd_16pcA_U35_n_16,
      P(11) => DCT_mac_muladd_16pcA_U35_n_17,
      P(10) => DCT_mac_muladd_16pcA_U35_n_18,
      P(9) => DCT_mac_muladd_16pcA_U35_n_19,
      P(8) => DCT_mac_muladd_16pcA_U35_n_20,
      P(7) => DCT_mac_muladd_16pcA_U35_n_21,
      P(6) => DCT_mac_muladd_16pcA_U35_n_22,
      P(5) => DCT_mac_muladd_16pcA_U35_n_23,
      P(4) => DCT_mac_muladd_16pcA_U35_n_24,
      P(3) => DCT_mac_muladd_16pcA_U35_n_25,
      P(2) => DCT_mac_muladd_16pcA_U35_n_26,
      P(1) => DCT_mac_muladd_16pcA_U35_n_27,
      P(0) => DCT_mac_muladd_16pcA_U35_n_28,
      S(7) => DCT_mac_muladd_16pcA_U35_n_29,
      S(6) => DCT_mac_muladd_16pcA_U35_n_30,
      S(5) => DCT_mac_muladd_16pcA_U35_n_31,
      S(4) => DCT_mac_muladd_16pcA_U35_n_32,
      S(3) => DCT_mac_muladd_16pcA_U35_n_33,
      S(2) => DCT_mac_muladd_16pcA_U35_n_34,
      S(1) => DCT_mac_muladd_16pcA_U35_n_35,
      S(0) => DCT_mac_muladd_16pcA_U35_n_36,
      \add_ln52_3_fu_614_p2_carry__2\(27) => DCT_mac_muladd_16qcK_U36_n_0,
      \add_ln52_3_fu_614_p2_carry__2\(26) => DCT_mac_muladd_16qcK_U36_n_1,
      \add_ln52_3_fu_614_p2_carry__2\(25) => DCT_mac_muladd_16qcK_U36_n_2,
      \add_ln52_3_fu_614_p2_carry__2\(24) => DCT_mac_muladd_16qcK_U36_n_3,
      \add_ln52_3_fu_614_p2_carry__2\(23) => DCT_mac_muladd_16qcK_U36_n_4,
      \add_ln52_3_fu_614_p2_carry__2\(22) => DCT_mac_muladd_16qcK_U36_n_5,
      \add_ln52_3_fu_614_p2_carry__2\(21) => DCT_mac_muladd_16qcK_U36_n_6,
      \add_ln52_3_fu_614_p2_carry__2\(20) => DCT_mac_muladd_16qcK_U36_n_7,
      \add_ln52_3_fu_614_p2_carry__2\(19) => DCT_mac_muladd_16qcK_U36_n_8,
      \add_ln52_3_fu_614_p2_carry__2\(18) => DCT_mac_muladd_16qcK_U36_n_9,
      \add_ln52_3_fu_614_p2_carry__2\(17) => DCT_mac_muladd_16qcK_U36_n_10,
      \add_ln52_3_fu_614_p2_carry__2\(16) => DCT_mac_muladd_16qcK_U36_n_11,
      \add_ln52_3_fu_614_p2_carry__2\(15) => DCT_mac_muladd_16qcK_U36_n_12,
      \add_ln52_3_fu_614_p2_carry__2\(14) => DCT_mac_muladd_16qcK_U36_n_13,
      \add_ln52_3_fu_614_p2_carry__2\(13) => DCT_mac_muladd_16qcK_U36_n_14,
      \add_ln52_3_fu_614_p2_carry__2\(12) => DCT_mac_muladd_16qcK_U36_n_15,
      \add_ln52_3_fu_614_p2_carry__2\(11) => DCT_mac_muladd_16qcK_U36_n_16,
      \add_ln52_3_fu_614_p2_carry__2\(10) => DCT_mac_muladd_16qcK_U36_n_17,
      \add_ln52_3_fu_614_p2_carry__2\(9) => DCT_mac_muladd_16qcK_U36_n_18,
      \add_ln52_3_fu_614_p2_carry__2\(8) => DCT_mac_muladd_16qcK_U36_n_19,
      \add_ln52_3_fu_614_p2_carry__2\(7) => DCT_mac_muladd_16qcK_U36_n_20,
      \add_ln52_3_fu_614_p2_carry__2\(6) => DCT_mac_muladd_16qcK_U36_n_21,
      \add_ln52_3_fu_614_p2_carry__2\(5) => DCT_mac_muladd_16qcK_U36_n_22,
      \add_ln52_3_fu_614_p2_carry__2\(4) => DCT_mac_muladd_16qcK_U36_n_23,
      \add_ln52_3_fu_614_p2_carry__2\(3) => DCT_mac_muladd_16qcK_U36_n_24,
      \add_ln52_3_fu_614_p2_carry__2\(2) => DCT_mac_muladd_16qcK_U36_n_25,
      \add_ln52_3_fu_614_p2_carry__2\(1) => DCT_mac_muladd_16qcK_U36_n_26,
      \add_ln52_3_fu_614_p2_carry__2\(0) => DCT_mac_muladd_16qcK_U36_n_27
    );
DCT_mac_muladd_16pcA_U55: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16pcA_110
     port map (
      DSP_ALU_INST(15 downto 0) => p_i_29_0(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_OUTPUT_INST(7) => DCT_mac_muladd_16pcA_U55_n_37,
      DSP_OUTPUT_INST(6) => DCT_mac_muladd_16pcA_U55_n_38,
      DSP_OUTPUT_INST(5) => DCT_mac_muladd_16pcA_U55_n_39,
      DSP_OUTPUT_INST(4) => DCT_mac_muladd_16pcA_U55_n_40,
      DSP_OUTPUT_INST(3) => DCT_mac_muladd_16pcA_U55_n_41,
      DSP_OUTPUT_INST(2) => DCT_mac_muladd_16pcA_U55_n_42,
      DSP_OUTPUT_INST(1) => DCT_mac_muladd_16pcA_U55_n_43,
      DSP_OUTPUT_INST(0) => DCT_mac_muladd_16pcA_U55_n_44,
      DSP_OUTPUT_INST_0(7) => DCT_mac_muladd_16pcA_U55_n_45,
      DSP_OUTPUT_INST_0(6) => DCT_mac_muladd_16pcA_U55_n_46,
      DSP_OUTPUT_INST_0(5) => DCT_mac_muladd_16pcA_U55_n_47,
      DSP_OUTPUT_INST_0(4) => DCT_mac_muladd_16pcA_U55_n_48,
      DSP_OUTPUT_INST_0(3) => DCT_mac_muladd_16pcA_U55_n_49,
      DSP_OUTPUT_INST_0(2) => DCT_mac_muladd_16pcA_U55_n_50,
      DSP_OUTPUT_INST_0(1) => DCT_mac_muladd_16pcA_U55_n_51,
      DSP_OUTPUT_INST_0(0) => DCT_mac_muladd_16pcA_U55_n_52,
      DSP_OUTPUT_INST_1(3) => DCT_mac_muladd_16pcA_U55_n_53,
      DSP_OUTPUT_INST_1(2) => DCT_mac_muladd_16pcA_U55_n_54,
      DSP_OUTPUT_INST_1(1) => DCT_mac_muladd_16pcA_U55_n_55,
      DSP_OUTPUT_INST_1(0) => DCT_mac_muladd_16pcA_U55_n_56,
      P(28) => DCT_mac_muladd_16pcA_U55_n_0,
      P(27) => DCT_mac_muladd_16pcA_U55_n_1,
      P(26) => DCT_mac_muladd_16pcA_U55_n_2,
      P(25) => DCT_mac_muladd_16pcA_U55_n_3,
      P(24) => DCT_mac_muladd_16pcA_U55_n_4,
      P(23) => DCT_mac_muladd_16pcA_U55_n_5,
      P(22) => DCT_mac_muladd_16pcA_U55_n_6,
      P(21) => DCT_mac_muladd_16pcA_U55_n_7,
      P(20) => DCT_mac_muladd_16pcA_U55_n_8,
      P(19) => DCT_mac_muladd_16pcA_U55_n_9,
      P(18) => DCT_mac_muladd_16pcA_U55_n_10,
      P(17) => DCT_mac_muladd_16pcA_U55_n_11,
      P(16) => DCT_mac_muladd_16pcA_U55_n_12,
      P(15) => DCT_mac_muladd_16pcA_U55_n_13,
      P(14) => DCT_mac_muladd_16pcA_U55_n_14,
      P(13) => DCT_mac_muladd_16pcA_U55_n_15,
      P(12) => DCT_mac_muladd_16pcA_U55_n_16,
      P(11) => DCT_mac_muladd_16pcA_U55_n_17,
      P(10) => DCT_mac_muladd_16pcA_U55_n_18,
      P(9) => DCT_mac_muladd_16pcA_U55_n_19,
      P(8) => DCT_mac_muladd_16pcA_U55_n_20,
      P(7) => DCT_mac_muladd_16pcA_U55_n_21,
      P(6) => DCT_mac_muladd_16pcA_U55_n_22,
      P(5) => DCT_mac_muladd_16pcA_U55_n_23,
      P(4) => DCT_mac_muladd_16pcA_U55_n_24,
      P(3) => DCT_mac_muladd_16pcA_U55_n_25,
      P(2) => DCT_mac_muladd_16pcA_U55_n_26,
      P(1) => DCT_mac_muladd_16pcA_U55_n_27,
      P(0) => DCT_mac_muladd_16pcA_U55_n_28,
      S(7) => DCT_mac_muladd_16pcA_U55_n_29,
      S(6) => DCT_mac_muladd_16pcA_U55_n_30,
      S(5) => DCT_mac_muladd_16pcA_U55_n_31,
      S(4) => DCT_mac_muladd_16pcA_U55_n_32,
      S(3) => DCT_mac_muladd_16pcA_U55_n_33,
      S(2) => DCT_mac_muladd_16pcA_U55_n_34,
      S(1) => DCT_mac_muladd_16pcA_U55_n_35,
      S(0) => DCT_mac_muladd_16pcA_U55_n_36,
      \add_ln52_5_fu_670_p2__84_carry__2\(27 downto 0) => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(27 downto 0)
    );
DCT_mac_muladd_16qcK_U36: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_111
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_1(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_57_0(15 downto 0),
      P(27) => DCT_mac_muladd_16qcK_U36_n_0,
      P(26) => DCT_mac_muladd_16qcK_U36_n_1,
      P(25) => DCT_mac_muladd_16qcK_U36_n_2,
      P(24) => DCT_mac_muladd_16qcK_U36_n_3,
      P(23) => DCT_mac_muladd_16qcK_U36_n_4,
      P(22) => DCT_mac_muladd_16qcK_U36_n_5,
      P(21) => DCT_mac_muladd_16qcK_U36_n_6,
      P(20) => DCT_mac_muladd_16qcK_U36_n_7,
      P(19) => DCT_mac_muladd_16qcK_U36_n_8,
      P(18) => DCT_mac_muladd_16qcK_U36_n_9,
      P(17) => DCT_mac_muladd_16qcK_U36_n_10,
      P(16) => DCT_mac_muladd_16qcK_U36_n_11,
      P(15) => DCT_mac_muladd_16qcK_U36_n_12,
      P(14) => DCT_mac_muladd_16qcK_U36_n_13,
      P(13) => DCT_mac_muladd_16qcK_U36_n_14,
      P(12) => DCT_mac_muladd_16qcK_U36_n_15,
      P(11) => DCT_mac_muladd_16qcK_U36_n_16,
      P(10) => DCT_mac_muladd_16qcK_U36_n_17,
      P(9) => DCT_mac_muladd_16qcK_U36_n_18,
      P(8) => DCT_mac_muladd_16qcK_U36_n_19,
      P(7) => DCT_mac_muladd_16qcK_U36_n_20,
      P(6) => DCT_mac_muladd_16qcK_U36_n_21,
      P(5) => DCT_mac_muladd_16qcK_U36_n_22,
      P(4) => DCT_mac_muladd_16qcK_U36_n_23,
      P(3) => DCT_mac_muladd_16qcK_U36_n_24,
      P(2) => DCT_mac_muladd_16qcK_U36_n_25,
      P(1) => DCT_mac_muladd_16qcK_U36_n_26,
      P(0) => DCT_mac_muladd_16qcK_U36_n_27,
      S(0) => DCT_mac_muladd_16qcK_U36_n_28,
      \add_ln52_3_fu_614_p2_carry__2\(0) => DCT_mac_muladd_16pcA_U35_n_0
    );
DCT_mac_muladd_16qcK_U44: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16qcK_112
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_1(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_57_0(15 downto 0),
      P(27) => DCT_mac_muladd_16qcK_U44_n_0,
      P(26) => DCT_mac_muladd_16qcK_U44_n_1,
      P(25) => DCT_mac_muladd_16qcK_U44_n_2,
      P(24) => DCT_mac_muladd_16qcK_U44_n_3,
      P(23) => DCT_mac_muladd_16qcK_U44_n_4,
      P(22) => DCT_mac_muladd_16qcK_U44_n_5,
      P(21) => DCT_mac_muladd_16qcK_U44_n_6,
      P(20) => DCT_mac_muladd_16qcK_U44_n_7,
      P(19) => DCT_mac_muladd_16qcK_U44_n_8,
      P(18) => DCT_mac_muladd_16qcK_U44_n_9,
      P(17) => DCT_mac_muladd_16qcK_U44_n_10,
      P(16) => DCT_mac_muladd_16qcK_U44_n_11,
      P(15) => DCT_mac_muladd_16qcK_U44_n_12,
      P(14) => DCT_mac_muladd_16qcK_U44_n_13,
      P(13) => DCT_mac_muladd_16qcK_U44_n_14,
      P(12) => DCT_mac_muladd_16qcK_U44_n_15,
      P(11) => DCT_mac_muladd_16qcK_U44_n_16,
      P(10) => DCT_mac_muladd_16qcK_U44_n_17,
      P(9) => DCT_mac_muladd_16qcK_U44_n_18,
      P(8) => DCT_mac_muladd_16qcK_U44_n_19,
      P(7) => DCT_mac_muladd_16qcK_U44_n_20,
      P(6) => DCT_mac_muladd_16qcK_U44_n_21,
      P(5) => DCT_mac_muladd_16qcK_U44_n_22,
      P(4) => DCT_mac_muladd_16qcK_U44_n_23,
      P(3) => DCT_mac_muladd_16qcK_U44_n_24,
      P(2) => DCT_mac_muladd_16qcK_U44_n_25,
      P(1) => DCT_mac_muladd_16qcK_U44_n_26,
      P(0) => DCT_mac_muladd_16qcK_U44_n_27,
      S(0) => DCT_mac_muladd_16qcK_U44_n_28,
      \add_ln52_4_fu_642_p2_carry__2\(0) => DCT_mac_muladd_16cud_U42_n_0
    );
DCT_mac_muladd_16rcU_U40: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16rcU_113
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(27 downto 0) => \DCT_mac_muladd_16jbC_DSP48_8_U/p__0_1\(27 downto 0),
      P(27 downto 0) => \DCT_mac_muladd_16rcU_DSP48_16_U/p__0\(27 downto 0),
      S(0) => DCT_mac_muladd_16rcU_U40_n_28,
      \add_ln52_3_fu_614_p2__84_carry__2\(0) => DCT_mac_muladd_16cud_U38_n_0
    );
DCT_mac_muladd_16sc4_U52: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16sc4_114
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_1(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => p_i_57_0(15 downto 0),
      P(27) => DCT_mac_muladd_16sc4_U52_n_0,
      P(26) => DCT_mac_muladd_16sc4_U52_n_1,
      P(25) => DCT_mac_muladd_16sc4_U52_n_2,
      P(24) => DCT_mac_muladd_16sc4_U52_n_3,
      P(23) => DCT_mac_muladd_16sc4_U52_n_4,
      P(22) => DCT_mac_muladd_16sc4_U52_n_5,
      P(21) => DCT_mac_muladd_16sc4_U52_n_6,
      P(20) => DCT_mac_muladd_16sc4_U52_n_7,
      P(19) => DCT_mac_muladd_16sc4_U52_n_8,
      P(18) => DCT_mac_muladd_16sc4_U52_n_9,
      P(17) => DCT_mac_muladd_16sc4_U52_n_10,
      P(16) => DCT_mac_muladd_16sc4_U52_n_11,
      P(15) => DCT_mac_muladd_16sc4_U52_n_12,
      P(14) => DCT_mac_muladd_16sc4_U52_n_13,
      P(13) => DCT_mac_muladd_16sc4_U52_n_14,
      P(12) => DCT_mac_muladd_16sc4_U52_n_15,
      P(11) => DCT_mac_muladd_16sc4_U52_n_16,
      P(10) => DCT_mac_muladd_16sc4_U52_n_17,
      P(9) => DCT_mac_muladd_16sc4_U52_n_18,
      P(8) => DCT_mac_muladd_16sc4_U52_n_19,
      P(7) => DCT_mac_muladd_16sc4_U52_n_20,
      P(6) => DCT_mac_muladd_16sc4_U52_n_21,
      P(5) => DCT_mac_muladd_16sc4_U52_n_22,
      P(4) => DCT_mac_muladd_16sc4_U52_n_23,
      P(3) => DCT_mac_muladd_16sc4_U52_n_24,
      P(2) => DCT_mac_muladd_16sc4_U52_n_25,
      P(1) => DCT_mac_muladd_16sc4_U52_n_26,
      P(0) => DCT_mac_muladd_16sc4_U52_n_27,
      S(0) => DCT_mac_muladd_16sc4_U52_n_28,
      \add_ln52_5_fu_670_p2_carry__2\(0) => DCT_mac_muladd_16cud_U50_n_0
    );
DCT_mac_muladd_16tde_U56: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16tde_115
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(27 downto 0) => \DCT_mac_muladd_16jbC_DSP48_8_U/p__0_2\(27 downto 0),
      P(27 downto 0) => \DCT_mac_muladd_16tde_DSP48_18_U/p__0\(27 downto 0),
      S(0) => DCT_mac_muladd_16tde_U56_n_28,
      \add_ln52_5_fu_670_p2__84_carry__2\(0) => DCT_mac_muladd_16pcA_U55_n_0
    );
DCT_mac_muladd_16udo_U64: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16udo_116
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(26 downto 0) => \DCT_mac_muladd_16vdy_DSP48_20_U/p__0\(26 downto 0),
      P(27 downto 0) => \DCT_mac_muladd_16udo_DSP48_19_U/p__0\(27 downto 0),
      S(0) => DCT_mac_muladd_16udo_U64_n_28,
      \add_ln52_6_fu_698_p2__84_carry__2\(0) => DCT_mac_muladd_16lbW_U62_n_0
    );
DCT_mac_muladd_16vdy_U65: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16vdy_117
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(26 downto 0) => \DCT_mac_muladd_16vdy_DSP48_20_U/p__0\(26 downto 0)
    );
DCT_mac_muladd_16wdI_U72: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16wdI_118
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(25 downto 0) => \DCT_mac_muladd_16xdS_DSP48_22_U/p__0\(25 downto 0),
      P(27 downto 0) => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(27 downto 0),
      S(1) => DCT_mac_muladd_16wdI_U72_n_28,
      S(0) => DCT_mac_muladd_16wdI_U72_n_29,
      \add_ln52_7_fu_734_p2__84_carry__2\(1) => DCT_mac_muladd_16cud_U70_n_0,
      \add_ln52_7_fu_734_p2__84_carry__2\(0) => DCT_mac_muladd_16cud_U70_n_1
    );
DCT_mac_muladd_16xdS_U73: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_mac_muladd_16xdS_119
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(25 downto 0) => \DCT_mac_muladd_16xdS_DSP48_22_U/p__0\(25 downto 0)
    );
\add_ln52_1_fu_558_p2__169_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln52_1_fu_558_p2__169_carry_n_0\,
      CO(6) => \add_ln52_1_fu_558_p2__169_carry_n_1\,
      CO(5) => \add_ln52_1_fu_558_p2__169_carry_n_2\,
      CO(4) => \add_ln52_1_fu_558_p2__169_carry_n_3\,
      CO(3) => \add_ln52_1_fu_558_p2__169_carry_n_4\,
      CO(2) => \add_ln52_1_fu_558_p2__169_carry_n_5\,
      CO(1) => \add_ln52_1_fu_558_p2__169_carry_n_6\,
      CO(0) => \add_ln52_1_fu_558_p2__169_carry_n_7\,
      DI(7 downto 0) => add_ln52_10_fu_542_p2(7 downto 0),
      O(7 downto 0) => \NLW_add_ln52_1_fu_558_p2__169_carry_O_UNCONNECTED\(7 downto 0),
      S(7) => \add_ln52_1_fu_558_p2__169_carry_i_1_n_0\,
      S(6) => \add_ln52_1_fu_558_p2__169_carry_i_2_n_0\,
      S(5) => \add_ln52_1_fu_558_p2__169_carry_i_3_n_0\,
      S(4) => \add_ln52_1_fu_558_p2__169_carry_i_4_n_0\,
      S(3) => \add_ln52_1_fu_558_p2__169_carry_i_5_n_0\,
      S(2) => \add_ln52_1_fu_558_p2__169_carry_i_6_n_0\,
      S(1) => \add_ln52_1_fu_558_p2__169_carry_i_7_n_0\,
      S(0) => \add_ln52_1_fu_558_p2__169_carry_i_8_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_1_fu_558_p2__169_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_1_fu_558_p2__169_carry__0_n_0\,
      CO(6) => \add_ln52_1_fu_558_p2__169_carry__0_n_1\,
      CO(5) => \add_ln52_1_fu_558_p2__169_carry__0_n_2\,
      CO(4) => \add_ln52_1_fu_558_p2__169_carry__0_n_3\,
      CO(3) => \add_ln52_1_fu_558_p2__169_carry__0_n_4\,
      CO(2) => \add_ln52_1_fu_558_p2__169_carry__0_n_5\,
      CO(1) => \add_ln52_1_fu_558_p2__169_carry__0_n_6\,
      CO(0) => \add_ln52_1_fu_558_p2__169_carry__0_n_7\,
      DI(7 downto 0) => add_ln52_10_fu_542_p2(15 downto 8),
      O(7 downto 5) => grp_DCT_1D_1_fu_828_output_1_d0(2 downto 0),
      O(4 downto 0) => \NLW_add_ln52_1_fu_558_p2__169_carry__0_O_UNCONNECTED\(4 downto 0),
      S(7) => \add_ln52_1_fu_558_p2__169_carry__0_i_1_n_0\,
      S(6) => \add_ln52_1_fu_558_p2__169_carry__0_i_2_n_0\,
      S(5) => \add_ln52_1_fu_558_p2__169_carry__0_i_3_n_0\,
      S(4) => \add_ln52_1_fu_558_p2__169_carry__0_i_4_n_0\,
      S(3) => \add_ln52_1_fu_558_p2__169_carry__0_i_5_n_0\,
      S(2) => \add_ln52_1_fu_558_p2__169_carry__0_i_6_n_0\,
      S(1) => \add_ln52_1_fu_558_p2__169_carry__0_i_7_n_0\,
      S(0) => \add_ln52_1_fu_558_p2__169_carry__0_i_8_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(15),
      I1 => add_ln52_14_fu_553_p2(15),
      O => \add_ln52_1_fu_558_p2__169_carry__0_i_1_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(14),
      I1 => add_ln52_14_fu_553_p2(14),
      O => \add_ln52_1_fu_558_p2__169_carry__0_i_2_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(13),
      I1 => add_ln52_14_fu_553_p2(13),
      O => \add_ln52_1_fu_558_p2__169_carry__0_i_3_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(12),
      I1 => add_ln52_14_fu_553_p2(12),
      O => \add_ln52_1_fu_558_p2__169_carry__0_i_4_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(11),
      I1 => add_ln52_14_fu_553_p2(11),
      O => \add_ln52_1_fu_558_p2__169_carry__0_i_5_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(10),
      I1 => add_ln52_14_fu_553_p2(10),
      O => \add_ln52_1_fu_558_p2__169_carry__0_i_6_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(9),
      I1 => add_ln52_14_fu_553_p2(9),
      O => \add_ln52_1_fu_558_p2__169_carry__0_i_7_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(8),
      I1 => add_ln52_14_fu_553_p2(8),
      O => \add_ln52_1_fu_558_p2__169_carry__0_i_8_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_1_fu_558_p2__169_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_1_fu_558_p2__169_carry__1_n_0\,
      CO(6) => \add_ln52_1_fu_558_p2__169_carry__1_n_1\,
      CO(5) => \add_ln52_1_fu_558_p2__169_carry__1_n_2\,
      CO(4) => \add_ln52_1_fu_558_p2__169_carry__1_n_3\,
      CO(3) => \add_ln52_1_fu_558_p2__169_carry__1_n_4\,
      CO(2) => \add_ln52_1_fu_558_p2__169_carry__1_n_5\,
      CO(1) => \add_ln52_1_fu_558_p2__169_carry__1_n_6\,
      CO(0) => \add_ln52_1_fu_558_p2__169_carry__1_n_7\,
      DI(7 downto 0) => add_ln52_10_fu_542_p2(23 downto 16),
      O(7 downto 0) => grp_DCT_1D_1_fu_828_output_1_d0(10 downto 3),
      S(7) => \add_ln52_1_fu_558_p2__169_carry__1_i_1_n_0\,
      S(6) => \add_ln52_1_fu_558_p2__169_carry__1_i_2_n_0\,
      S(5) => \add_ln52_1_fu_558_p2__169_carry__1_i_3_n_0\,
      S(4) => \add_ln52_1_fu_558_p2__169_carry__1_i_4_n_0\,
      S(3) => \add_ln52_1_fu_558_p2__169_carry__1_i_5_n_0\,
      S(2) => \add_ln52_1_fu_558_p2__169_carry__1_i_6_n_0\,
      S(1) => \add_ln52_1_fu_558_p2__169_carry__1_i_7_n_0\,
      S(0) => \add_ln52_1_fu_558_p2__169_carry__1_i_8_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(23),
      I1 => add_ln52_14_fu_553_p2(23),
      O => \add_ln52_1_fu_558_p2__169_carry__1_i_1_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(22),
      I1 => add_ln52_14_fu_553_p2(22),
      O => \add_ln52_1_fu_558_p2__169_carry__1_i_2_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(21),
      I1 => add_ln52_14_fu_553_p2(21),
      O => \add_ln52_1_fu_558_p2__169_carry__1_i_3_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(20),
      I1 => add_ln52_14_fu_553_p2(20),
      O => \add_ln52_1_fu_558_p2__169_carry__1_i_4_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(19),
      I1 => add_ln52_14_fu_553_p2(19),
      O => \add_ln52_1_fu_558_p2__169_carry__1_i_5_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(18),
      I1 => add_ln52_14_fu_553_p2(18),
      O => \add_ln52_1_fu_558_p2__169_carry__1_i_6_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(17),
      I1 => add_ln52_14_fu_553_p2(17),
      O => \add_ln52_1_fu_558_p2__169_carry__1_i_7_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(16),
      I1 => add_ln52_14_fu_553_p2(16),
      O => \add_ln52_1_fu_558_p2__169_carry__1_i_8_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_1_fu_558_p2__169_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_1_fu_558_p2__169_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_1_fu_558_p2__169_carry__2_n_4\,
      CO(2) => \add_ln52_1_fu_558_p2__169_carry__2_n_5\,
      CO(1) => \add_ln52_1_fu_558_p2__169_carry__2_n_6\,
      CO(0) => \add_ln52_1_fu_558_p2__169_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => add_ln52_10_fu_542_p2(27 downto 24),
      O(7 downto 5) => \NLW_add_ln52_1_fu_558_p2__169_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => grp_DCT_1D_1_fu_828_output_1_d0(15 downto 11),
      S(7 downto 5) => B"000",
      S(4) => \add_ln52_1_fu_558_p2__169_carry__2_i_1_n_0\,
      S(3) => \add_ln52_1_fu_558_p2__169_carry__2_i_2_n_0\,
      S(2) => \add_ln52_1_fu_558_p2__169_carry__2_i_3_n_0\,
      S(1) => \add_ln52_1_fu_558_p2__169_carry__2_i_4_n_0\,
      S(0) => \add_ln52_1_fu_558_p2__169_carry__2_i_5_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_14_fu_553_p2(28),
      I1 => add_ln52_10_fu_542_p2(28),
      O => \add_ln52_1_fu_558_p2__169_carry__2_i_1_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(27),
      I1 => add_ln52_14_fu_553_p2(27),
      O => \add_ln52_1_fu_558_p2__169_carry__2_i_2_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(26),
      I1 => add_ln52_14_fu_553_p2(26),
      O => \add_ln52_1_fu_558_p2__169_carry__2_i_3_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(25),
      I1 => add_ln52_14_fu_553_p2(25),
      O => \add_ln52_1_fu_558_p2__169_carry__2_i_4_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(24),
      I1 => add_ln52_14_fu_553_p2(24),
      O => \add_ln52_1_fu_558_p2__169_carry__2_i_5_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(7),
      I1 => add_ln52_14_fu_553_p2(7),
      O => \add_ln52_1_fu_558_p2__169_carry_i_1_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(6),
      I1 => add_ln52_14_fu_553_p2(6),
      O => \add_ln52_1_fu_558_p2__169_carry_i_2_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(5),
      I1 => add_ln52_14_fu_553_p2(5),
      O => \add_ln52_1_fu_558_p2__169_carry_i_3_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(4),
      I1 => add_ln52_14_fu_553_p2(4),
      O => \add_ln52_1_fu_558_p2__169_carry_i_4_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(3),
      I1 => add_ln52_14_fu_553_p2(3),
      O => \add_ln52_1_fu_558_p2__169_carry_i_5_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(2),
      I1 => add_ln52_14_fu_553_p2(2),
      O => \add_ln52_1_fu_558_p2__169_carry_i_6_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(1),
      I1 => add_ln52_14_fu_553_p2(1),
      O => \add_ln52_1_fu_558_p2__169_carry_i_7_n_0\
    );
\add_ln52_1_fu_558_p2__169_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_10_fu_542_p2(0),
      I1 => add_ln52_14_fu_553_p2(0),
      O => \add_ln52_1_fu_558_p2__169_carry_i_8_n_0\
    );
\add_ln52_1_fu_558_p2__84_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln52_1_fu_558_p2__84_carry_n_0\,
      CO(6) => \add_ln52_1_fu_558_p2__84_carry_n_1\,
      CO(5) => \add_ln52_1_fu_558_p2__84_carry_n_2\,
      CO(4) => \add_ln52_1_fu_558_p2__84_carry_n_3\,
      CO(3) => \add_ln52_1_fu_558_p2__84_carry_n_4\,
      CO(2) => \add_ln52_1_fu_558_p2__84_carry_n_5\,
      CO(1) => \add_ln52_1_fu_558_p2__84_carry_n_6\,
      CO(0) => \add_ln52_1_fu_558_p2__84_carry_n_7\,
      DI(7) => DCT_mac_muladd_16g8j_U22_n_20,
      DI(6) => DCT_mac_muladd_16g8j_U22_n_21,
      DI(5) => DCT_mac_muladd_16g8j_U22_n_22,
      DI(4) => DCT_mac_muladd_16g8j_U22_n_23,
      DI(3) => DCT_mac_muladd_16g8j_U22_n_24,
      DI(2) => DCT_mac_muladd_16g8j_U22_n_25,
      DI(1) => DCT_mac_muladd_16g8j_U22_n_26,
      DI(0) => DCT_mac_muladd_16g8j_U22_n_27,
      O(7 downto 0) => add_ln52_14_fu_553_p2(7 downto 0),
      S(7) => DCT_mac_muladd_16g8j_U22_n_28,
      S(6) => DCT_mac_muladd_16g8j_U22_n_29,
      S(5) => DCT_mac_muladd_16g8j_U22_n_30,
      S(4) => DCT_mac_muladd_16g8j_U22_n_31,
      S(3) => DCT_mac_muladd_16g8j_U22_n_32,
      S(2) => DCT_mac_muladd_16g8j_U22_n_33,
      S(1) => DCT_mac_muladd_16g8j_U22_n_34,
      S(0) => DCT_mac_muladd_16g8j_U22_n_35
    );
\add_ln52_1_fu_558_p2__84_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_1_fu_558_p2__84_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_1_fu_558_p2__84_carry__0_n_0\,
      CO(6) => \add_ln52_1_fu_558_p2__84_carry__0_n_1\,
      CO(5) => \add_ln52_1_fu_558_p2__84_carry__0_n_2\,
      CO(4) => \add_ln52_1_fu_558_p2__84_carry__0_n_3\,
      CO(3) => \add_ln52_1_fu_558_p2__84_carry__0_n_4\,
      CO(2) => \add_ln52_1_fu_558_p2__84_carry__0_n_5\,
      CO(1) => \add_ln52_1_fu_558_p2__84_carry__0_n_6\,
      CO(0) => \add_ln52_1_fu_558_p2__84_carry__0_n_7\,
      DI(7) => DCT_mac_muladd_16g8j_U22_n_12,
      DI(6) => DCT_mac_muladd_16g8j_U22_n_13,
      DI(5) => DCT_mac_muladd_16g8j_U22_n_14,
      DI(4) => DCT_mac_muladd_16g8j_U22_n_15,
      DI(3) => DCT_mac_muladd_16g8j_U22_n_16,
      DI(2) => DCT_mac_muladd_16g8j_U22_n_17,
      DI(1) => DCT_mac_muladd_16g8j_U22_n_18,
      DI(0) => DCT_mac_muladd_16g8j_U22_n_19,
      O(7 downto 0) => add_ln52_14_fu_553_p2(15 downto 8),
      S(7) => DCT_mac_muladd_16g8j_U22_n_36,
      S(6) => DCT_mac_muladd_16g8j_U22_n_37,
      S(5) => DCT_mac_muladd_16g8j_U22_n_38,
      S(4) => DCT_mac_muladd_16g8j_U22_n_39,
      S(3) => DCT_mac_muladd_16g8j_U22_n_40,
      S(2) => DCT_mac_muladd_16g8j_U22_n_41,
      S(1) => DCT_mac_muladd_16g8j_U22_n_42,
      S(0) => DCT_mac_muladd_16g8j_U22_n_43
    );
\add_ln52_1_fu_558_p2__84_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_1_fu_558_p2__84_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_1_fu_558_p2__84_carry__1_n_0\,
      CO(6) => \add_ln52_1_fu_558_p2__84_carry__1_n_1\,
      CO(5) => \add_ln52_1_fu_558_p2__84_carry__1_n_2\,
      CO(4) => \add_ln52_1_fu_558_p2__84_carry__1_n_3\,
      CO(3) => \add_ln52_1_fu_558_p2__84_carry__1_n_4\,
      CO(2) => \add_ln52_1_fu_558_p2__84_carry__1_n_5\,
      CO(1) => \add_ln52_1_fu_558_p2__84_carry__1_n_6\,
      CO(0) => \add_ln52_1_fu_558_p2__84_carry__1_n_7\,
      DI(7) => DCT_mac_muladd_16g8j_U22_n_4,
      DI(6) => DCT_mac_muladd_16g8j_U22_n_5,
      DI(5) => DCT_mac_muladd_16g8j_U22_n_6,
      DI(4) => DCT_mac_muladd_16g8j_U22_n_7,
      DI(3) => DCT_mac_muladd_16g8j_U22_n_8,
      DI(2) => DCT_mac_muladd_16g8j_U22_n_9,
      DI(1) => DCT_mac_muladd_16g8j_U22_n_10,
      DI(0) => DCT_mac_muladd_16g8j_U22_n_11,
      O(7 downto 0) => add_ln52_14_fu_553_p2(23 downto 16),
      S(7) => DCT_mac_muladd_16g8j_U22_n_44,
      S(6) => DCT_mac_muladd_16g8j_U22_n_45,
      S(5) => DCT_mac_muladd_16g8j_U22_n_46,
      S(4) => DCT_mac_muladd_16g8j_U22_n_47,
      S(3) => DCT_mac_muladd_16g8j_U22_n_48,
      S(2) => DCT_mac_muladd_16g8j_U22_n_49,
      S(1) => DCT_mac_muladd_16g8j_U22_n_50,
      S(0) => DCT_mac_muladd_16g8j_U22_n_51
    );
\add_ln52_1_fu_558_p2__84_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_1_fu_558_p2__84_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_1_fu_558_p2__84_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_1_fu_558_p2__84_carry__2_n_4\,
      CO(2) => \add_ln52_1_fu_558_p2__84_carry__2_n_5\,
      CO(1) => \add_ln52_1_fu_558_p2__84_carry__2_n_6\,
      CO(0) => \add_ln52_1_fu_558_p2__84_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16ibs_U24_n_27,
      DI(2) => DCT_mac_muladd_16g8j_U22_n_1,
      DI(1) => DCT_mac_muladd_16g8j_U22_n_2,
      DI(0) => DCT_mac_muladd_16g8j_U22_n_3,
      O(7 downto 5) => \NLW_add_ln52_1_fu_558_p2__84_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_14_fu_553_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16ibs_U24_n_28,
      S(3) => DCT_mac_muladd_16ibs_U24_n_29,
      S(2) => DCT_mac_muladd_16g8j_U22_n_52,
      S(1) => DCT_mac_muladd_16g8j_U22_n_53,
      S(0) => DCT_mac_muladd_16g8j_U22_n_54
    );
add_ln52_1_fu_558_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln52_1_fu_558_p2_carry_n_0,
      CO(6) => add_ln52_1_fu_558_p2_carry_n_1,
      CO(5) => add_ln52_1_fu_558_p2_carry_n_2,
      CO(4) => add_ln52_1_fu_558_p2_carry_n_3,
      CO(3) => add_ln52_1_fu_558_p2_carry_n_4,
      CO(2) => add_ln52_1_fu_558_p2_carry_n_5,
      CO(1) => add_ln52_1_fu_558_p2_carry_n_6,
      CO(0) => add_ln52_1_fu_558_p2_carry_n_7,
      DI(7) => DCT_mac_muladd_16cud_U18_n_21,
      DI(6) => DCT_mac_muladd_16cud_U18_n_22,
      DI(5) => DCT_mac_muladd_16cud_U18_n_23,
      DI(4) => DCT_mac_muladd_16cud_U18_n_24,
      DI(3) => DCT_mac_muladd_16cud_U18_n_25,
      DI(2) => DCT_mac_muladd_16cud_U18_n_26,
      DI(1) => DCT_mac_muladd_16cud_U18_n_27,
      DI(0) => DCT_mac_muladd_16cud_U18_n_28,
      O(7 downto 0) => add_ln52_10_fu_542_p2(7 downto 0),
      S(7) => DCT_mac_muladd_16cud_U18_n_29,
      S(6) => DCT_mac_muladd_16cud_U18_n_30,
      S(5) => DCT_mac_muladd_16cud_U18_n_31,
      S(4) => DCT_mac_muladd_16cud_U18_n_32,
      S(3) => DCT_mac_muladd_16cud_U18_n_33,
      S(2) => DCT_mac_muladd_16cud_U18_n_34,
      S(1) => DCT_mac_muladd_16cud_U18_n_35,
      S(0) => DCT_mac_muladd_16cud_U18_n_36
    );
\add_ln52_1_fu_558_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln52_1_fu_558_p2_carry_n_0,
      CI_TOP => '0',
      CO(7) => \add_ln52_1_fu_558_p2_carry__0_n_0\,
      CO(6) => \add_ln52_1_fu_558_p2_carry__0_n_1\,
      CO(5) => \add_ln52_1_fu_558_p2_carry__0_n_2\,
      CO(4) => \add_ln52_1_fu_558_p2_carry__0_n_3\,
      CO(3) => \add_ln52_1_fu_558_p2_carry__0_n_4\,
      CO(2) => \add_ln52_1_fu_558_p2_carry__0_n_5\,
      CO(1) => \add_ln52_1_fu_558_p2_carry__0_n_6\,
      CO(0) => \add_ln52_1_fu_558_p2_carry__0_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U18_n_13,
      DI(6) => DCT_mac_muladd_16cud_U18_n_14,
      DI(5) => DCT_mac_muladd_16cud_U18_n_15,
      DI(4) => DCT_mac_muladd_16cud_U18_n_16,
      DI(3) => DCT_mac_muladd_16cud_U18_n_17,
      DI(2) => DCT_mac_muladd_16cud_U18_n_18,
      DI(1) => DCT_mac_muladd_16cud_U18_n_19,
      DI(0) => DCT_mac_muladd_16cud_U18_n_20,
      O(7 downto 0) => add_ln52_10_fu_542_p2(15 downto 8),
      S(7) => DCT_mac_muladd_16cud_U18_n_37,
      S(6) => DCT_mac_muladd_16cud_U18_n_38,
      S(5) => DCT_mac_muladd_16cud_U18_n_39,
      S(4) => DCT_mac_muladd_16cud_U18_n_40,
      S(3) => DCT_mac_muladd_16cud_U18_n_41,
      S(2) => DCT_mac_muladd_16cud_U18_n_42,
      S(1) => DCT_mac_muladd_16cud_U18_n_43,
      S(0) => DCT_mac_muladd_16cud_U18_n_44
    );
\add_ln52_1_fu_558_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_1_fu_558_p2_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_1_fu_558_p2_carry__1_n_0\,
      CO(6) => \add_ln52_1_fu_558_p2_carry__1_n_1\,
      CO(5) => \add_ln52_1_fu_558_p2_carry__1_n_2\,
      CO(4) => \add_ln52_1_fu_558_p2_carry__1_n_3\,
      CO(3) => \add_ln52_1_fu_558_p2_carry__1_n_4\,
      CO(2) => \add_ln52_1_fu_558_p2_carry__1_n_5\,
      CO(1) => \add_ln52_1_fu_558_p2_carry__1_n_6\,
      CO(0) => \add_ln52_1_fu_558_p2_carry__1_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U18_n_5,
      DI(6) => DCT_mac_muladd_16cud_U18_n_6,
      DI(5) => DCT_mac_muladd_16cud_U18_n_7,
      DI(4) => DCT_mac_muladd_16cud_U18_n_8,
      DI(3) => DCT_mac_muladd_16cud_U18_n_9,
      DI(2) => DCT_mac_muladd_16cud_U18_n_10,
      DI(1) => DCT_mac_muladd_16cud_U18_n_11,
      DI(0) => DCT_mac_muladd_16cud_U18_n_12,
      O(7 downto 0) => add_ln52_10_fu_542_p2(23 downto 16),
      S(7) => DCT_mac_muladd_16cud_U18_n_45,
      S(6) => DCT_mac_muladd_16cud_U18_n_46,
      S(5) => DCT_mac_muladd_16cud_U18_n_47,
      S(4) => DCT_mac_muladd_16cud_U18_n_48,
      S(3) => DCT_mac_muladd_16cud_U18_n_49,
      S(2) => DCT_mac_muladd_16cud_U18_n_50,
      S(1) => DCT_mac_muladd_16cud_U18_n_51,
      S(0) => DCT_mac_muladd_16cud_U18_n_52
    );
\add_ln52_1_fu_558_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_1_fu_558_p2_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_1_fu_558_p2_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_1_fu_558_p2_carry__2_n_4\,
      CO(2) => \add_ln52_1_fu_558_p2_carry__2_n_5\,
      CO(1) => \add_ln52_1_fu_558_p2_carry__2_n_6\,
      CO(0) => \add_ln52_1_fu_558_p2_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16fYi_U21_n_0,
      DI(2) => DCT_mac_muladd_16cud_U18_n_2,
      DI(1) => DCT_mac_muladd_16cud_U18_n_3,
      DI(0) => DCT_mac_muladd_16cud_U18_n_4,
      O(7 downto 5) => \NLW_add_ln52_1_fu_558_p2_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_10_fu_542_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16fYi_U21_n_28,
      S(3) => DCT_mac_muladd_16fYi_U21_n_29,
      S(2) => DCT_mac_muladd_16cud_U18_n_53,
      S(1) => DCT_mac_muladd_16cud_U18_n_54,
      S(0) => DCT_mac_muladd_16cud_U18_n_55
    );
\add_ln52_2_fu_586_p2__169_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln52_2_fu_586_p2__169_carry_n_0\,
      CO(6) => \add_ln52_2_fu_586_p2__169_carry_n_1\,
      CO(5) => \add_ln52_2_fu_586_p2__169_carry_n_2\,
      CO(4) => \add_ln52_2_fu_586_p2__169_carry_n_3\,
      CO(3) => \add_ln52_2_fu_586_p2__169_carry_n_4\,
      CO(2) => \add_ln52_2_fu_586_p2__169_carry_n_5\,
      CO(1) => \add_ln52_2_fu_586_p2__169_carry_n_6\,
      CO(0) => \add_ln52_2_fu_586_p2__169_carry_n_7\,
      DI(7 downto 0) => add_ln52_17_fu_575_p2(7 downto 0),
      O(7 downto 0) => \NLW_add_ln52_2_fu_586_p2__169_carry_O_UNCONNECTED\(7 downto 0),
      S(7) => \add_ln52_2_fu_586_p2__169_carry_i_1_n_0\,
      S(6) => \add_ln52_2_fu_586_p2__169_carry_i_2_n_0\,
      S(5) => \add_ln52_2_fu_586_p2__169_carry_i_3_n_0\,
      S(4) => \add_ln52_2_fu_586_p2__169_carry_i_4_n_0\,
      S(3) => \add_ln52_2_fu_586_p2__169_carry_i_5_n_0\,
      S(2) => \add_ln52_2_fu_586_p2__169_carry_i_6_n_0\,
      S(1) => \add_ln52_2_fu_586_p2__169_carry_i_7_n_0\,
      S(0) => \add_ln52_2_fu_586_p2__169_carry_i_8_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_2_fu_586_p2__169_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_2_fu_586_p2__169_carry__0_n_0\,
      CO(6) => \add_ln52_2_fu_586_p2__169_carry__0_n_1\,
      CO(5) => \add_ln52_2_fu_586_p2__169_carry__0_n_2\,
      CO(4) => \add_ln52_2_fu_586_p2__169_carry__0_n_3\,
      CO(3) => \add_ln52_2_fu_586_p2__169_carry__0_n_4\,
      CO(2) => \add_ln52_2_fu_586_p2__169_carry__0_n_5\,
      CO(1) => \add_ln52_2_fu_586_p2__169_carry__0_n_6\,
      CO(0) => \add_ln52_2_fu_586_p2__169_carry__0_n_7\,
      DI(7 downto 0) => add_ln52_17_fu_575_p2(15 downto 8),
      O(7 downto 5) => grp_DCT_1D_1_fu_828_output_2_d0(2 downto 0),
      O(4 downto 0) => \NLW_add_ln52_2_fu_586_p2__169_carry__0_O_UNCONNECTED\(4 downto 0),
      S(7) => \add_ln52_2_fu_586_p2__169_carry__0_i_1_n_0\,
      S(6) => \add_ln52_2_fu_586_p2__169_carry__0_i_2_n_0\,
      S(5) => \add_ln52_2_fu_586_p2__169_carry__0_i_3_n_0\,
      S(4) => \add_ln52_2_fu_586_p2__169_carry__0_i_4_n_0\,
      S(3) => \add_ln52_2_fu_586_p2__169_carry__0_i_5_n_0\,
      S(2) => \add_ln52_2_fu_586_p2__169_carry__0_i_6_n_0\,
      S(1) => \add_ln52_2_fu_586_p2__169_carry__0_i_7_n_0\,
      S(0) => \add_ln52_2_fu_586_p2__169_carry__0_i_8_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(15),
      I1 => add_ln52_21_fu_582_p2(15),
      O => \add_ln52_2_fu_586_p2__169_carry__0_i_1_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(14),
      I1 => add_ln52_21_fu_582_p2(14),
      O => \add_ln52_2_fu_586_p2__169_carry__0_i_2_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(13),
      I1 => add_ln52_21_fu_582_p2(13),
      O => \add_ln52_2_fu_586_p2__169_carry__0_i_3_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(12),
      I1 => add_ln52_21_fu_582_p2(12),
      O => \add_ln52_2_fu_586_p2__169_carry__0_i_4_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(11),
      I1 => add_ln52_21_fu_582_p2(11),
      O => \add_ln52_2_fu_586_p2__169_carry__0_i_5_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(10),
      I1 => add_ln52_21_fu_582_p2(10),
      O => \add_ln52_2_fu_586_p2__169_carry__0_i_6_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(9),
      I1 => add_ln52_21_fu_582_p2(9),
      O => \add_ln52_2_fu_586_p2__169_carry__0_i_7_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(8),
      I1 => add_ln52_21_fu_582_p2(8),
      O => \add_ln52_2_fu_586_p2__169_carry__0_i_8_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_2_fu_586_p2__169_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_2_fu_586_p2__169_carry__1_n_0\,
      CO(6) => \add_ln52_2_fu_586_p2__169_carry__1_n_1\,
      CO(5) => \add_ln52_2_fu_586_p2__169_carry__1_n_2\,
      CO(4) => \add_ln52_2_fu_586_p2__169_carry__1_n_3\,
      CO(3) => \add_ln52_2_fu_586_p2__169_carry__1_n_4\,
      CO(2) => \add_ln52_2_fu_586_p2__169_carry__1_n_5\,
      CO(1) => \add_ln52_2_fu_586_p2__169_carry__1_n_6\,
      CO(0) => \add_ln52_2_fu_586_p2__169_carry__1_n_7\,
      DI(7 downto 0) => add_ln52_17_fu_575_p2(23 downto 16),
      O(7 downto 0) => grp_DCT_1D_1_fu_828_output_2_d0(10 downto 3),
      S(7) => \add_ln52_2_fu_586_p2__169_carry__1_i_1_n_0\,
      S(6) => \add_ln52_2_fu_586_p2__169_carry__1_i_2_n_0\,
      S(5) => \add_ln52_2_fu_586_p2__169_carry__1_i_3_n_0\,
      S(4) => \add_ln52_2_fu_586_p2__169_carry__1_i_4_n_0\,
      S(3) => \add_ln52_2_fu_586_p2__169_carry__1_i_5_n_0\,
      S(2) => \add_ln52_2_fu_586_p2__169_carry__1_i_6_n_0\,
      S(1) => \add_ln52_2_fu_586_p2__169_carry__1_i_7_n_0\,
      S(0) => \add_ln52_2_fu_586_p2__169_carry__1_i_8_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(23),
      I1 => add_ln52_21_fu_582_p2(23),
      O => \add_ln52_2_fu_586_p2__169_carry__1_i_1_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(22),
      I1 => add_ln52_21_fu_582_p2(22),
      O => \add_ln52_2_fu_586_p2__169_carry__1_i_2_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(21),
      I1 => add_ln52_21_fu_582_p2(21),
      O => \add_ln52_2_fu_586_p2__169_carry__1_i_3_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(20),
      I1 => add_ln52_21_fu_582_p2(20),
      O => \add_ln52_2_fu_586_p2__169_carry__1_i_4_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(19),
      I1 => add_ln52_21_fu_582_p2(19),
      O => \add_ln52_2_fu_586_p2__169_carry__1_i_5_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(18),
      I1 => add_ln52_21_fu_582_p2(18),
      O => \add_ln52_2_fu_586_p2__169_carry__1_i_6_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(17),
      I1 => add_ln52_21_fu_582_p2(17),
      O => \add_ln52_2_fu_586_p2__169_carry__1_i_7_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(16),
      I1 => add_ln52_21_fu_582_p2(16),
      O => \add_ln52_2_fu_586_p2__169_carry__1_i_8_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_2_fu_586_p2__169_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_2_fu_586_p2__169_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_2_fu_586_p2__169_carry__2_n_4\,
      CO(2) => \add_ln52_2_fu_586_p2__169_carry__2_n_5\,
      CO(1) => \add_ln52_2_fu_586_p2__169_carry__2_n_6\,
      CO(0) => \add_ln52_2_fu_586_p2__169_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => add_ln52_17_fu_575_p2(27 downto 24),
      O(7 downto 5) => \NLW_add_ln52_2_fu_586_p2__169_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => grp_DCT_1D_1_fu_828_output_2_d0(15 downto 11),
      S(7 downto 5) => B"000",
      S(4) => \add_ln52_2_fu_586_p2__169_carry__2_i_1_n_0\,
      S(3) => \add_ln52_2_fu_586_p2__169_carry__2_i_2_n_0\,
      S(2) => \add_ln52_2_fu_586_p2__169_carry__2_i_3_n_0\,
      S(1) => \add_ln52_2_fu_586_p2__169_carry__2_i_4_n_0\,
      S(0) => \add_ln52_2_fu_586_p2__169_carry__2_i_5_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_21_fu_582_p2(28),
      I1 => add_ln52_17_fu_575_p2(28),
      O => \add_ln52_2_fu_586_p2__169_carry__2_i_1_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(27),
      I1 => add_ln52_21_fu_582_p2(27),
      O => \add_ln52_2_fu_586_p2__169_carry__2_i_2_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(26),
      I1 => add_ln52_21_fu_582_p2(26),
      O => \add_ln52_2_fu_586_p2__169_carry__2_i_3_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(25),
      I1 => add_ln52_21_fu_582_p2(25),
      O => \add_ln52_2_fu_586_p2__169_carry__2_i_4_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(24),
      I1 => add_ln52_21_fu_582_p2(24),
      O => \add_ln52_2_fu_586_p2__169_carry__2_i_5_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(7),
      I1 => add_ln52_21_fu_582_p2(7),
      O => \add_ln52_2_fu_586_p2__169_carry_i_1_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(6),
      I1 => add_ln52_21_fu_582_p2(6),
      O => \add_ln52_2_fu_586_p2__169_carry_i_2_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(5),
      I1 => add_ln52_21_fu_582_p2(5),
      O => \add_ln52_2_fu_586_p2__169_carry_i_3_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(4),
      I1 => add_ln52_21_fu_582_p2(4),
      O => \add_ln52_2_fu_586_p2__169_carry_i_4_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(3),
      I1 => add_ln52_21_fu_582_p2(3),
      O => \add_ln52_2_fu_586_p2__169_carry_i_5_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(2),
      I1 => add_ln52_21_fu_582_p2(2),
      O => \add_ln52_2_fu_586_p2__169_carry_i_6_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(1),
      I1 => add_ln52_21_fu_582_p2(1),
      O => \add_ln52_2_fu_586_p2__169_carry_i_7_n_0\
    );
\add_ln52_2_fu_586_p2__169_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_17_fu_575_p2(0),
      I1 => add_ln52_21_fu_582_p2(0),
      O => \add_ln52_2_fu_586_p2__169_carry_i_8_n_0\
    );
\add_ln52_2_fu_586_p2__84_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln52_2_fu_586_p2__84_carry_n_0\,
      CO(6) => \add_ln52_2_fu_586_p2__84_carry_n_1\,
      CO(5) => \add_ln52_2_fu_586_p2__84_carry_n_2\,
      CO(4) => \add_ln52_2_fu_586_p2__84_carry_n_3\,
      CO(3) => \add_ln52_2_fu_586_p2__84_carry_n_4\,
      CO(2) => \add_ln52_2_fu_586_p2__84_carry_n_5\,
      CO(1) => \add_ln52_2_fu_586_p2__84_carry_n_6\,
      CO(0) => \add_ln52_2_fu_586_p2__84_carry_n_7\,
      DI(7) => DCT_mac_muladd_16lbW_U31_n_21,
      DI(6) => DCT_mac_muladd_16lbW_U31_n_22,
      DI(5) => DCT_mac_muladd_16lbW_U31_n_23,
      DI(4) => DCT_mac_muladd_16lbW_U31_n_24,
      DI(3) => DCT_mac_muladd_16lbW_U31_n_25,
      DI(2) => DCT_mac_muladd_16lbW_U31_n_26,
      DI(1) => DCT_mac_muladd_16lbW_U31_n_27,
      DI(0) => DCT_mac_muladd_16lbW_U31_n_28,
      O(7 downto 0) => add_ln52_21_fu_582_p2(7 downto 0),
      S(7) => DCT_mac_muladd_16lbW_U31_n_29,
      S(6) => DCT_mac_muladd_16lbW_U31_n_30,
      S(5) => DCT_mac_muladd_16lbW_U31_n_31,
      S(4) => DCT_mac_muladd_16lbW_U31_n_32,
      S(3) => DCT_mac_muladd_16lbW_U31_n_33,
      S(2) => DCT_mac_muladd_16lbW_U31_n_34,
      S(1) => DCT_mac_muladd_16lbW_U31_n_35,
      S(0) => DCT_mac_muladd_16lbW_U31_n_36
    );
\add_ln52_2_fu_586_p2__84_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_2_fu_586_p2__84_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_2_fu_586_p2__84_carry__0_n_0\,
      CO(6) => \add_ln52_2_fu_586_p2__84_carry__0_n_1\,
      CO(5) => \add_ln52_2_fu_586_p2__84_carry__0_n_2\,
      CO(4) => \add_ln52_2_fu_586_p2__84_carry__0_n_3\,
      CO(3) => \add_ln52_2_fu_586_p2__84_carry__0_n_4\,
      CO(2) => \add_ln52_2_fu_586_p2__84_carry__0_n_5\,
      CO(1) => \add_ln52_2_fu_586_p2__84_carry__0_n_6\,
      CO(0) => \add_ln52_2_fu_586_p2__84_carry__0_n_7\,
      DI(7) => DCT_mac_muladd_16lbW_U31_n_13,
      DI(6) => DCT_mac_muladd_16lbW_U31_n_14,
      DI(5) => DCT_mac_muladd_16lbW_U31_n_15,
      DI(4) => DCT_mac_muladd_16lbW_U31_n_16,
      DI(3) => DCT_mac_muladd_16lbW_U31_n_17,
      DI(2) => DCT_mac_muladd_16lbW_U31_n_18,
      DI(1) => DCT_mac_muladd_16lbW_U31_n_19,
      DI(0) => DCT_mac_muladd_16lbW_U31_n_20,
      O(7 downto 0) => add_ln52_21_fu_582_p2(15 downto 8),
      S(7) => DCT_mac_muladd_16lbW_U31_n_37,
      S(6) => DCT_mac_muladd_16lbW_U31_n_38,
      S(5) => DCT_mac_muladd_16lbW_U31_n_39,
      S(4) => DCT_mac_muladd_16lbW_U31_n_40,
      S(3) => DCT_mac_muladd_16lbW_U31_n_41,
      S(2) => DCT_mac_muladd_16lbW_U31_n_42,
      S(1) => DCT_mac_muladd_16lbW_U31_n_43,
      S(0) => DCT_mac_muladd_16lbW_U31_n_44
    );
\add_ln52_2_fu_586_p2__84_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_2_fu_586_p2__84_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_2_fu_586_p2__84_carry__1_n_0\,
      CO(6) => \add_ln52_2_fu_586_p2__84_carry__1_n_1\,
      CO(5) => \add_ln52_2_fu_586_p2__84_carry__1_n_2\,
      CO(4) => \add_ln52_2_fu_586_p2__84_carry__1_n_3\,
      CO(3) => \add_ln52_2_fu_586_p2__84_carry__1_n_4\,
      CO(2) => \add_ln52_2_fu_586_p2__84_carry__1_n_5\,
      CO(1) => \add_ln52_2_fu_586_p2__84_carry__1_n_6\,
      CO(0) => \add_ln52_2_fu_586_p2__84_carry__1_n_7\,
      DI(7) => DCT_mac_muladd_16lbW_U31_n_5,
      DI(6) => DCT_mac_muladd_16lbW_U31_n_6,
      DI(5) => DCT_mac_muladd_16lbW_U31_n_7,
      DI(4) => DCT_mac_muladd_16lbW_U31_n_8,
      DI(3) => DCT_mac_muladd_16lbW_U31_n_9,
      DI(2) => DCT_mac_muladd_16lbW_U31_n_10,
      DI(1) => DCT_mac_muladd_16lbW_U31_n_11,
      DI(0) => DCT_mac_muladd_16lbW_U31_n_12,
      O(7 downto 0) => add_ln52_21_fu_582_p2(23 downto 16),
      S(7) => DCT_mac_muladd_16lbW_U31_n_45,
      S(6) => DCT_mac_muladd_16lbW_U31_n_46,
      S(5) => DCT_mac_muladd_16lbW_U31_n_47,
      S(4) => DCT_mac_muladd_16lbW_U31_n_48,
      S(3) => DCT_mac_muladd_16lbW_U31_n_49,
      S(2) => DCT_mac_muladd_16lbW_U31_n_50,
      S(1) => DCT_mac_muladd_16lbW_U31_n_51,
      S(0) => DCT_mac_muladd_16lbW_U31_n_52
    );
\add_ln52_2_fu_586_p2__84_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_2_fu_586_p2__84_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_2_fu_586_p2__84_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_2_fu_586_p2__84_carry__2_n_4\,
      CO(2) => \add_ln52_2_fu_586_p2__84_carry__2_n_5\,
      CO(1) => \add_ln52_2_fu_586_p2__84_carry__2_n_6\,
      CO(0) => \add_ln52_2_fu_586_p2__84_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16lbW_U31_n_1,
      DI(2) => DCT_mac_muladd_16lbW_U31_n_2,
      DI(1) => DCT_mac_muladd_16lbW_U31_n_3,
      DI(0) => DCT_mac_muladd_16lbW_U31_n_4,
      O(7 downto 5) => \NLW_add_ln52_2_fu_586_p2__84_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_21_fu_582_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16ncg_U32_n_28,
      S(3) => DCT_mac_muladd_16lbW_U31_n_53,
      S(2) => DCT_mac_muladd_16lbW_U31_n_54,
      S(1) => DCT_mac_muladd_16lbW_U31_n_55,
      S(0) => DCT_mac_muladd_16lbW_U31_n_56
    );
add_ln52_2_fu_586_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln52_2_fu_586_p2_carry_n_0,
      CO(6) => add_ln52_2_fu_586_p2_carry_n_1,
      CO(5) => add_ln52_2_fu_586_p2_carry_n_2,
      CO(4) => add_ln52_2_fu_586_p2_carry_n_3,
      CO(3) => add_ln52_2_fu_586_p2_carry_n_4,
      CO(2) => add_ln52_2_fu_586_p2_carry_n_5,
      CO(1) => add_ln52_2_fu_586_p2_carry_n_6,
      CO(0) => add_ln52_2_fu_586_p2_carry_n_7,
      DI(7) => DCT_mac_muladd_16kbM_U27_n_21,
      DI(6) => DCT_mac_muladd_16kbM_U27_n_22,
      DI(5) => DCT_mac_muladd_16kbM_U27_n_23,
      DI(4) => DCT_mac_muladd_16kbM_U27_n_24,
      DI(3) => DCT_mac_muladd_16kbM_U27_n_25,
      DI(2) => DCT_mac_muladd_16kbM_U27_n_26,
      DI(1) => DCT_mac_muladd_16kbM_U27_n_27,
      DI(0) => DCT_mac_muladd_16kbM_U27_n_28,
      O(7 downto 0) => add_ln52_17_fu_575_p2(7 downto 0),
      S(7) => DCT_mac_muladd_16kbM_U27_n_29,
      S(6) => DCT_mac_muladd_16kbM_U27_n_30,
      S(5) => DCT_mac_muladd_16kbM_U27_n_31,
      S(4) => DCT_mac_muladd_16kbM_U27_n_32,
      S(3) => DCT_mac_muladd_16kbM_U27_n_33,
      S(2) => DCT_mac_muladd_16kbM_U27_n_34,
      S(1) => DCT_mac_muladd_16kbM_U27_n_35,
      S(0) => DCT_mac_muladd_16kbM_U27_n_36
    );
\add_ln52_2_fu_586_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln52_2_fu_586_p2_carry_n_0,
      CI_TOP => '0',
      CO(7) => \add_ln52_2_fu_586_p2_carry__0_n_0\,
      CO(6) => \add_ln52_2_fu_586_p2_carry__0_n_1\,
      CO(5) => \add_ln52_2_fu_586_p2_carry__0_n_2\,
      CO(4) => \add_ln52_2_fu_586_p2_carry__0_n_3\,
      CO(3) => \add_ln52_2_fu_586_p2_carry__0_n_4\,
      CO(2) => \add_ln52_2_fu_586_p2_carry__0_n_5\,
      CO(1) => \add_ln52_2_fu_586_p2_carry__0_n_6\,
      CO(0) => \add_ln52_2_fu_586_p2_carry__0_n_7\,
      DI(7) => DCT_mac_muladd_16kbM_U27_n_13,
      DI(6) => DCT_mac_muladd_16kbM_U27_n_14,
      DI(5) => DCT_mac_muladd_16kbM_U27_n_15,
      DI(4) => DCT_mac_muladd_16kbM_U27_n_16,
      DI(3) => DCT_mac_muladd_16kbM_U27_n_17,
      DI(2) => DCT_mac_muladd_16kbM_U27_n_18,
      DI(1) => DCT_mac_muladd_16kbM_U27_n_19,
      DI(0) => DCT_mac_muladd_16kbM_U27_n_20,
      O(7 downto 0) => add_ln52_17_fu_575_p2(15 downto 8),
      S(7) => DCT_mac_muladd_16kbM_U27_n_37,
      S(6) => DCT_mac_muladd_16kbM_U27_n_38,
      S(5) => DCT_mac_muladd_16kbM_U27_n_39,
      S(4) => DCT_mac_muladd_16kbM_U27_n_40,
      S(3) => DCT_mac_muladd_16kbM_U27_n_41,
      S(2) => DCT_mac_muladd_16kbM_U27_n_42,
      S(1) => DCT_mac_muladd_16kbM_U27_n_43,
      S(0) => DCT_mac_muladd_16kbM_U27_n_44
    );
\add_ln52_2_fu_586_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_2_fu_586_p2_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_2_fu_586_p2_carry__1_n_0\,
      CO(6) => \add_ln52_2_fu_586_p2_carry__1_n_1\,
      CO(5) => \add_ln52_2_fu_586_p2_carry__1_n_2\,
      CO(4) => \add_ln52_2_fu_586_p2_carry__1_n_3\,
      CO(3) => \add_ln52_2_fu_586_p2_carry__1_n_4\,
      CO(2) => \add_ln52_2_fu_586_p2_carry__1_n_5\,
      CO(1) => \add_ln52_2_fu_586_p2_carry__1_n_6\,
      CO(0) => \add_ln52_2_fu_586_p2_carry__1_n_7\,
      DI(7) => DCT_mac_muladd_16kbM_U27_n_5,
      DI(6) => DCT_mac_muladd_16kbM_U27_n_6,
      DI(5) => DCT_mac_muladd_16kbM_U27_n_7,
      DI(4) => DCT_mac_muladd_16kbM_U27_n_8,
      DI(3) => DCT_mac_muladd_16kbM_U27_n_9,
      DI(2) => DCT_mac_muladd_16kbM_U27_n_10,
      DI(1) => DCT_mac_muladd_16kbM_U27_n_11,
      DI(0) => DCT_mac_muladd_16kbM_U27_n_12,
      O(7 downto 0) => add_ln52_17_fu_575_p2(23 downto 16),
      S(7) => DCT_mac_muladd_16kbM_U27_n_45,
      S(6) => DCT_mac_muladd_16kbM_U27_n_46,
      S(5) => DCT_mac_muladd_16kbM_U27_n_47,
      S(4) => DCT_mac_muladd_16kbM_U27_n_48,
      S(3) => DCT_mac_muladd_16kbM_U27_n_49,
      S(2) => DCT_mac_muladd_16kbM_U27_n_50,
      S(1) => DCT_mac_muladd_16kbM_U27_n_51,
      S(0) => DCT_mac_muladd_16kbM_U27_n_52
    );
\add_ln52_2_fu_586_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_2_fu_586_p2_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_2_fu_586_p2_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_2_fu_586_p2_carry__2_n_4\,
      CO(2) => \add_ln52_2_fu_586_p2_carry__2_n_5\,
      CO(1) => \add_ln52_2_fu_586_p2_carry__2_n_6\,
      CO(0) => \add_ln52_2_fu_586_p2_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16kbM_U27_n_1,
      DI(2) => DCT_mac_muladd_16kbM_U27_n_2,
      DI(1) => DCT_mac_muladd_16kbM_U27_n_3,
      DI(0) => DCT_mac_muladd_16kbM_U27_n_4,
      O(7 downto 5) => \NLW_add_ln52_2_fu_586_p2_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_17_fu_575_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16lbW_U28_n_28,
      S(3) => DCT_mac_muladd_16kbM_U27_n_53,
      S(2) => DCT_mac_muladd_16kbM_U27_n_54,
      S(1) => DCT_mac_muladd_16kbM_U27_n_55,
      S(0) => DCT_mac_muladd_16kbM_U27_n_56
    );
\add_ln52_3_fu_614_p2__169_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln52_3_fu_614_p2__169_carry_n_0\,
      CO(6) => \add_ln52_3_fu_614_p2__169_carry_n_1\,
      CO(5) => \add_ln52_3_fu_614_p2__169_carry_n_2\,
      CO(4) => \add_ln52_3_fu_614_p2__169_carry_n_3\,
      CO(3) => \add_ln52_3_fu_614_p2__169_carry_n_4\,
      CO(2) => \add_ln52_3_fu_614_p2__169_carry_n_5\,
      CO(1) => \add_ln52_3_fu_614_p2__169_carry_n_6\,
      CO(0) => \add_ln52_3_fu_614_p2__169_carry_n_7\,
      DI(7 downto 0) => add_ln52_24_fu_603_p2(7 downto 0),
      O(7 downto 0) => \NLW_add_ln52_3_fu_614_p2__169_carry_O_UNCONNECTED\(7 downto 0),
      S(7) => \add_ln52_3_fu_614_p2__169_carry_i_1_n_0\,
      S(6) => \add_ln52_3_fu_614_p2__169_carry_i_2_n_0\,
      S(5) => \add_ln52_3_fu_614_p2__169_carry_i_3_n_0\,
      S(4) => \add_ln52_3_fu_614_p2__169_carry_i_4_n_0\,
      S(3) => \add_ln52_3_fu_614_p2__169_carry_i_5_n_0\,
      S(2) => \add_ln52_3_fu_614_p2__169_carry_i_6_n_0\,
      S(1) => \add_ln52_3_fu_614_p2__169_carry_i_7_n_0\,
      S(0) => \add_ln52_3_fu_614_p2__169_carry_i_8_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_3_fu_614_p2__169_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_3_fu_614_p2__169_carry__0_n_0\,
      CO(6) => \add_ln52_3_fu_614_p2__169_carry__0_n_1\,
      CO(5) => \add_ln52_3_fu_614_p2__169_carry__0_n_2\,
      CO(4) => \add_ln52_3_fu_614_p2__169_carry__0_n_3\,
      CO(3) => \add_ln52_3_fu_614_p2__169_carry__0_n_4\,
      CO(2) => \add_ln52_3_fu_614_p2__169_carry__0_n_5\,
      CO(1) => \add_ln52_3_fu_614_p2__169_carry__0_n_6\,
      CO(0) => \add_ln52_3_fu_614_p2__169_carry__0_n_7\,
      DI(7 downto 0) => add_ln52_24_fu_603_p2(15 downto 8),
      O(7 downto 5) => grp_DCT_1D_1_fu_828_output_3_d0(2 downto 0),
      O(4 downto 0) => \NLW_add_ln52_3_fu_614_p2__169_carry__0_O_UNCONNECTED\(4 downto 0),
      S(7) => \add_ln52_3_fu_614_p2__169_carry__0_i_1_n_0\,
      S(6) => \add_ln52_3_fu_614_p2__169_carry__0_i_2_n_0\,
      S(5) => \add_ln52_3_fu_614_p2__169_carry__0_i_3_n_0\,
      S(4) => \add_ln52_3_fu_614_p2__169_carry__0_i_4_n_0\,
      S(3) => \add_ln52_3_fu_614_p2__169_carry__0_i_5_n_0\,
      S(2) => \add_ln52_3_fu_614_p2__169_carry__0_i_6_n_0\,
      S(1) => \add_ln52_3_fu_614_p2__169_carry__0_i_7_n_0\,
      S(0) => \add_ln52_3_fu_614_p2__169_carry__0_i_8_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(15),
      I1 => add_ln52_28_fu_610_p2(15),
      O => \add_ln52_3_fu_614_p2__169_carry__0_i_1_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(14),
      I1 => add_ln52_28_fu_610_p2(14),
      O => \add_ln52_3_fu_614_p2__169_carry__0_i_2_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(13),
      I1 => add_ln52_28_fu_610_p2(13),
      O => \add_ln52_3_fu_614_p2__169_carry__0_i_3_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(12),
      I1 => add_ln52_28_fu_610_p2(12),
      O => \add_ln52_3_fu_614_p2__169_carry__0_i_4_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(11),
      I1 => add_ln52_28_fu_610_p2(11),
      O => \add_ln52_3_fu_614_p2__169_carry__0_i_5_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(10),
      I1 => add_ln52_28_fu_610_p2(10),
      O => \add_ln52_3_fu_614_p2__169_carry__0_i_6_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(9),
      I1 => add_ln52_28_fu_610_p2(9),
      O => \add_ln52_3_fu_614_p2__169_carry__0_i_7_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(8),
      I1 => add_ln52_28_fu_610_p2(8),
      O => \add_ln52_3_fu_614_p2__169_carry__0_i_8_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_3_fu_614_p2__169_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_3_fu_614_p2__169_carry__1_n_0\,
      CO(6) => \add_ln52_3_fu_614_p2__169_carry__1_n_1\,
      CO(5) => \add_ln52_3_fu_614_p2__169_carry__1_n_2\,
      CO(4) => \add_ln52_3_fu_614_p2__169_carry__1_n_3\,
      CO(3) => \add_ln52_3_fu_614_p2__169_carry__1_n_4\,
      CO(2) => \add_ln52_3_fu_614_p2__169_carry__1_n_5\,
      CO(1) => \add_ln52_3_fu_614_p2__169_carry__1_n_6\,
      CO(0) => \add_ln52_3_fu_614_p2__169_carry__1_n_7\,
      DI(7 downto 0) => add_ln52_24_fu_603_p2(23 downto 16),
      O(7 downto 0) => grp_DCT_1D_1_fu_828_output_3_d0(10 downto 3),
      S(7) => \add_ln52_3_fu_614_p2__169_carry__1_i_1_n_0\,
      S(6) => \add_ln52_3_fu_614_p2__169_carry__1_i_2_n_0\,
      S(5) => \add_ln52_3_fu_614_p2__169_carry__1_i_3_n_0\,
      S(4) => \add_ln52_3_fu_614_p2__169_carry__1_i_4_n_0\,
      S(3) => \add_ln52_3_fu_614_p2__169_carry__1_i_5_n_0\,
      S(2) => \add_ln52_3_fu_614_p2__169_carry__1_i_6_n_0\,
      S(1) => \add_ln52_3_fu_614_p2__169_carry__1_i_7_n_0\,
      S(0) => \add_ln52_3_fu_614_p2__169_carry__1_i_8_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(23),
      I1 => add_ln52_28_fu_610_p2(23),
      O => \add_ln52_3_fu_614_p2__169_carry__1_i_1_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(22),
      I1 => add_ln52_28_fu_610_p2(22),
      O => \add_ln52_3_fu_614_p2__169_carry__1_i_2_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(21),
      I1 => add_ln52_28_fu_610_p2(21),
      O => \add_ln52_3_fu_614_p2__169_carry__1_i_3_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(20),
      I1 => add_ln52_28_fu_610_p2(20),
      O => \add_ln52_3_fu_614_p2__169_carry__1_i_4_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(19),
      I1 => add_ln52_28_fu_610_p2(19),
      O => \add_ln52_3_fu_614_p2__169_carry__1_i_5_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(18),
      I1 => add_ln52_28_fu_610_p2(18),
      O => \add_ln52_3_fu_614_p2__169_carry__1_i_6_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(17),
      I1 => add_ln52_28_fu_610_p2(17),
      O => \add_ln52_3_fu_614_p2__169_carry__1_i_7_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(16),
      I1 => add_ln52_28_fu_610_p2(16),
      O => \add_ln52_3_fu_614_p2__169_carry__1_i_8_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_3_fu_614_p2__169_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_3_fu_614_p2__169_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_3_fu_614_p2__169_carry__2_n_4\,
      CO(2) => \add_ln52_3_fu_614_p2__169_carry__2_n_5\,
      CO(1) => \add_ln52_3_fu_614_p2__169_carry__2_n_6\,
      CO(0) => \add_ln52_3_fu_614_p2__169_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => add_ln52_24_fu_603_p2(27 downto 24),
      O(7 downto 5) => \NLW_add_ln52_3_fu_614_p2__169_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => grp_DCT_1D_1_fu_828_output_3_d0(15 downto 11),
      S(7 downto 5) => B"000",
      S(4) => \add_ln52_3_fu_614_p2__169_carry__2_i_1_n_0\,
      S(3) => \add_ln52_3_fu_614_p2__169_carry__2_i_2_n_0\,
      S(2) => \add_ln52_3_fu_614_p2__169_carry__2_i_3_n_0\,
      S(1) => \add_ln52_3_fu_614_p2__169_carry__2_i_4_n_0\,
      S(0) => \add_ln52_3_fu_614_p2__169_carry__2_i_5_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_28_fu_610_p2(28),
      I1 => add_ln52_24_fu_603_p2(28),
      O => \add_ln52_3_fu_614_p2__169_carry__2_i_1_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(27),
      I1 => add_ln52_28_fu_610_p2(27),
      O => \add_ln52_3_fu_614_p2__169_carry__2_i_2_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(26),
      I1 => add_ln52_28_fu_610_p2(26),
      O => \add_ln52_3_fu_614_p2__169_carry__2_i_3_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(25),
      I1 => add_ln52_28_fu_610_p2(25),
      O => \add_ln52_3_fu_614_p2__169_carry__2_i_4_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(24),
      I1 => add_ln52_28_fu_610_p2(24),
      O => \add_ln52_3_fu_614_p2__169_carry__2_i_5_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(7),
      I1 => add_ln52_28_fu_610_p2(7),
      O => \add_ln52_3_fu_614_p2__169_carry_i_1_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(6),
      I1 => add_ln52_28_fu_610_p2(6),
      O => \add_ln52_3_fu_614_p2__169_carry_i_2_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(5),
      I1 => add_ln52_28_fu_610_p2(5),
      O => \add_ln52_3_fu_614_p2__169_carry_i_3_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(4),
      I1 => add_ln52_28_fu_610_p2(4),
      O => \add_ln52_3_fu_614_p2__169_carry_i_4_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(3),
      I1 => add_ln52_28_fu_610_p2(3),
      O => \add_ln52_3_fu_614_p2__169_carry_i_5_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(2),
      I1 => add_ln52_28_fu_610_p2(2),
      O => \add_ln52_3_fu_614_p2__169_carry_i_6_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(1),
      I1 => add_ln52_28_fu_610_p2(1),
      O => \add_ln52_3_fu_614_p2__169_carry_i_7_n_0\
    );
\add_ln52_3_fu_614_p2__169_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_24_fu_603_p2(0),
      I1 => add_ln52_28_fu_610_p2(0),
      O => \add_ln52_3_fu_614_p2__169_carry_i_8_n_0\
    );
\add_ln52_3_fu_614_p2__84_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln52_3_fu_614_p2__84_carry_n_0\,
      CO(6) => \add_ln52_3_fu_614_p2__84_carry_n_1\,
      CO(5) => \add_ln52_3_fu_614_p2__84_carry_n_2\,
      CO(4) => \add_ln52_3_fu_614_p2__84_carry_n_3\,
      CO(3) => \add_ln52_3_fu_614_p2__84_carry_n_4\,
      CO(2) => \add_ln52_3_fu_614_p2__84_carry_n_5\,
      CO(1) => \add_ln52_3_fu_614_p2__84_carry_n_6\,
      CO(0) => \add_ln52_3_fu_614_p2__84_carry_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U38_n_21,
      DI(6) => DCT_mac_muladd_16cud_U38_n_22,
      DI(5) => DCT_mac_muladd_16cud_U38_n_23,
      DI(4) => DCT_mac_muladd_16cud_U38_n_24,
      DI(3) => DCT_mac_muladd_16cud_U38_n_25,
      DI(2) => DCT_mac_muladd_16cud_U38_n_26,
      DI(1) => DCT_mac_muladd_16cud_U38_n_27,
      DI(0) => DCT_mac_muladd_16cud_U38_n_28,
      O(7 downto 0) => add_ln52_28_fu_610_p2(7 downto 0),
      S(7) => DCT_mac_muladd_16cud_U38_n_29,
      S(6) => DCT_mac_muladd_16cud_U38_n_30,
      S(5) => DCT_mac_muladd_16cud_U38_n_31,
      S(4) => DCT_mac_muladd_16cud_U38_n_32,
      S(3) => DCT_mac_muladd_16cud_U38_n_33,
      S(2) => DCT_mac_muladd_16cud_U38_n_34,
      S(1) => DCT_mac_muladd_16cud_U38_n_35,
      S(0) => DCT_mac_muladd_16cud_U38_n_36
    );
\add_ln52_3_fu_614_p2__84_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_3_fu_614_p2__84_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_3_fu_614_p2__84_carry__0_n_0\,
      CO(6) => \add_ln52_3_fu_614_p2__84_carry__0_n_1\,
      CO(5) => \add_ln52_3_fu_614_p2__84_carry__0_n_2\,
      CO(4) => \add_ln52_3_fu_614_p2__84_carry__0_n_3\,
      CO(3) => \add_ln52_3_fu_614_p2__84_carry__0_n_4\,
      CO(2) => \add_ln52_3_fu_614_p2__84_carry__0_n_5\,
      CO(1) => \add_ln52_3_fu_614_p2__84_carry__0_n_6\,
      CO(0) => \add_ln52_3_fu_614_p2__84_carry__0_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U38_n_13,
      DI(6) => DCT_mac_muladd_16cud_U38_n_14,
      DI(5) => DCT_mac_muladd_16cud_U38_n_15,
      DI(4) => DCT_mac_muladd_16cud_U38_n_16,
      DI(3) => DCT_mac_muladd_16cud_U38_n_17,
      DI(2) => DCT_mac_muladd_16cud_U38_n_18,
      DI(1) => DCT_mac_muladd_16cud_U38_n_19,
      DI(0) => DCT_mac_muladd_16cud_U38_n_20,
      O(7 downto 0) => add_ln52_28_fu_610_p2(15 downto 8),
      S(7) => DCT_mac_muladd_16cud_U38_n_37,
      S(6) => DCT_mac_muladd_16cud_U38_n_38,
      S(5) => DCT_mac_muladd_16cud_U38_n_39,
      S(4) => DCT_mac_muladd_16cud_U38_n_40,
      S(3) => DCT_mac_muladd_16cud_U38_n_41,
      S(2) => DCT_mac_muladd_16cud_U38_n_42,
      S(1) => DCT_mac_muladd_16cud_U38_n_43,
      S(0) => DCT_mac_muladd_16cud_U38_n_44
    );
\add_ln52_3_fu_614_p2__84_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_3_fu_614_p2__84_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_3_fu_614_p2__84_carry__1_n_0\,
      CO(6) => \add_ln52_3_fu_614_p2__84_carry__1_n_1\,
      CO(5) => \add_ln52_3_fu_614_p2__84_carry__1_n_2\,
      CO(4) => \add_ln52_3_fu_614_p2__84_carry__1_n_3\,
      CO(3) => \add_ln52_3_fu_614_p2__84_carry__1_n_4\,
      CO(2) => \add_ln52_3_fu_614_p2__84_carry__1_n_5\,
      CO(1) => \add_ln52_3_fu_614_p2__84_carry__1_n_6\,
      CO(0) => \add_ln52_3_fu_614_p2__84_carry__1_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U38_n_5,
      DI(6) => DCT_mac_muladd_16cud_U38_n_6,
      DI(5) => DCT_mac_muladd_16cud_U38_n_7,
      DI(4) => DCT_mac_muladd_16cud_U38_n_8,
      DI(3) => DCT_mac_muladd_16cud_U38_n_9,
      DI(2) => DCT_mac_muladd_16cud_U38_n_10,
      DI(1) => DCT_mac_muladd_16cud_U38_n_11,
      DI(0) => DCT_mac_muladd_16cud_U38_n_12,
      O(7 downto 0) => add_ln52_28_fu_610_p2(23 downto 16),
      S(7) => DCT_mac_muladd_16cud_U38_n_45,
      S(6) => DCT_mac_muladd_16cud_U38_n_46,
      S(5) => DCT_mac_muladd_16cud_U38_n_47,
      S(4) => DCT_mac_muladd_16cud_U38_n_48,
      S(3) => DCT_mac_muladd_16cud_U38_n_49,
      S(2) => DCT_mac_muladd_16cud_U38_n_50,
      S(1) => DCT_mac_muladd_16cud_U38_n_51,
      S(0) => DCT_mac_muladd_16cud_U38_n_52
    );
\add_ln52_3_fu_614_p2__84_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_3_fu_614_p2__84_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_3_fu_614_p2__84_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_3_fu_614_p2__84_carry__2_n_4\,
      CO(2) => \add_ln52_3_fu_614_p2__84_carry__2_n_5\,
      CO(1) => \add_ln52_3_fu_614_p2__84_carry__2_n_6\,
      CO(0) => \add_ln52_3_fu_614_p2__84_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16cud_U38_n_1,
      DI(2) => DCT_mac_muladd_16cud_U38_n_2,
      DI(1) => DCT_mac_muladd_16cud_U38_n_3,
      DI(0) => DCT_mac_muladd_16cud_U38_n_4,
      O(7 downto 5) => \NLW_add_ln52_3_fu_614_p2__84_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_28_fu_610_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16rcU_U40_n_28,
      S(3) => DCT_mac_muladd_16cud_U38_n_53,
      S(2) => DCT_mac_muladd_16cud_U38_n_54,
      S(1) => DCT_mac_muladd_16cud_U38_n_55,
      S(0) => DCT_mac_muladd_16cud_U38_n_56
    );
add_ln52_3_fu_614_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln52_3_fu_614_p2_carry_n_0,
      CO(6) => add_ln52_3_fu_614_p2_carry_n_1,
      CO(5) => add_ln52_3_fu_614_p2_carry_n_2,
      CO(4) => add_ln52_3_fu_614_p2_carry_n_3,
      CO(3) => add_ln52_3_fu_614_p2_carry_n_4,
      CO(2) => add_ln52_3_fu_614_p2_carry_n_5,
      CO(1) => add_ln52_3_fu_614_p2_carry_n_6,
      CO(0) => add_ln52_3_fu_614_p2_carry_n_7,
      DI(7) => DCT_mac_muladd_16pcA_U35_n_21,
      DI(6) => DCT_mac_muladd_16pcA_U35_n_22,
      DI(5) => DCT_mac_muladd_16pcA_U35_n_23,
      DI(4) => DCT_mac_muladd_16pcA_U35_n_24,
      DI(3) => DCT_mac_muladd_16pcA_U35_n_25,
      DI(2) => DCT_mac_muladd_16pcA_U35_n_26,
      DI(1) => DCT_mac_muladd_16pcA_U35_n_27,
      DI(0) => DCT_mac_muladd_16pcA_U35_n_28,
      O(7 downto 0) => add_ln52_24_fu_603_p2(7 downto 0),
      S(7) => DCT_mac_muladd_16pcA_U35_n_29,
      S(6) => DCT_mac_muladd_16pcA_U35_n_30,
      S(5) => DCT_mac_muladd_16pcA_U35_n_31,
      S(4) => DCT_mac_muladd_16pcA_U35_n_32,
      S(3) => DCT_mac_muladd_16pcA_U35_n_33,
      S(2) => DCT_mac_muladd_16pcA_U35_n_34,
      S(1) => DCT_mac_muladd_16pcA_U35_n_35,
      S(0) => DCT_mac_muladd_16pcA_U35_n_36
    );
\add_ln52_3_fu_614_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln52_3_fu_614_p2_carry_n_0,
      CI_TOP => '0',
      CO(7) => \add_ln52_3_fu_614_p2_carry__0_n_0\,
      CO(6) => \add_ln52_3_fu_614_p2_carry__0_n_1\,
      CO(5) => \add_ln52_3_fu_614_p2_carry__0_n_2\,
      CO(4) => \add_ln52_3_fu_614_p2_carry__0_n_3\,
      CO(3) => \add_ln52_3_fu_614_p2_carry__0_n_4\,
      CO(2) => \add_ln52_3_fu_614_p2_carry__0_n_5\,
      CO(1) => \add_ln52_3_fu_614_p2_carry__0_n_6\,
      CO(0) => \add_ln52_3_fu_614_p2_carry__0_n_7\,
      DI(7) => DCT_mac_muladd_16pcA_U35_n_13,
      DI(6) => DCT_mac_muladd_16pcA_U35_n_14,
      DI(5) => DCT_mac_muladd_16pcA_U35_n_15,
      DI(4) => DCT_mac_muladd_16pcA_U35_n_16,
      DI(3) => DCT_mac_muladd_16pcA_U35_n_17,
      DI(2) => DCT_mac_muladd_16pcA_U35_n_18,
      DI(1) => DCT_mac_muladd_16pcA_U35_n_19,
      DI(0) => DCT_mac_muladd_16pcA_U35_n_20,
      O(7 downto 0) => add_ln52_24_fu_603_p2(15 downto 8),
      S(7) => DCT_mac_muladd_16pcA_U35_n_37,
      S(6) => DCT_mac_muladd_16pcA_U35_n_38,
      S(5) => DCT_mac_muladd_16pcA_U35_n_39,
      S(4) => DCT_mac_muladd_16pcA_U35_n_40,
      S(3) => DCT_mac_muladd_16pcA_U35_n_41,
      S(2) => DCT_mac_muladd_16pcA_U35_n_42,
      S(1) => DCT_mac_muladd_16pcA_U35_n_43,
      S(0) => DCT_mac_muladd_16pcA_U35_n_44
    );
\add_ln52_3_fu_614_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_3_fu_614_p2_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_3_fu_614_p2_carry__1_n_0\,
      CO(6) => \add_ln52_3_fu_614_p2_carry__1_n_1\,
      CO(5) => \add_ln52_3_fu_614_p2_carry__1_n_2\,
      CO(4) => \add_ln52_3_fu_614_p2_carry__1_n_3\,
      CO(3) => \add_ln52_3_fu_614_p2_carry__1_n_4\,
      CO(2) => \add_ln52_3_fu_614_p2_carry__1_n_5\,
      CO(1) => \add_ln52_3_fu_614_p2_carry__1_n_6\,
      CO(0) => \add_ln52_3_fu_614_p2_carry__1_n_7\,
      DI(7) => DCT_mac_muladd_16pcA_U35_n_5,
      DI(6) => DCT_mac_muladd_16pcA_U35_n_6,
      DI(5) => DCT_mac_muladd_16pcA_U35_n_7,
      DI(4) => DCT_mac_muladd_16pcA_U35_n_8,
      DI(3) => DCT_mac_muladd_16pcA_U35_n_9,
      DI(2) => DCT_mac_muladd_16pcA_U35_n_10,
      DI(1) => DCT_mac_muladd_16pcA_U35_n_11,
      DI(0) => DCT_mac_muladd_16pcA_U35_n_12,
      O(7 downto 0) => add_ln52_24_fu_603_p2(23 downto 16),
      S(7) => DCT_mac_muladd_16pcA_U35_n_45,
      S(6) => DCT_mac_muladd_16pcA_U35_n_46,
      S(5) => DCT_mac_muladd_16pcA_U35_n_47,
      S(4) => DCT_mac_muladd_16pcA_U35_n_48,
      S(3) => DCT_mac_muladd_16pcA_U35_n_49,
      S(2) => DCT_mac_muladd_16pcA_U35_n_50,
      S(1) => DCT_mac_muladd_16pcA_U35_n_51,
      S(0) => DCT_mac_muladd_16pcA_U35_n_52
    );
\add_ln52_3_fu_614_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_3_fu_614_p2_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_3_fu_614_p2_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_3_fu_614_p2_carry__2_n_4\,
      CO(2) => \add_ln52_3_fu_614_p2_carry__2_n_5\,
      CO(1) => \add_ln52_3_fu_614_p2_carry__2_n_6\,
      CO(0) => \add_ln52_3_fu_614_p2_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16pcA_U35_n_1,
      DI(2) => DCT_mac_muladd_16pcA_U35_n_2,
      DI(1) => DCT_mac_muladd_16pcA_U35_n_3,
      DI(0) => DCT_mac_muladd_16pcA_U35_n_4,
      O(7 downto 5) => \NLW_add_ln52_3_fu_614_p2_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_24_fu_603_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16qcK_U36_n_28,
      S(3) => DCT_mac_muladd_16pcA_U35_n_53,
      S(2) => DCT_mac_muladd_16pcA_U35_n_54,
      S(1) => DCT_mac_muladd_16pcA_U35_n_55,
      S(0) => DCT_mac_muladd_16pcA_U35_n_56
    );
\add_ln52_4_fu_642_p2__169_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln52_4_fu_642_p2__169_carry_n_0\,
      CO(6) => \add_ln52_4_fu_642_p2__169_carry_n_1\,
      CO(5) => \add_ln52_4_fu_642_p2__169_carry_n_2\,
      CO(4) => \add_ln52_4_fu_642_p2__169_carry_n_3\,
      CO(3) => \add_ln52_4_fu_642_p2__169_carry_n_4\,
      CO(2) => \add_ln52_4_fu_642_p2__169_carry_n_5\,
      CO(1) => \add_ln52_4_fu_642_p2__169_carry_n_6\,
      CO(0) => \add_ln52_4_fu_642_p2__169_carry_n_7\,
      DI(7 downto 0) => add_ln52_31_fu_631_p2(7 downto 0),
      O(7 downto 0) => \NLW_add_ln52_4_fu_642_p2__169_carry_O_UNCONNECTED\(7 downto 0),
      S(7) => \add_ln52_4_fu_642_p2__169_carry_i_1_n_0\,
      S(6) => \add_ln52_4_fu_642_p2__169_carry_i_2_n_0\,
      S(5) => \add_ln52_4_fu_642_p2__169_carry_i_3_n_0\,
      S(4) => \add_ln52_4_fu_642_p2__169_carry_i_4_n_0\,
      S(3) => \add_ln52_4_fu_642_p2__169_carry_i_5_n_0\,
      S(2) => \add_ln52_4_fu_642_p2__169_carry_i_6_n_0\,
      S(1) => \add_ln52_4_fu_642_p2__169_carry_i_7_n_0\,
      S(0) => \add_ln52_4_fu_642_p2__169_carry_i_8_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_4_fu_642_p2__169_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_4_fu_642_p2__169_carry__0_n_0\,
      CO(6) => \add_ln52_4_fu_642_p2__169_carry__0_n_1\,
      CO(5) => \add_ln52_4_fu_642_p2__169_carry__0_n_2\,
      CO(4) => \add_ln52_4_fu_642_p2__169_carry__0_n_3\,
      CO(3) => \add_ln52_4_fu_642_p2__169_carry__0_n_4\,
      CO(2) => \add_ln52_4_fu_642_p2__169_carry__0_n_5\,
      CO(1) => \add_ln52_4_fu_642_p2__169_carry__0_n_6\,
      CO(0) => \add_ln52_4_fu_642_p2__169_carry__0_n_7\,
      DI(7 downto 0) => add_ln52_31_fu_631_p2(15 downto 8),
      O(7 downto 5) => grp_DCT_1D_1_fu_828_output_4_d0(2 downto 0),
      O(4 downto 0) => \NLW_add_ln52_4_fu_642_p2__169_carry__0_O_UNCONNECTED\(4 downto 0),
      S(7) => \add_ln52_4_fu_642_p2__169_carry__0_i_1_n_0\,
      S(6) => \add_ln52_4_fu_642_p2__169_carry__0_i_2_n_0\,
      S(5) => \add_ln52_4_fu_642_p2__169_carry__0_i_3_n_0\,
      S(4) => \add_ln52_4_fu_642_p2__169_carry__0_i_4_n_0\,
      S(3) => \add_ln52_4_fu_642_p2__169_carry__0_i_5_n_0\,
      S(2) => \add_ln52_4_fu_642_p2__169_carry__0_i_6_n_0\,
      S(1) => \add_ln52_4_fu_642_p2__169_carry__0_i_7_n_0\,
      S(0) => \add_ln52_4_fu_642_p2__169_carry__0_i_8_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(15),
      I1 => add_ln52_35_fu_638_p2(15),
      O => \add_ln52_4_fu_642_p2__169_carry__0_i_1_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(14),
      I1 => add_ln52_35_fu_638_p2(14),
      O => \add_ln52_4_fu_642_p2__169_carry__0_i_2_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(13),
      I1 => add_ln52_35_fu_638_p2(13),
      O => \add_ln52_4_fu_642_p2__169_carry__0_i_3_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(12),
      I1 => add_ln52_35_fu_638_p2(12),
      O => \add_ln52_4_fu_642_p2__169_carry__0_i_4_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(11),
      I1 => add_ln52_35_fu_638_p2(11),
      O => \add_ln52_4_fu_642_p2__169_carry__0_i_5_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(10),
      I1 => add_ln52_35_fu_638_p2(10),
      O => \add_ln52_4_fu_642_p2__169_carry__0_i_6_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(9),
      I1 => add_ln52_35_fu_638_p2(9),
      O => \add_ln52_4_fu_642_p2__169_carry__0_i_7_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(8),
      I1 => add_ln52_35_fu_638_p2(8),
      O => \add_ln52_4_fu_642_p2__169_carry__0_i_8_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_4_fu_642_p2__169_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_4_fu_642_p2__169_carry__1_n_0\,
      CO(6) => \add_ln52_4_fu_642_p2__169_carry__1_n_1\,
      CO(5) => \add_ln52_4_fu_642_p2__169_carry__1_n_2\,
      CO(4) => \add_ln52_4_fu_642_p2__169_carry__1_n_3\,
      CO(3) => \add_ln52_4_fu_642_p2__169_carry__1_n_4\,
      CO(2) => \add_ln52_4_fu_642_p2__169_carry__1_n_5\,
      CO(1) => \add_ln52_4_fu_642_p2__169_carry__1_n_6\,
      CO(0) => \add_ln52_4_fu_642_p2__169_carry__1_n_7\,
      DI(7 downto 0) => add_ln52_31_fu_631_p2(23 downto 16),
      O(7 downto 0) => grp_DCT_1D_1_fu_828_output_4_d0(10 downto 3),
      S(7) => \add_ln52_4_fu_642_p2__169_carry__1_i_1_n_0\,
      S(6) => \add_ln52_4_fu_642_p2__169_carry__1_i_2_n_0\,
      S(5) => \add_ln52_4_fu_642_p2__169_carry__1_i_3_n_0\,
      S(4) => \add_ln52_4_fu_642_p2__169_carry__1_i_4_n_0\,
      S(3) => \add_ln52_4_fu_642_p2__169_carry__1_i_5_n_0\,
      S(2) => \add_ln52_4_fu_642_p2__169_carry__1_i_6_n_0\,
      S(1) => \add_ln52_4_fu_642_p2__169_carry__1_i_7_n_0\,
      S(0) => \add_ln52_4_fu_642_p2__169_carry__1_i_8_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(23),
      I1 => add_ln52_35_fu_638_p2(23),
      O => \add_ln52_4_fu_642_p2__169_carry__1_i_1_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(22),
      I1 => add_ln52_35_fu_638_p2(22),
      O => \add_ln52_4_fu_642_p2__169_carry__1_i_2_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(21),
      I1 => add_ln52_35_fu_638_p2(21),
      O => \add_ln52_4_fu_642_p2__169_carry__1_i_3_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(20),
      I1 => add_ln52_35_fu_638_p2(20),
      O => \add_ln52_4_fu_642_p2__169_carry__1_i_4_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(19),
      I1 => add_ln52_35_fu_638_p2(19),
      O => \add_ln52_4_fu_642_p2__169_carry__1_i_5_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(18),
      I1 => add_ln52_35_fu_638_p2(18),
      O => \add_ln52_4_fu_642_p2__169_carry__1_i_6_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(17),
      I1 => add_ln52_35_fu_638_p2(17),
      O => \add_ln52_4_fu_642_p2__169_carry__1_i_7_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(16),
      I1 => add_ln52_35_fu_638_p2(16),
      O => \add_ln52_4_fu_642_p2__169_carry__1_i_8_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_4_fu_642_p2__169_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_4_fu_642_p2__169_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_4_fu_642_p2__169_carry__2_n_4\,
      CO(2) => \add_ln52_4_fu_642_p2__169_carry__2_n_5\,
      CO(1) => \add_ln52_4_fu_642_p2__169_carry__2_n_6\,
      CO(0) => \add_ln52_4_fu_642_p2__169_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => add_ln52_31_fu_631_p2(27 downto 24),
      O(7 downto 5) => \NLW_add_ln52_4_fu_642_p2__169_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => grp_DCT_1D_1_fu_828_output_4_d0(15 downto 11),
      S(7 downto 5) => B"000",
      S(4) => \add_ln52_4_fu_642_p2__169_carry__2_i_1_n_0\,
      S(3) => \add_ln52_4_fu_642_p2__169_carry__2_i_2_n_0\,
      S(2) => \add_ln52_4_fu_642_p2__169_carry__2_i_3_n_0\,
      S(1) => \add_ln52_4_fu_642_p2__169_carry__2_i_4_n_0\,
      S(0) => \add_ln52_4_fu_642_p2__169_carry__2_i_5_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_35_fu_638_p2(28),
      I1 => add_ln52_31_fu_631_p2(28),
      O => \add_ln52_4_fu_642_p2__169_carry__2_i_1_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(27),
      I1 => add_ln52_35_fu_638_p2(27),
      O => \add_ln52_4_fu_642_p2__169_carry__2_i_2_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(26),
      I1 => add_ln52_35_fu_638_p2(26),
      O => \add_ln52_4_fu_642_p2__169_carry__2_i_3_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(25),
      I1 => add_ln52_35_fu_638_p2(25),
      O => \add_ln52_4_fu_642_p2__169_carry__2_i_4_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(24),
      I1 => add_ln52_35_fu_638_p2(24),
      O => \add_ln52_4_fu_642_p2__169_carry__2_i_5_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(7),
      I1 => add_ln52_35_fu_638_p2(7),
      O => \add_ln52_4_fu_642_p2__169_carry_i_1_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(6),
      I1 => add_ln52_35_fu_638_p2(6),
      O => \add_ln52_4_fu_642_p2__169_carry_i_2_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(5),
      I1 => add_ln52_35_fu_638_p2(5),
      O => \add_ln52_4_fu_642_p2__169_carry_i_3_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(4),
      I1 => add_ln52_35_fu_638_p2(4),
      O => \add_ln52_4_fu_642_p2__169_carry_i_4_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(3),
      I1 => add_ln52_35_fu_638_p2(3),
      O => \add_ln52_4_fu_642_p2__169_carry_i_5_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(2),
      I1 => add_ln52_35_fu_638_p2(2),
      O => \add_ln52_4_fu_642_p2__169_carry_i_6_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(1),
      I1 => add_ln52_35_fu_638_p2(1),
      O => \add_ln52_4_fu_642_p2__169_carry_i_7_n_0\
    );
\add_ln52_4_fu_642_p2__169_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_31_fu_631_p2(0),
      I1 => add_ln52_35_fu_638_p2(0),
      O => \add_ln52_4_fu_642_p2__169_carry_i_8_n_0\
    );
\add_ln52_4_fu_642_p2__84_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln52_4_fu_642_p2__84_carry_n_0\,
      CO(6) => \add_ln52_4_fu_642_p2__84_carry_n_1\,
      CO(5) => \add_ln52_4_fu_642_p2__84_carry_n_2\,
      CO(4) => \add_ln52_4_fu_642_p2__84_carry_n_3\,
      CO(3) => \add_ln52_4_fu_642_p2__84_carry_n_4\,
      CO(2) => \add_ln52_4_fu_642_p2__84_carry_n_5\,
      CO(1) => \add_ln52_4_fu_642_p2__84_carry_n_6\,
      CO(0) => \add_ln52_4_fu_642_p2__84_carry_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U46_n_21,
      DI(6) => DCT_mac_muladd_16cud_U46_n_22,
      DI(5) => DCT_mac_muladd_16cud_U46_n_23,
      DI(4) => DCT_mac_muladd_16cud_U46_n_24,
      DI(3) => DCT_mac_muladd_16cud_U46_n_25,
      DI(2) => DCT_mac_muladd_16cud_U46_n_26,
      DI(1) => DCT_mac_muladd_16cud_U46_n_27,
      DI(0) => DCT_mac_muladd_16cud_U46_n_28,
      O(7 downto 0) => add_ln52_35_fu_638_p2(7 downto 0),
      S(7) => DCT_mac_muladd_16cud_U46_n_29,
      S(6) => DCT_mac_muladd_16cud_U46_n_30,
      S(5) => DCT_mac_muladd_16cud_U46_n_31,
      S(4) => DCT_mac_muladd_16cud_U46_n_32,
      S(3) => DCT_mac_muladd_16cud_U46_n_33,
      S(2) => DCT_mac_muladd_16cud_U46_n_34,
      S(1) => DCT_mac_muladd_16cud_U46_n_35,
      S(0) => DCT_mac_muladd_16cud_U46_n_36
    );
\add_ln52_4_fu_642_p2__84_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_4_fu_642_p2__84_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_4_fu_642_p2__84_carry__0_n_0\,
      CO(6) => \add_ln52_4_fu_642_p2__84_carry__0_n_1\,
      CO(5) => \add_ln52_4_fu_642_p2__84_carry__0_n_2\,
      CO(4) => \add_ln52_4_fu_642_p2__84_carry__0_n_3\,
      CO(3) => \add_ln52_4_fu_642_p2__84_carry__0_n_4\,
      CO(2) => \add_ln52_4_fu_642_p2__84_carry__0_n_5\,
      CO(1) => \add_ln52_4_fu_642_p2__84_carry__0_n_6\,
      CO(0) => \add_ln52_4_fu_642_p2__84_carry__0_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U46_n_13,
      DI(6) => DCT_mac_muladd_16cud_U46_n_14,
      DI(5) => DCT_mac_muladd_16cud_U46_n_15,
      DI(4) => DCT_mac_muladd_16cud_U46_n_16,
      DI(3) => DCT_mac_muladd_16cud_U46_n_17,
      DI(2) => DCT_mac_muladd_16cud_U46_n_18,
      DI(1) => DCT_mac_muladd_16cud_U46_n_19,
      DI(0) => DCT_mac_muladd_16cud_U46_n_20,
      O(7 downto 0) => add_ln52_35_fu_638_p2(15 downto 8),
      S(7) => DCT_mac_muladd_16cud_U46_n_37,
      S(6) => DCT_mac_muladd_16cud_U46_n_38,
      S(5) => DCT_mac_muladd_16cud_U46_n_39,
      S(4) => DCT_mac_muladd_16cud_U46_n_40,
      S(3) => DCT_mac_muladd_16cud_U46_n_41,
      S(2) => DCT_mac_muladd_16cud_U46_n_42,
      S(1) => DCT_mac_muladd_16cud_U46_n_43,
      S(0) => DCT_mac_muladd_16cud_U46_n_44
    );
\add_ln52_4_fu_642_p2__84_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_4_fu_642_p2__84_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_4_fu_642_p2__84_carry__1_n_0\,
      CO(6) => \add_ln52_4_fu_642_p2__84_carry__1_n_1\,
      CO(5) => \add_ln52_4_fu_642_p2__84_carry__1_n_2\,
      CO(4) => \add_ln52_4_fu_642_p2__84_carry__1_n_3\,
      CO(3) => \add_ln52_4_fu_642_p2__84_carry__1_n_4\,
      CO(2) => \add_ln52_4_fu_642_p2__84_carry__1_n_5\,
      CO(1) => \add_ln52_4_fu_642_p2__84_carry__1_n_6\,
      CO(0) => \add_ln52_4_fu_642_p2__84_carry__1_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U46_n_5,
      DI(6) => DCT_mac_muladd_16cud_U46_n_6,
      DI(5) => DCT_mac_muladd_16cud_U46_n_7,
      DI(4) => DCT_mac_muladd_16cud_U46_n_8,
      DI(3) => DCT_mac_muladd_16cud_U46_n_9,
      DI(2) => DCT_mac_muladd_16cud_U46_n_10,
      DI(1) => DCT_mac_muladd_16cud_U46_n_11,
      DI(0) => DCT_mac_muladd_16cud_U46_n_12,
      O(7 downto 0) => add_ln52_35_fu_638_p2(23 downto 16),
      S(7) => DCT_mac_muladd_16cud_U46_n_45,
      S(6) => DCT_mac_muladd_16cud_U46_n_46,
      S(5) => DCT_mac_muladd_16cud_U46_n_47,
      S(4) => DCT_mac_muladd_16cud_U46_n_48,
      S(3) => DCT_mac_muladd_16cud_U46_n_49,
      S(2) => DCT_mac_muladd_16cud_U46_n_50,
      S(1) => DCT_mac_muladd_16cud_U46_n_51,
      S(0) => DCT_mac_muladd_16cud_U46_n_52
    );
\add_ln52_4_fu_642_p2__84_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_4_fu_642_p2__84_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_4_fu_642_p2__84_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_4_fu_642_p2__84_carry__2_n_4\,
      CO(2) => \add_ln52_4_fu_642_p2__84_carry__2_n_5\,
      CO(1) => \add_ln52_4_fu_642_p2__84_carry__2_n_6\,
      CO(0) => \add_ln52_4_fu_642_p2__84_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16cud_U46_n_1,
      DI(2) => DCT_mac_muladd_16cud_U46_n_2,
      DI(1) => DCT_mac_muladd_16cud_U46_n_3,
      DI(0) => DCT_mac_muladd_16cud_U46_n_4,
      O(7 downto 5) => \NLW_add_ln52_4_fu_642_p2__84_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_35_fu_638_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16ibs_U48_n_28,
      S(3) => DCT_mac_muladd_16cud_U46_n_53,
      S(2) => DCT_mac_muladd_16cud_U46_n_54,
      S(1) => DCT_mac_muladd_16cud_U46_n_55,
      S(0) => DCT_mac_muladd_16cud_U46_n_56
    );
add_ln52_4_fu_642_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln52_4_fu_642_p2_carry_n_0,
      CO(6) => add_ln52_4_fu_642_p2_carry_n_1,
      CO(5) => add_ln52_4_fu_642_p2_carry_n_2,
      CO(4) => add_ln52_4_fu_642_p2_carry_n_3,
      CO(3) => add_ln52_4_fu_642_p2_carry_n_4,
      CO(2) => add_ln52_4_fu_642_p2_carry_n_5,
      CO(1) => add_ln52_4_fu_642_p2_carry_n_6,
      CO(0) => add_ln52_4_fu_642_p2_carry_n_7,
      DI(7) => DCT_mac_muladd_16cud_U42_n_21,
      DI(6) => DCT_mac_muladd_16cud_U42_n_22,
      DI(5) => DCT_mac_muladd_16cud_U42_n_23,
      DI(4) => DCT_mac_muladd_16cud_U42_n_24,
      DI(3) => DCT_mac_muladd_16cud_U42_n_25,
      DI(2) => DCT_mac_muladd_16cud_U42_n_26,
      DI(1) => DCT_mac_muladd_16cud_U42_n_27,
      DI(0) => DCT_mac_muladd_16cud_U42_n_28,
      O(7 downto 0) => add_ln52_31_fu_631_p2(7 downto 0),
      S(7) => DCT_mac_muladd_16cud_U42_n_29,
      S(6) => DCT_mac_muladd_16cud_U42_n_30,
      S(5) => DCT_mac_muladd_16cud_U42_n_31,
      S(4) => DCT_mac_muladd_16cud_U42_n_32,
      S(3) => DCT_mac_muladd_16cud_U42_n_33,
      S(2) => DCT_mac_muladd_16cud_U42_n_34,
      S(1) => DCT_mac_muladd_16cud_U42_n_35,
      S(0) => DCT_mac_muladd_16cud_U42_n_36
    );
\add_ln52_4_fu_642_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln52_4_fu_642_p2_carry_n_0,
      CI_TOP => '0',
      CO(7) => \add_ln52_4_fu_642_p2_carry__0_n_0\,
      CO(6) => \add_ln52_4_fu_642_p2_carry__0_n_1\,
      CO(5) => \add_ln52_4_fu_642_p2_carry__0_n_2\,
      CO(4) => \add_ln52_4_fu_642_p2_carry__0_n_3\,
      CO(3) => \add_ln52_4_fu_642_p2_carry__0_n_4\,
      CO(2) => \add_ln52_4_fu_642_p2_carry__0_n_5\,
      CO(1) => \add_ln52_4_fu_642_p2_carry__0_n_6\,
      CO(0) => \add_ln52_4_fu_642_p2_carry__0_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U42_n_13,
      DI(6) => DCT_mac_muladd_16cud_U42_n_14,
      DI(5) => DCT_mac_muladd_16cud_U42_n_15,
      DI(4) => DCT_mac_muladd_16cud_U42_n_16,
      DI(3) => DCT_mac_muladd_16cud_U42_n_17,
      DI(2) => DCT_mac_muladd_16cud_U42_n_18,
      DI(1) => DCT_mac_muladd_16cud_U42_n_19,
      DI(0) => DCT_mac_muladd_16cud_U42_n_20,
      O(7 downto 0) => add_ln52_31_fu_631_p2(15 downto 8),
      S(7) => DCT_mac_muladd_16cud_U42_n_37,
      S(6) => DCT_mac_muladd_16cud_U42_n_38,
      S(5) => DCT_mac_muladd_16cud_U42_n_39,
      S(4) => DCT_mac_muladd_16cud_U42_n_40,
      S(3) => DCT_mac_muladd_16cud_U42_n_41,
      S(2) => DCT_mac_muladd_16cud_U42_n_42,
      S(1) => DCT_mac_muladd_16cud_U42_n_43,
      S(0) => DCT_mac_muladd_16cud_U42_n_44
    );
\add_ln52_4_fu_642_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_4_fu_642_p2_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_4_fu_642_p2_carry__1_n_0\,
      CO(6) => \add_ln52_4_fu_642_p2_carry__1_n_1\,
      CO(5) => \add_ln52_4_fu_642_p2_carry__1_n_2\,
      CO(4) => \add_ln52_4_fu_642_p2_carry__1_n_3\,
      CO(3) => \add_ln52_4_fu_642_p2_carry__1_n_4\,
      CO(2) => \add_ln52_4_fu_642_p2_carry__1_n_5\,
      CO(1) => \add_ln52_4_fu_642_p2_carry__1_n_6\,
      CO(0) => \add_ln52_4_fu_642_p2_carry__1_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U42_n_5,
      DI(6) => DCT_mac_muladd_16cud_U42_n_6,
      DI(5) => DCT_mac_muladd_16cud_U42_n_7,
      DI(4) => DCT_mac_muladd_16cud_U42_n_8,
      DI(3) => DCT_mac_muladd_16cud_U42_n_9,
      DI(2) => DCT_mac_muladd_16cud_U42_n_10,
      DI(1) => DCT_mac_muladd_16cud_U42_n_11,
      DI(0) => DCT_mac_muladd_16cud_U42_n_12,
      O(7 downto 0) => add_ln52_31_fu_631_p2(23 downto 16),
      S(7) => DCT_mac_muladd_16cud_U42_n_45,
      S(6) => DCT_mac_muladd_16cud_U42_n_46,
      S(5) => DCT_mac_muladd_16cud_U42_n_47,
      S(4) => DCT_mac_muladd_16cud_U42_n_48,
      S(3) => DCT_mac_muladd_16cud_U42_n_49,
      S(2) => DCT_mac_muladd_16cud_U42_n_50,
      S(1) => DCT_mac_muladd_16cud_U42_n_51,
      S(0) => DCT_mac_muladd_16cud_U42_n_52
    );
\add_ln52_4_fu_642_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_4_fu_642_p2_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_4_fu_642_p2_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_4_fu_642_p2_carry__2_n_4\,
      CO(2) => \add_ln52_4_fu_642_p2_carry__2_n_5\,
      CO(1) => \add_ln52_4_fu_642_p2_carry__2_n_6\,
      CO(0) => \add_ln52_4_fu_642_p2_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16cud_U42_n_1,
      DI(2) => DCT_mac_muladd_16cud_U42_n_2,
      DI(1) => DCT_mac_muladd_16cud_U42_n_3,
      DI(0) => DCT_mac_muladd_16cud_U42_n_4,
      O(7 downto 5) => \NLW_add_ln52_4_fu_642_p2_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_31_fu_631_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16qcK_U44_n_28,
      S(3) => DCT_mac_muladd_16cud_U42_n_53,
      S(2) => DCT_mac_muladd_16cud_U42_n_54,
      S(1) => DCT_mac_muladd_16cud_U42_n_55,
      S(0) => DCT_mac_muladd_16cud_U42_n_56
    );
\add_ln52_5_fu_670_p2__169_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln52_5_fu_670_p2__169_carry_n_0\,
      CO(6) => \add_ln52_5_fu_670_p2__169_carry_n_1\,
      CO(5) => \add_ln52_5_fu_670_p2__169_carry_n_2\,
      CO(4) => \add_ln52_5_fu_670_p2__169_carry_n_3\,
      CO(3) => \add_ln52_5_fu_670_p2__169_carry_n_4\,
      CO(2) => \add_ln52_5_fu_670_p2__169_carry_n_5\,
      CO(1) => \add_ln52_5_fu_670_p2__169_carry_n_6\,
      CO(0) => \add_ln52_5_fu_670_p2__169_carry_n_7\,
      DI(7 downto 0) => add_ln52_38_fu_659_p2(7 downto 0),
      O(7 downto 0) => \NLW_add_ln52_5_fu_670_p2__169_carry_O_UNCONNECTED\(7 downto 0),
      S(7) => \add_ln52_5_fu_670_p2__169_carry_i_1_n_0\,
      S(6) => \add_ln52_5_fu_670_p2__169_carry_i_2_n_0\,
      S(5) => \add_ln52_5_fu_670_p2__169_carry_i_3_n_0\,
      S(4) => \add_ln52_5_fu_670_p2__169_carry_i_4_n_0\,
      S(3) => \add_ln52_5_fu_670_p2__169_carry_i_5_n_0\,
      S(2) => \add_ln52_5_fu_670_p2__169_carry_i_6_n_0\,
      S(1) => \add_ln52_5_fu_670_p2__169_carry_i_7_n_0\,
      S(0) => \add_ln52_5_fu_670_p2__169_carry_i_8_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_5_fu_670_p2__169_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_5_fu_670_p2__169_carry__0_n_0\,
      CO(6) => \add_ln52_5_fu_670_p2__169_carry__0_n_1\,
      CO(5) => \add_ln52_5_fu_670_p2__169_carry__0_n_2\,
      CO(4) => \add_ln52_5_fu_670_p2__169_carry__0_n_3\,
      CO(3) => \add_ln52_5_fu_670_p2__169_carry__0_n_4\,
      CO(2) => \add_ln52_5_fu_670_p2__169_carry__0_n_5\,
      CO(1) => \add_ln52_5_fu_670_p2__169_carry__0_n_6\,
      CO(0) => \add_ln52_5_fu_670_p2__169_carry__0_n_7\,
      DI(7 downto 0) => add_ln52_38_fu_659_p2(15 downto 8),
      O(7 downto 5) => grp_DCT_1D_1_fu_828_output_5_d0(2 downto 0),
      O(4 downto 0) => \NLW_add_ln52_5_fu_670_p2__169_carry__0_O_UNCONNECTED\(4 downto 0),
      S(7) => \add_ln52_5_fu_670_p2__169_carry__0_i_1_n_0\,
      S(6) => \add_ln52_5_fu_670_p2__169_carry__0_i_2_n_0\,
      S(5) => \add_ln52_5_fu_670_p2__169_carry__0_i_3_n_0\,
      S(4) => \add_ln52_5_fu_670_p2__169_carry__0_i_4_n_0\,
      S(3) => \add_ln52_5_fu_670_p2__169_carry__0_i_5_n_0\,
      S(2) => \add_ln52_5_fu_670_p2__169_carry__0_i_6_n_0\,
      S(1) => \add_ln52_5_fu_670_p2__169_carry__0_i_7_n_0\,
      S(0) => \add_ln52_5_fu_670_p2__169_carry__0_i_8_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(15),
      I1 => add_ln52_42_fu_666_p2(15),
      O => \add_ln52_5_fu_670_p2__169_carry__0_i_1_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(14),
      I1 => add_ln52_42_fu_666_p2(14),
      O => \add_ln52_5_fu_670_p2__169_carry__0_i_2_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(13),
      I1 => add_ln52_42_fu_666_p2(13),
      O => \add_ln52_5_fu_670_p2__169_carry__0_i_3_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(12),
      I1 => add_ln52_42_fu_666_p2(12),
      O => \add_ln52_5_fu_670_p2__169_carry__0_i_4_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(11),
      I1 => add_ln52_42_fu_666_p2(11),
      O => \add_ln52_5_fu_670_p2__169_carry__0_i_5_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(10),
      I1 => add_ln52_42_fu_666_p2(10),
      O => \add_ln52_5_fu_670_p2__169_carry__0_i_6_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(9),
      I1 => add_ln52_42_fu_666_p2(9),
      O => \add_ln52_5_fu_670_p2__169_carry__0_i_7_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(8),
      I1 => add_ln52_42_fu_666_p2(8),
      O => \add_ln52_5_fu_670_p2__169_carry__0_i_8_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_5_fu_670_p2__169_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_5_fu_670_p2__169_carry__1_n_0\,
      CO(6) => \add_ln52_5_fu_670_p2__169_carry__1_n_1\,
      CO(5) => \add_ln52_5_fu_670_p2__169_carry__1_n_2\,
      CO(4) => \add_ln52_5_fu_670_p2__169_carry__1_n_3\,
      CO(3) => \add_ln52_5_fu_670_p2__169_carry__1_n_4\,
      CO(2) => \add_ln52_5_fu_670_p2__169_carry__1_n_5\,
      CO(1) => \add_ln52_5_fu_670_p2__169_carry__1_n_6\,
      CO(0) => \add_ln52_5_fu_670_p2__169_carry__1_n_7\,
      DI(7 downto 0) => add_ln52_38_fu_659_p2(23 downto 16),
      O(7 downto 0) => grp_DCT_1D_1_fu_828_output_5_d0(10 downto 3),
      S(7) => \add_ln52_5_fu_670_p2__169_carry__1_i_1_n_0\,
      S(6) => \add_ln52_5_fu_670_p2__169_carry__1_i_2_n_0\,
      S(5) => \add_ln52_5_fu_670_p2__169_carry__1_i_3_n_0\,
      S(4) => \add_ln52_5_fu_670_p2__169_carry__1_i_4_n_0\,
      S(3) => \add_ln52_5_fu_670_p2__169_carry__1_i_5_n_0\,
      S(2) => \add_ln52_5_fu_670_p2__169_carry__1_i_6_n_0\,
      S(1) => \add_ln52_5_fu_670_p2__169_carry__1_i_7_n_0\,
      S(0) => \add_ln52_5_fu_670_p2__169_carry__1_i_8_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(23),
      I1 => add_ln52_42_fu_666_p2(23),
      O => \add_ln52_5_fu_670_p2__169_carry__1_i_1_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(22),
      I1 => add_ln52_42_fu_666_p2(22),
      O => \add_ln52_5_fu_670_p2__169_carry__1_i_2_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(21),
      I1 => add_ln52_42_fu_666_p2(21),
      O => \add_ln52_5_fu_670_p2__169_carry__1_i_3_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(20),
      I1 => add_ln52_42_fu_666_p2(20),
      O => \add_ln52_5_fu_670_p2__169_carry__1_i_4_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(19),
      I1 => add_ln52_42_fu_666_p2(19),
      O => \add_ln52_5_fu_670_p2__169_carry__1_i_5_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(18),
      I1 => add_ln52_42_fu_666_p2(18),
      O => \add_ln52_5_fu_670_p2__169_carry__1_i_6_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(17),
      I1 => add_ln52_42_fu_666_p2(17),
      O => \add_ln52_5_fu_670_p2__169_carry__1_i_7_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(16),
      I1 => add_ln52_42_fu_666_p2(16),
      O => \add_ln52_5_fu_670_p2__169_carry__1_i_8_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_5_fu_670_p2__169_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_5_fu_670_p2__169_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_5_fu_670_p2__169_carry__2_n_4\,
      CO(2) => \add_ln52_5_fu_670_p2__169_carry__2_n_5\,
      CO(1) => \add_ln52_5_fu_670_p2__169_carry__2_n_6\,
      CO(0) => \add_ln52_5_fu_670_p2__169_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => add_ln52_38_fu_659_p2(27 downto 24),
      O(7 downto 5) => \NLW_add_ln52_5_fu_670_p2__169_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => grp_DCT_1D_1_fu_828_output_5_d0(15 downto 11),
      S(7 downto 5) => B"000",
      S(4) => \add_ln52_5_fu_670_p2__169_carry__2_i_1_n_0\,
      S(3) => \add_ln52_5_fu_670_p2__169_carry__2_i_2_n_0\,
      S(2) => \add_ln52_5_fu_670_p2__169_carry__2_i_3_n_0\,
      S(1) => \add_ln52_5_fu_670_p2__169_carry__2_i_4_n_0\,
      S(0) => \add_ln52_5_fu_670_p2__169_carry__2_i_5_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_42_fu_666_p2(28),
      I1 => add_ln52_38_fu_659_p2(28),
      O => \add_ln52_5_fu_670_p2__169_carry__2_i_1_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(27),
      I1 => add_ln52_42_fu_666_p2(27),
      O => \add_ln52_5_fu_670_p2__169_carry__2_i_2_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(26),
      I1 => add_ln52_42_fu_666_p2(26),
      O => \add_ln52_5_fu_670_p2__169_carry__2_i_3_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(25),
      I1 => add_ln52_42_fu_666_p2(25),
      O => \add_ln52_5_fu_670_p2__169_carry__2_i_4_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(24),
      I1 => add_ln52_42_fu_666_p2(24),
      O => \add_ln52_5_fu_670_p2__169_carry__2_i_5_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(7),
      I1 => add_ln52_42_fu_666_p2(7),
      O => \add_ln52_5_fu_670_p2__169_carry_i_1_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(6),
      I1 => add_ln52_42_fu_666_p2(6),
      O => \add_ln52_5_fu_670_p2__169_carry_i_2_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(5),
      I1 => add_ln52_42_fu_666_p2(5),
      O => \add_ln52_5_fu_670_p2__169_carry_i_3_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(4),
      I1 => add_ln52_42_fu_666_p2(4),
      O => \add_ln52_5_fu_670_p2__169_carry_i_4_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(3),
      I1 => add_ln52_42_fu_666_p2(3),
      O => \add_ln52_5_fu_670_p2__169_carry_i_5_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(2),
      I1 => add_ln52_42_fu_666_p2(2),
      O => \add_ln52_5_fu_670_p2__169_carry_i_6_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(1),
      I1 => add_ln52_42_fu_666_p2(1),
      O => \add_ln52_5_fu_670_p2__169_carry_i_7_n_0\
    );
\add_ln52_5_fu_670_p2__169_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_38_fu_659_p2(0),
      I1 => add_ln52_42_fu_666_p2(0),
      O => \add_ln52_5_fu_670_p2__169_carry_i_8_n_0\
    );
\add_ln52_5_fu_670_p2__84_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln52_5_fu_670_p2__84_carry_n_0\,
      CO(6) => \add_ln52_5_fu_670_p2__84_carry_n_1\,
      CO(5) => \add_ln52_5_fu_670_p2__84_carry_n_2\,
      CO(4) => \add_ln52_5_fu_670_p2__84_carry_n_3\,
      CO(3) => \add_ln52_5_fu_670_p2__84_carry_n_4\,
      CO(2) => \add_ln52_5_fu_670_p2__84_carry_n_5\,
      CO(1) => \add_ln52_5_fu_670_p2__84_carry_n_6\,
      CO(0) => \add_ln52_5_fu_670_p2__84_carry_n_7\,
      DI(7) => DCT_mac_muladd_16pcA_U55_n_21,
      DI(6) => DCT_mac_muladd_16pcA_U55_n_22,
      DI(5) => DCT_mac_muladd_16pcA_U55_n_23,
      DI(4) => DCT_mac_muladd_16pcA_U55_n_24,
      DI(3) => DCT_mac_muladd_16pcA_U55_n_25,
      DI(2) => DCT_mac_muladd_16pcA_U55_n_26,
      DI(1) => DCT_mac_muladd_16pcA_U55_n_27,
      DI(0) => DCT_mac_muladd_16pcA_U55_n_28,
      O(7 downto 0) => add_ln52_42_fu_666_p2(7 downto 0),
      S(7) => DCT_mac_muladd_16pcA_U55_n_29,
      S(6) => DCT_mac_muladd_16pcA_U55_n_30,
      S(5) => DCT_mac_muladd_16pcA_U55_n_31,
      S(4) => DCT_mac_muladd_16pcA_U55_n_32,
      S(3) => DCT_mac_muladd_16pcA_U55_n_33,
      S(2) => DCT_mac_muladd_16pcA_U55_n_34,
      S(1) => DCT_mac_muladd_16pcA_U55_n_35,
      S(0) => DCT_mac_muladd_16pcA_U55_n_36
    );
\add_ln52_5_fu_670_p2__84_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_5_fu_670_p2__84_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_5_fu_670_p2__84_carry__0_n_0\,
      CO(6) => \add_ln52_5_fu_670_p2__84_carry__0_n_1\,
      CO(5) => \add_ln52_5_fu_670_p2__84_carry__0_n_2\,
      CO(4) => \add_ln52_5_fu_670_p2__84_carry__0_n_3\,
      CO(3) => \add_ln52_5_fu_670_p2__84_carry__0_n_4\,
      CO(2) => \add_ln52_5_fu_670_p2__84_carry__0_n_5\,
      CO(1) => \add_ln52_5_fu_670_p2__84_carry__0_n_6\,
      CO(0) => \add_ln52_5_fu_670_p2__84_carry__0_n_7\,
      DI(7) => DCT_mac_muladd_16pcA_U55_n_13,
      DI(6) => DCT_mac_muladd_16pcA_U55_n_14,
      DI(5) => DCT_mac_muladd_16pcA_U55_n_15,
      DI(4) => DCT_mac_muladd_16pcA_U55_n_16,
      DI(3) => DCT_mac_muladd_16pcA_U55_n_17,
      DI(2) => DCT_mac_muladd_16pcA_U55_n_18,
      DI(1) => DCT_mac_muladd_16pcA_U55_n_19,
      DI(0) => DCT_mac_muladd_16pcA_U55_n_20,
      O(7 downto 0) => add_ln52_42_fu_666_p2(15 downto 8),
      S(7) => DCT_mac_muladd_16pcA_U55_n_37,
      S(6) => DCT_mac_muladd_16pcA_U55_n_38,
      S(5) => DCT_mac_muladd_16pcA_U55_n_39,
      S(4) => DCT_mac_muladd_16pcA_U55_n_40,
      S(3) => DCT_mac_muladd_16pcA_U55_n_41,
      S(2) => DCT_mac_muladd_16pcA_U55_n_42,
      S(1) => DCT_mac_muladd_16pcA_U55_n_43,
      S(0) => DCT_mac_muladd_16pcA_U55_n_44
    );
\add_ln52_5_fu_670_p2__84_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_5_fu_670_p2__84_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_5_fu_670_p2__84_carry__1_n_0\,
      CO(6) => \add_ln52_5_fu_670_p2__84_carry__1_n_1\,
      CO(5) => \add_ln52_5_fu_670_p2__84_carry__1_n_2\,
      CO(4) => \add_ln52_5_fu_670_p2__84_carry__1_n_3\,
      CO(3) => \add_ln52_5_fu_670_p2__84_carry__1_n_4\,
      CO(2) => \add_ln52_5_fu_670_p2__84_carry__1_n_5\,
      CO(1) => \add_ln52_5_fu_670_p2__84_carry__1_n_6\,
      CO(0) => \add_ln52_5_fu_670_p2__84_carry__1_n_7\,
      DI(7) => DCT_mac_muladd_16pcA_U55_n_5,
      DI(6) => DCT_mac_muladd_16pcA_U55_n_6,
      DI(5) => DCT_mac_muladd_16pcA_U55_n_7,
      DI(4) => DCT_mac_muladd_16pcA_U55_n_8,
      DI(3) => DCT_mac_muladd_16pcA_U55_n_9,
      DI(2) => DCT_mac_muladd_16pcA_U55_n_10,
      DI(1) => DCT_mac_muladd_16pcA_U55_n_11,
      DI(0) => DCT_mac_muladd_16pcA_U55_n_12,
      O(7 downto 0) => add_ln52_42_fu_666_p2(23 downto 16),
      S(7) => DCT_mac_muladd_16pcA_U55_n_45,
      S(6) => DCT_mac_muladd_16pcA_U55_n_46,
      S(5) => DCT_mac_muladd_16pcA_U55_n_47,
      S(4) => DCT_mac_muladd_16pcA_U55_n_48,
      S(3) => DCT_mac_muladd_16pcA_U55_n_49,
      S(2) => DCT_mac_muladd_16pcA_U55_n_50,
      S(1) => DCT_mac_muladd_16pcA_U55_n_51,
      S(0) => DCT_mac_muladd_16pcA_U55_n_52
    );
\add_ln52_5_fu_670_p2__84_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_5_fu_670_p2__84_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_5_fu_670_p2__84_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_5_fu_670_p2__84_carry__2_n_4\,
      CO(2) => \add_ln52_5_fu_670_p2__84_carry__2_n_5\,
      CO(1) => \add_ln52_5_fu_670_p2__84_carry__2_n_6\,
      CO(0) => \add_ln52_5_fu_670_p2__84_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16pcA_U55_n_1,
      DI(2) => DCT_mac_muladd_16pcA_U55_n_2,
      DI(1) => DCT_mac_muladd_16pcA_U55_n_3,
      DI(0) => DCT_mac_muladd_16pcA_U55_n_4,
      O(7 downto 5) => \NLW_add_ln52_5_fu_670_p2__84_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_42_fu_666_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16tde_U56_n_28,
      S(3) => DCT_mac_muladd_16pcA_U55_n_53,
      S(2) => DCT_mac_muladd_16pcA_U55_n_54,
      S(1) => DCT_mac_muladd_16pcA_U55_n_55,
      S(0) => DCT_mac_muladd_16pcA_U55_n_56
    );
add_ln52_5_fu_670_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln52_5_fu_670_p2_carry_n_0,
      CO(6) => add_ln52_5_fu_670_p2_carry_n_1,
      CO(5) => add_ln52_5_fu_670_p2_carry_n_2,
      CO(4) => add_ln52_5_fu_670_p2_carry_n_3,
      CO(3) => add_ln52_5_fu_670_p2_carry_n_4,
      CO(2) => add_ln52_5_fu_670_p2_carry_n_5,
      CO(1) => add_ln52_5_fu_670_p2_carry_n_6,
      CO(0) => add_ln52_5_fu_670_p2_carry_n_7,
      DI(7) => DCT_mac_muladd_16cud_U50_n_21,
      DI(6) => DCT_mac_muladd_16cud_U50_n_22,
      DI(5) => DCT_mac_muladd_16cud_U50_n_23,
      DI(4) => DCT_mac_muladd_16cud_U50_n_24,
      DI(3) => DCT_mac_muladd_16cud_U50_n_25,
      DI(2) => DCT_mac_muladd_16cud_U50_n_26,
      DI(1) => DCT_mac_muladd_16cud_U50_n_27,
      DI(0) => DCT_mac_muladd_16cud_U50_n_28,
      O(7 downto 0) => add_ln52_38_fu_659_p2(7 downto 0),
      S(7) => DCT_mac_muladd_16cud_U50_n_29,
      S(6) => DCT_mac_muladd_16cud_U50_n_30,
      S(5) => DCT_mac_muladd_16cud_U50_n_31,
      S(4) => DCT_mac_muladd_16cud_U50_n_32,
      S(3) => DCT_mac_muladd_16cud_U50_n_33,
      S(2) => DCT_mac_muladd_16cud_U50_n_34,
      S(1) => DCT_mac_muladd_16cud_U50_n_35,
      S(0) => DCT_mac_muladd_16cud_U50_n_36
    );
\add_ln52_5_fu_670_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln52_5_fu_670_p2_carry_n_0,
      CI_TOP => '0',
      CO(7) => \add_ln52_5_fu_670_p2_carry__0_n_0\,
      CO(6) => \add_ln52_5_fu_670_p2_carry__0_n_1\,
      CO(5) => \add_ln52_5_fu_670_p2_carry__0_n_2\,
      CO(4) => \add_ln52_5_fu_670_p2_carry__0_n_3\,
      CO(3) => \add_ln52_5_fu_670_p2_carry__0_n_4\,
      CO(2) => \add_ln52_5_fu_670_p2_carry__0_n_5\,
      CO(1) => \add_ln52_5_fu_670_p2_carry__0_n_6\,
      CO(0) => \add_ln52_5_fu_670_p2_carry__0_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U50_n_13,
      DI(6) => DCT_mac_muladd_16cud_U50_n_14,
      DI(5) => DCT_mac_muladd_16cud_U50_n_15,
      DI(4) => DCT_mac_muladd_16cud_U50_n_16,
      DI(3) => DCT_mac_muladd_16cud_U50_n_17,
      DI(2) => DCT_mac_muladd_16cud_U50_n_18,
      DI(1) => DCT_mac_muladd_16cud_U50_n_19,
      DI(0) => DCT_mac_muladd_16cud_U50_n_20,
      O(7 downto 0) => add_ln52_38_fu_659_p2(15 downto 8),
      S(7) => DCT_mac_muladd_16cud_U50_n_37,
      S(6) => DCT_mac_muladd_16cud_U50_n_38,
      S(5) => DCT_mac_muladd_16cud_U50_n_39,
      S(4) => DCT_mac_muladd_16cud_U50_n_40,
      S(3) => DCT_mac_muladd_16cud_U50_n_41,
      S(2) => DCT_mac_muladd_16cud_U50_n_42,
      S(1) => DCT_mac_muladd_16cud_U50_n_43,
      S(0) => DCT_mac_muladd_16cud_U50_n_44
    );
\add_ln52_5_fu_670_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_5_fu_670_p2_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_5_fu_670_p2_carry__1_n_0\,
      CO(6) => \add_ln52_5_fu_670_p2_carry__1_n_1\,
      CO(5) => \add_ln52_5_fu_670_p2_carry__1_n_2\,
      CO(4) => \add_ln52_5_fu_670_p2_carry__1_n_3\,
      CO(3) => \add_ln52_5_fu_670_p2_carry__1_n_4\,
      CO(2) => \add_ln52_5_fu_670_p2_carry__1_n_5\,
      CO(1) => \add_ln52_5_fu_670_p2_carry__1_n_6\,
      CO(0) => \add_ln52_5_fu_670_p2_carry__1_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U50_n_5,
      DI(6) => DCT_mac_muladd_16cud_U50_n_6,
      DI(5) => DCT_mac_muladd_16cud_U50_n_7,
      DI(4) => DCT_mac_muladd_16cud_U50_n_8,
      DI(3) => DCT_mac_muladd_16cud_U50_n_9,
      DI(2) => DCT_mac_muladd_16cud_U50_n_10,
      DI(1) => DCT_mac_muladd_16cud_U50_n_11,
      DI(0) => DCT_mac_muladd_16cud_U50_n_12,
      O(7 downto 0) => add_ln52_38_fu_659_p2(23 downto 16),
      S(7) => DCT_mac_muladd_16cud_U50_n_45,
      S(6) => DCT_mac_muladd_16cud_U50_n_46,
      S(5) => DCT_mac_muladd_16cud_U50_n_47,
      S(4) => DCT_mac_muladd_16cud_U50_n_48,
      S(3) => DCT_mac_muladd_16cud_U50_n_49,
      S(2) => DCT_mac_muladd_16cud_U50_n_50,
      S(1) => DCT_mac_muladd_16cud_U50_n_51,
      S(0) => DCT_mac_muladd_16cud_U50_n_52
    );
\add_ln52_5_fu_670_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_5_fu_670_p2_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_5_fu_670_p2_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_5_fu_670_p2_carry__2_n_4\,
      CO(2) => \add_ln52_5_fu_670_p2_carry__2_n_5\,
      CO(1) => \add_ln52_5_fu_670_p2_carry__2_n_6\,
      CO(0) => \add_ln52_5_fu_670_p2_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16cud_U50_n_1,
      DI(2) => DCT_mac_muladd_16cud_U50_n_2,
      DI(1) => DCT_mac_muladd_16cud_U50_n_3,
      DI(0) => DCT_mac_muladd_16cud_U50_n_4,
      O(7 downto 5) => \NLW_add_ln52_5_fu_670_p2_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_38_fu_659_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16sc4_U52_n_28,
      S(3) => DCT_mac_muladd_16cud_U50_n_53,
      S(2) => DCT_mac_muladd_16cud_U50_n_54,
      S(1) => DCT_mac_muladd_16cud_U50_n_55,
      S(0) => DCT_mac_muladd_16cud_U50_n_56
    );
\add_ln52_6_fu_698_p2__169_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln52_6_fu_698_p2__169_carry_n_0\,
      CO(6) => \add_ln52_6_fu_698_p2__169_carry_n_1\,
      CO(5) => \add_ln52_6_fu_698_p2__169_carry_n_2\,
      CO(4) => \add_ln52_6_fu_698_p2__169_carry_n_3\,
      CO(3) => \add_ln52_6_fu_698_p2__169_carry_n_4\,
      CO(2) => \add_ln52_6_fu_698_p2__169_carry_n_5\,
      CO(1) => \add_ln52_6_fu_698_p2__169_carry_n_6\,
      CO(0) => \add_ln52_6_fu_698_p2__169_carry_n_7\,
      DI(7 downto 0) => add_ln52_45_fu_687_p2(7 downto 0),
      O(7 downto 0) => \NLW_add_ln52_6_fu_698_p2__169_carry_O_UNCONNECTED\(7 downto 0),
      S(7) => \add_ln52_6_fu_698_p2__169_carry_i_1_n_0\,
      S(6) => \add_ln52_6_fu_698_p2__169_carry_i_2_n_0\,
      S(5) => \add_ln52_6_fu_698_p2__169_carry_i_3_n_0\,
      S(4) => \add_ln52_6_fu_698_p2__169_carry_i_4_n_0\,
      S(3) => \add_ln52_6_fu_698_p2__169_carry_i_5_n_0\,
      S(2) => \add_ln52_6_fu_698_p2__169_carry_i_6_n_0\,
      S(1) => \add_ln52_6_fu_698_p2__169_carry_i_7_n_0\,
      S(0) => \add_ln52_6_fu_698_p2__169_carry_i_8_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_6_fu_698_p2__169_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_6_fu_698_p2__169_carry__0_n_0\,
      CO(6) => \add_ln52_6_fu_698_p2__169_carry__0_n_1\,
      CO(5) => \add_ln52_6_fu_698_p2__169_carry__0_n_2\,
      CO(4) => \add_ln52_6_fu_698_p2__169_carry__0_n_3\,
      CO(3) => \add_ln52_6_fu_698_p2__169_carry__0_n_4\,
      CO(2) => \add_ln52_6_fu_698_p2__169_carry__0_n_5\,
      CO(1) => \add_ln52_6_fu_698_p2__169_carry__0_n_6\,
      CO(0) => \add_ln52_6_fu_698_p2__169_carry__0_n_7\,
      DI(7 downto 0) => add_ln52_45_fu_687_p2(15 downto 8),
      O(7 downto 5) => grp_DCT_1D_1_fu_828_output_6_d0(2 downto 0),
      O(4 downto 0) => \NLW_add_ln52_6_fu_698_p2__169_carry__0_O_UNCONNECTED\(4 downto 0),
      S(7) => \add_ln52_6_fu_698_p2__169_carry__0_i_1_n_0\,
      S(6) => \add_ln52_6_fu_698_p2__169_carry__0_i_2_n_0\,
      S(5) => \add_ln52_6_fu_698_p2__169_carry__0_i_3_n_0\,
      S(4) => \add_ln52_6_fu_698_p2__169_carry__0_i_4_n_0\,
      S(3) => \add_ln52_6_fu_698_p2__169_carry__0_i_5_n_0\,
      S(2) => \add_ln52_6_fu_698_p2__169_carry__0_i_6_n_0\,
      S(1) => \add_ln52_6_fu_698_p2__169_carry__0_i_7_n_0\,
      S(0) => \add_ln52_6_fu_698_p2__169_carry__0_i_8_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(15),
      I1 => add_ln52_49_fu_694_p2(15),
      O => \add_ln52_6_fu_698_p2__169_carry__0_i_1_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(14),
      I1 => add_ln52_49_fu_694_p2(14),
      O => \add_ln52_6_fu_698_p2__169_carry__0_i_2_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(13),
      I1 => add_ln52_49_fu_694_p2(13),
      O => \add_ln52_6_fu_698_p2__169_carry__0_i_3_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(12),
      I1 => add_ln52_49_fu_694_p2(12),
      O => \add_ln52_6_fu_698_p2__169_carry__0_i_4_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(11),
      I1 => add_ln52_49_fu_694_p2(11),
      O => \add_ln52_6_fu_698_p2__169_carry__0_i_5_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(10),
      I1 => add_ln52_49_fu_694_p2(10),
      O => \add_ln52_6_fu_698_p2__169_carry__0_i_6_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(9),
      I1 => add_ln52_49_fu_694_p2(9),
      O => \add_ln52_6_fu_698_p2__169_carry__0_i_7_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(8),
      I1 => add_ln52_49_fu_694_p2(8),
      O => \add_ln52_6_fu_698_p2__169_carry__0_i_8_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_6_fu_698_p2__169_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_6_fu_698_p2__169_carry__1_n_0\,
      CO(6) => \add_ln52_6_fu_698_p2__169_carry__1_n_1\,
      CO(5) => \add_ln52_6_fu_698_p2__169_carry__1_n_2\,
      CO(4) => \add_ln52_6_fu_698_p2__169_carry__1_n_3\,
      CO(3) => \add_ln52_6_fu_698_p2__169_carry__1_n_4\,
      CO(2) => \add_ln52_6_fu_698_p2__169_carry__1_n_5\,
      CO(1) => \add_ln52_6_fu_698_p2__169_carry__1_n_6\,
      CO(0) => \add_ln52_6_fu_698_p2__169_carry__1_n_7\,
      DI(7 downto 0) => add_ln52_45_fu_687_p2(23 downto 16),
      O(7 downto 0) => grp_DCT_1D_1_fu_828_output_6_d0(10 downto 3),
      S(7) => \add_ln52_6_fu_698_p2__169_carry__1_i_1_n_0\,
      S(6) => \add_ln52_6_fu_698_p2__169_carry__1_i_2_n_0\,
      S(5) => \add_ln52_6_fu_698_p2__169_carry__1_i_3_n_0\,
      S(4) => \add_ln52_6_fu_698_p2__169_carry__1_i_4_n_0\,
      S(3) => \add_ln52_6_fu_698_p2__169_carry__1_i_5_n_0\,
      S(2) => \add_ln52_6_fu_698_p2__169_carry__1_i_6_n_0\,
      S(1) => \add_ln52_6_fu_698_p2__169_carry__1_i_7_n_0\,
      S(0) => \add_ln52_6_fu_698_p2__169_carry__1_i_8_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(23),
      I1 => add_ln52_49_fu_694_p2(23),
      O => \add_ln52_6_fu_698_p2__169_carry__1_i_1_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(22),
      I1 => add_ln52_49_fu_694_p2(22),
      O => \add_ln52_6_fu_698_p2__169_carry__1_i_2_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(21),
      I1 => add_ln52_49_fu_694_p2(21),
      O => \add_ln52_6_fu_698_p2__169_carry__1_i_3_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(20),
      I1 => add_ln52_49_fu_694_p2(20),
      O => \add_ln52_6_fu_698_p2__169_carry__1_i_4_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(19),
      I1 => add_ln52_49_fu_694_p2(19),
      O => \add_ln52_6_fu_698_p2__169_carry__1_i_5_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(18),
      I1 => add_ln52_49_fu_694_p2(18),
      O => \add_ln52_6_fu_698_p2__169_carry__1_i_6_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(17),
      I1 => add_ln52_49_fu_694_p2(17),
      O => \add_ln52_6_fu_698_p2__169_carry__1_i_7_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(16),
      I1 => add_ln52_49_fu_694_p2(16),
      O => \add_ln52_6_fu_698_p2__169_carry__1_i_8_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_6_fu_698_p2__169_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_6_fu_698_p2__169_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_6_fu_698_p2__169_carry__2_n_4\,
      CO(2) => \add_ln52_6_fu_698_p2__169_carry__2_n_5\,
      CO(1) => \add_ln52_6_fu_698_p2__169_carry__2_n_6\,
      CO(0) => \add_ln52_6_fu_698_p2__169_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => add_ln52_45_fu_687_p2(27 downto 24),
      O(7 downto 5) => \NLW_add_ln52_6_fu_698_p2__169_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => grp_DCT_1D_1_fu_828_output_6_d0(15 downto 11),
      S(7 downto 5) => B"000",
      S(4) => \add_ln52_6_fu_698_p2__169_carry__2_i_1_n_0\,
      S(3) => \add_ln52_6_fu_698_p2__169_carry__2_i_2_n_0\,
      S(2) => \add_ln52_6_fu_698_p2__169_carry__2_i_3_n_0\,
      S(1) => \add_ln52_6_fu_698_p2__169_carry__2_i_4_n_0\,
      S(0) => \add_ln52_6_fu_698_p2__169_carry__2_i_5_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_49_fu_694_p2(28),
      I1 => add_ln52_45_fu_687_p2(28),
      O => \add_ln52_6_fu_698_p2__169_carry__2_i_1_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(27),
      I1 => add_ln52_49_fu_694_p2(27),
      O => \add_ln52_6_fu_698_p2__169_carry__2_i_2_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(26),
      I1 => add_ln52_49_fu_694_p2(26),
      O => \add_ln52_6_fu_698_p2__169_carry__2_i_3_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(25),
      I1 => add_ln52_49_fu_694_p2(25),
      O => \add_ln52_6_fu_698_p2__169_carry__2_i_4_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(24),
      I1 => add_ln52_49_fu_694_p2(24),
      O => \add_ln52_6_fu_698_p2__169_carry__2_i_5_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(7),
      I1 => add_ln52_49_fu_694_p2(7),
      O => \add_ln52_6_fu_698_p2__169_carry_i_1_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(6),
      I1 => add_ln52_49_fu_694_p2(6),
      O => \add_ln52_6_fu_698_p2__169_carry_i_2_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(5),
      I1 => add_ln52_49_fu_694_p2(5),
      O => \add_ln52_6_fu_698_p2__169_carry_i_3_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(4),
      I1 => add_ln52_49_fu_694_p2(4),
      O => \add_ln52_6_fu_698_p2__169_carry_i_4_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(3),
      I1 => add_ln52_49_fu_694_p2(3),
      O => \add_ln52_6_fu_698_p2__169_carry_i_5_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(2),
      I1 => add_ln52_49_fu_694_p2(2),
      O => \add_ln52_6_fu_698_p2__169_carry_i_6_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(1),
      I1 => add_ln52_49_fu_694_p2(1),
      O => \add_ln52_6_fu_698_p2__169_carry_i_7_n_0\
    );
\add_ln52_6_fu_698_p2__169_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_45_fu_687_p2(0),
      I1 => add_ln52_49_fu_694_p2(0),
      O => \add_ln52_6_fu_698_p2__169_carry_i_8_n_0\
    );
\add_ln52_6_fu_698_p2__84_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln52_6_fu_698_p2__84_carry_n_0\,
      CO(6) => \add_ln52_6_fu_698_p2__84_carry_n_1\,
      CO(5) => \add_ln52_6_fu_698_p2__84_carry_n_2\,
      CO(4) => \add_ln52_6_fu_698_p2__84_carry_n_3\,
      CO(3) => \add_ln52_6_fu_698_p2__84_carry_n_4\,
      CO(2) => \add_ln52_6_fu_698_p2__84_carry_n_5\,
      CO(1) => \add_ln52_6_fu_698_p2__84_carry_n_6\,
      CO(0) => \add_ln52_6_fu_698_p2__84_carry_n_7\,
      DI(7) => DCT_mac_muladd_16lbW_U62_n_21,
      DI(6) => DCT_mac_muladd_16lbW_U62_n_22,
      DI(5) => DCT_mac_muladd_16lbW_U62_n_23,
      DI(4) => DCT_mac_muladd_16lbW_U62_n_24,
      DI(3) => DCT_mac_muladd_16lbW_U62_n_25,
      DI(2) => DCT_mac_muladd_16lbW_U62_n_26,
      DI(1) => DCT_mac_muladd_16lbW_U62_n_27,
      DI(0) => DCT_mac_muladd_16lbW_U62_n_28,
      O(7 downto 0) => add_ln52_49_fu_694_p2(7 downto 0),
      S(7) => DCT_mac_muladd_16lbW_U62_n_29,
      S(6) => DCT_mac_muladd_16lbW_U62_n_30,
      S(5) => DCT_mac_muladd_16lbW_U62_n_31,
      S(4) => DCT_mac_muladd_16lbW_U62_n_32,
      S(3) => DCT_mac_muladd_16lbW_U62_n_33,
      S(2) => DCT_mac_muladd_16lbW_U62_n_34,
      S(1) => DCT_mac_muladd_16lbW_U62_n_35,
      S(0) => DCT_mac_muladd_16lbW_U62_n_36
    );
\add_ln52_6_fu_698_p2__84_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_6_fu_698_p2__84_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_6_fu_698_p2__84_carry__0_n_0\,
      CO(6) => \add_ln52_6_fu_698_p2__84_carry__0_n_1\,
      CO(5) => \add_ln52_6_fu_698_p2__84_carry__0_n_2\,
      CO(4) => \add_ln52_6_fu_698_p2__84_carry__0_n_3\,
      CO(3) => \add_ln52_6_fu_698_p2__84_carry__0_n_4\,
      CO(2) => \add_ln52_6_fu_698_p2__84_carry__0_n_5\,
      CO(1) => \add_ln52_6_fu_698_p2__84_carry__0_n_6\,
      CO(0) => \add_ln52_6_fu_698_p2__84_carry__0_n_7\,
      DI(7) => DCT_mac_muladd_16lbW_U62_n_13,
      DI(6) => DCT_mac_muladd_16lbW_U62_n_14,
      DI(5) => DCT_mac_muladd_16lbW_U62_n_15,
      DI(4) => DCT_mac_muladd_16lbW_U62_n_16,
      DI(3) => DCT_mac_muladd_16lbW_U62_n_17,
      DI(2) => DCT_mac_muladd_16lbW_U62_n_18,
      DI(1) => DCT_mac_muladd_16lbW_U62_n_19,
      DI(0) => DCT_mac_muladd_16lbW_U62_n_20,
      O(7 downto 0) => add_ln52_49_fu_694_p2(15 downto 8),
      S(7) => DCT_mac_muladd_16lbW_U62_n_37,
      S(6) => DCT_mac_muladd_16lbW_U62_n_38,
      S(5) => DCT_mac_muladd_16lbW_U62_n_39,
      S(4) => DCT_mac_muladd_16lbW_U62_n_40,
      S(3) => DCT_mac_muladd_16lbW_U62_n_41,
      S(2) => DCT_mac_muladd_16lbW_U62_n_42,
      S(1) => DCT_mac_muladd_16lbW_U62_n_43,
      S(0) => DCT_mac_muladd_16lbW_U62_n_44
    );
\add_ln52_6_fu_698_p2__84_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_6_fu_698_p2__84_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_6_fu_698_p2__84_carry__1_n_0\,
      CO(6) => \add_ln52_6_fu_698_p2__84_carry__1_n_1\,
      CO(5) => \add_ln52_6_fu_698_p2__84_carry__1_n_2\,
      CO(4) => \add_ln52_6_fu_698_p2__84_carry__1_n_3\,
      CO(3) => \add_ln52_6_fu_698_p2__84_carry__1_n_4\,
      CO(2) => \add_ln52_6_fu_698_p2__84_carry__1_n_5\,
      CO(1) => \add_ln52_6_fu_698_p2__84_carry__1_n_6\,
      CO(0) => \add_ln52_6_fu_698_p2__84_carry__1_n_7\,
      DI(7) => DCT_mac_muladd_16lbW_U62_n_5,
      DI(6) => DCT_mac_muladd_16lbW_U62_n_6,
      DI(5) => DCT_mac_muladd_16lbW_U62_n_7,
      DI(4) => DCT_mac_muladd_16lbW_U62_n_8,
      DI(3) => DCT_mac_muladd_16lbW_U62_n_9,
      DI(2) => DCT_mac_muladd_16lbW_U62_n_10,
      DI(1) => DCT_mac_muladd_16lbW_U62_n_11,
      DI(0) => DCT_mac_muladd_16lbW_U62_n_12,
      O(7 downto 0) => add_ln52_49_fu_694_p2(23 downto 16),
      S(7) => DCT_mac_muladd_16lbW_U62_n_45,
      S(6) => DCT_mac_muladd_16lbW_U62_n_46,
      S(5) => DCT_mac_muladd_16lbW_U62_n_47,
      S(4) => DCT_mac_muladd_16lbW_U62_n_48,
      S(3) => DCT_mac_muladd_16lbW_U62_n_49,
      S(2) => DCT_mac_muladd_16lbW_U62_n_50,
      S(1) => DCT_mac_muladd_16lbW_U62_n_51,
      S(0) => DCT_mac_muladd_16lbW_U62_n_52
    );
\add_ln52_6_fu_698_p2__84_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_6_fu_698_p2__84_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_6_fu_698_p2__84_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_6_fu_698_p2__84_carry__2_n_4\,
      CO(2) => \add_ln52_6_fu_698_p2__84_carry__2_n_5\,
      CO(1) => \add_ln52_6_fu_698_p2__84_carry__2_n_6\,
      CO(0) => \add_ln52_6_fu_698_p2__84_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16lbW_U62_n_1,
      DI(2) => DCT_mac_muladd_16lbW_U62_n_2,
      DI(1) => DCT_mac_muladd_16lbW_U62_n_3,
      DI(0) => DCT_mac_muladd_16lbW_U62_n_4,
      O(7 downto 5) => \NLW_add_ln52_6_fu_698_p2__84_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_49_fu_694_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16udo_U64_n_28,
      S(3) => DCT_mac_muladd_16lbW_U62_n_53,
      S(2) => DCT_mac_muladd_16lbW_U62_n_54,
      S(1) => DCT_mac_muladd_16lbW_U62_n_55,
      S(0) => DCT_mac_muladd_16lbW_U62_n_56
    );
add_ln52_6_fu_698_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln52_6_fu_698_p2_carry_n_0,
      CO(6) => add_ln52_6_fu_698_p2_carry_n_1,
      CO(5) => add_ln52_6_fu_698_p2_carry_n_2,
      CO(4) => add_ln52_6_fu_698_p2_carry_n_3,
      CO(3) => add_ln52_6_fu_698_p2_carry_n_4,
      CO(2) => add_ln52_6_fu_698_p2_carry_n_5,
      CO(1) => add_ln52_6_fu_698_p2_carry_n_6,
      CO(0) => add_ln52_6_fu_698_p2_carry_n_7,
      DI(7) => DCT_mac_muladd_16kbM_U58_n_21,
      DI(6) => DCT_mac_muladd_16kbM_U58_n_22,
      DI(5) => DCT_mac_muladd_16kbM_U58_n_23,
      DI(4) => DCT_mac_muladd_16kbM_U58_n_24,
      DI(3) => DCT_mac_muladd_16kbM_U58_n_25,
      DI(2) => DCT_mac_muladd_16kbM_U58_n_26,
      DI(1) => DCT_mac_muladd_16kbM_U58_n_27,
      DI(0) => DCT_mac_muladd_16kbM_U58_n_28,
      O(7 downto 0) => add_ln52_45_fu_687_p2(7 downto 0),
      S(7) => DCT_mac_muladd_16kbM_U58_n_29,
      S(6) => DCT_mac_muladd_16kbM_U58_n_30,
      S(5) => DCT_mac_muladd_16kbM_U58_n_31,
      S(4) => DCT_mac_muladd_16kbM_U58_n_32,
      S(3) => DCT_mac_muladd_16kbM_U58_n_33,
      S(2) => DCT_mac_muladd_16kbM_U58_n_34,
      S(1) => DCT_mac_muladd_16kbM_U58_n_35,
      S(0) => DCT_mac_muladd_16kbM_U58_n_36
    );
\add_ln52_6_fu_698_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln52_6_fu_698_p2_carry_n_0,
      CI_TOP => '0',
      CO(7) => \add_ln52_6_fu_698_p2_carry__0_n_0\,
      CO(6) => \add_ln52_6_fu_698_p2_carry__0_n_1\,
      CO(5) => \add_ln52_6_fu_698_p2_carry__0_n_2\,
      CO(4) => \add_ln52_6_fu_698_p2_carry__0_n_3\,
      CO(3) => \add_ln52_6_fu_698_p2_carry__0_n_4\,
      CO(2) => \add_ln52_6_fu_698_p2_carry__0_n_5\,
      CO(1) => \add_ln52_6_fu_698_p2_carry__0_n_6\,
      CO(0) => \add_ln52_6_fu_698_p2_carry__0_n_7\,
      DI(7) => DCT_mac_muladd_16kbM_U58_n_13,
      DI(6) => DCT_mac_muladd_16kbM_U58_n_14,
      DI(5) => DCT_mac_muladd_16kbM_U58_n_15,
      DI(4) => DCT_mac_muladd_16kbM_U58_n_16,
      DI(3) => DCT_mac_muladd_16kbM_U58_n_17,
      DI(2) => DCT_mac_muladd_16kbM_U58_n_18,
      DI(1) => DCT_mac_muladd_16kbM_U58_n_19,
      DI(0) => DCT_mac_muladd_16kbM_U58_n_20,
      O(7 downto 0) => add_ln52_45_fu_687_p2(15 downto 8),
      S(7) => DCT_mac_muladd_16kbM_U58_n_37,
      S(6) => DCT_mac_muladd_16kbM_U58_n_38,
      S(5) => DCT_mac_muladd_16kbM_U58_n_39,
      S(4) => DCT_mac_muladd_16kbM_U58_n_40,
      S(3) => DCT_mac_muladd_16kbM_U58_n_41,
      S(2) => DCT_mac_muladd_16kbM_U58_n_42,
      S(1) => DCT_mac_muladd_16kbM_U58_n_43,
      S(0) => DCT_mac_muladd_16kbM_U58_n_44
    );
\add_ln52_6_fu_698_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_6_fu_698_p2_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_6_fu_698_p2_carry__1_n_0\,
      CO(6) => \add_ln52_6_fu_698_p2_carry__1_n_1\,
      CO(5) => \add_ln52_6_fu_698_p2_carry__1_n_2\,
      CO(4) => \add_ln52_6_fu_698_p2_carry__1_n_3\,
      CO(3) => \add_ln52_6_fu_698_p2_carry__1_n_4\,
      CO(2) => \add_ln52_6_fu_698_p2_carry__1_n_5\,
      CO(1) => \add_ln52_6_fu_698_p2_carry__1_n_6\,
      CO(0) => \add_ln52_6_fu_698_p2_carry__1_n_7\,
      DI(7) => DCT_mac_muladd_16kbM_U58_n_5,
      DI(6) => DCT_mac_muladd_16kbM_U58_n_6,
      DI(5) => DCT_mac_muladd_16kbM_U58_n_7,
      DI(4) => DCT_mac_muladd_16kbM_U58_n_8,
      DI(3) => DCT_mac_muladd_16kbM_U58_n_9,
      DI(2) => DCT_mac_muladd_16kbM_U58_n_10,
      DI(1) => DCT_mac_muladd_16kbM_U58_n_11,
      DI(0) => DCT_mac_muladd_16kbM_U58_n_12,
      O(7 downto 0) => add_ln52_45_fu_687_p2(23 downto 16),
      S(7) => DCT_mac_muladd_16kbM_U58_n_45,
      S(6) => DCT_mac_muladd_16kbM_U58_n_46,
      S(5) => DCT_mac_muladd_16kbM_U58_n_47,
      S(4) => DCT_mac_muladd_16kbM_U58_n_48,
      S(3) => DCT_mac_muladd_16kbM_U58_n_49,
      S(2) => DCT_mac_muladd_16kbM_U58_n_50,
      S(1) => DCT_mac_muladd_16kbM_U58_n_51,
      S(0) => DCT_mac_muladd_16kbM_U58_n_52
    );
\add_ln52_6_fu_698_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_6_fu_698_p2_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_6_fu_698_p2_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_6_fu_698_p2_carry__2_n_4\,
      CO(2) => \add_ln52_6_fu_698_p2_carry__2_n_5\,
      CO(1) => \add_ln52_6_fu_698_p2_carry__2_n_6\,
      CO(0) => \add_ln52_6_fu_698_p2_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16kbM_U58_n_1,
      DI(2) => DCT_mac_muladd_16kbM_U58_n_2,
      DI(1) => DCT_mac_muladd_16kbM_U58_n_3,
      DI(0) => DCT_mac_muladd_16kbM_U58_n_4,
      O(7 downto 5) => \NLW_add_ln52_6_fu_698_p2_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_45_fu_687_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16lbW_U61_n_28,
      S(3) => DCT_mac_muladd_16kbM_U58_n_53,
      S(2) => DCT_mac_muladd_16kbM_U58_n_54,
      S(1) => DCT_mac_muladd_16kbM_U58_n_55,
      S(0) => DCT_mac_muladd_16kbM_U58_n_56
    );
\add_ln52_7_fu_734_p2__169_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln52_7_fu_734_p2__169_carry_n_0\,
      CO(6) => \add_ln52_7_fu_734_p2__169_carry_n_1\,
      CO(5) => \add_ln52_7_fu_734_p2__169_carry_n_2\,
      CO(4) => \add_ln52_7_fu_734_p2__169_carry_n_3\,
      CO(3) => \add_ln52_7_fu_734_p2__169_carry_n_4\,
      CO(2) => \add_ln52_7_fu_734_p2__169_carry_n_5\,
      CO(1) => \add_ln52_7_fu_734_p2__169_carry_n_6\,
      CO(0) => \add_ln52_7_fu_734_p2__169_carry_n_7\,
      DI(7 downto 0) => add_ln52_52_fu_718_p2(7 downto 0),
      O(7 downto 0) => \NLW_add_ln52_7_fu_734_p2__169_carry_O_UNCONNECTED\(7 downto 0),
      S(7) => \add_ln52_7_fu_734_p2__169_carry_i_1_n_0\,
      S(6) => \add_ln52_7_fu_734_p2__169_carry_i_2_n_0\,
      S(5) => \add_ln52_7_fu_734_p2__169_carry_i_3_n_0\,
      S(4) => \add_ln52_7_fu_734_p2__169_carry_i_4_n_0\,
      S(3) => \add_ln52_7_fu_734_p2__169_carry_i_5_n_0\,
      S(2) => \add_ln52_7_fu_734_p2__169_carry_i_6_n_0\,
      S(1) => \add_ln52_7_fu_734_p2__169_carry_i_7_n_0\,
      S(0) => \add_ln52_7_fu_734_p2__169_carry_i_8_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_7_fu_734_p2__169_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_7_fu_734_p2__169_carry__0_n_0\,
      CO(6) => \add_ln52_7_fu_734_p2__169_carry__0_n_1\,
      CO(5) => \add_ln52_7_fu_734_p2__169_carry__0_n_2\,
      CO(4) => \add_ln52_7_fu_734_p2__169_carry__0_n_3\,
      CO(3) => \add_ln52_7_fu_734_p2__169_carry__0_n_4\,
      CO(2) => \add_ln52_7_fu_734_p2__169_carry__0_n_5\,
      CO(1) => \add_ln52_7_fu_734_p2__169_carry__0_n_6\,
      CO(0) => \add_ln52_7_fu_734_p2__169_carry__0_n_7\,
      DI(7 downto 0) => add_ln52_52_fu_718_p2(15 downto 8),
      O(7 downto 5) => grp_DCT_1D_1_fu_828_output_7_d0(2 downto 0),
      O(4 downto 0) => \NLW_add_ln52_7_fu_734_p2__169_carry__0_O_UNCONNECTED\(4 downto 0),
      S(7) => \add_ln52_7_fu_734_p2__169_carry__0_i_1_n_0\,
      S(6) => \add_ln52_7_fu_734_p2__169_carry__0_i_2_n_0\,
      S(5) => \add_ln52_7_fu_734_p2__169_carry__0_i_3_n_0\,
      S(4) => \add_ln52_7_fu_734_p2__169_carry__0_i_4_n_0\,
      S(3) => \add_ln52_7_fu_734_p2__169_carry__0_i_5_n_0\,
      S(2) => \add_ln52_7_fu_734_p2__169_carry__0_i_6_n_0\,
      S(1) => \add_ln52_7_fu_734_p2__169_carry__0_i_7_n_0\,
      S(0) => \add_ln52_7_fu_734_p2__169_carry__0_i_8_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(15),
      I1 => add_ln52_56_fu_729_p2(15),
      O => \add_ln52_7_fu_734_p2__169_carry__0_i_1_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(14),
      I1 => add_ln52_56_fu_729_p2(14),
      O => \add_ln52_7_fu_734_p2__169_carry__0_i_2_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(13),
      I1 => add_ln52_56_fu_729_p2(13),
      O => \add_ln52_7_fu_734_p2__169_carry__0_i_3_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(12),
      I1 => add_ln52_56_fu_729_p2(12),
      O => \add_ln52_7_fu_734_p2__169_carry__0_i_4_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(11),
      I1 => add_ln52_56_fu_729_p2(11),
      O => \add_ln52_7_fu_734_p2__169_carry__0_i_5_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(10),
      I1 => add_ln52_56_fu_729_p2(10),
      O => \add_ln52_7_fu_734_p2__169_carry__0_i_6_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(9),
      I1 => add_ln52_56_fu_729_p2(9),
      O => \add_ln52_7_fu_734_p2__169_carry__0_i_7_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(8),
      I1 => add_ln52_56_fu_729_p2(8),
      O => \add_ln52_7_fu_734_p2__169_carry__0_i_8_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_7_fu_734_p2__169_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_7_fu_734_p2__169_carry__1_n_0\,
      CO(6) => \add_ln52_7_fu_734_p2__169_carry__1_n_1\,
      CO(5) => \add_ln52_7_fu_734_p2__169_carry__1_n_2\,
      CO(4) => \add_ln52_7_fu_734_p2__169_carry__1_n_3\,
      CO(3) => \add_ln52_7_fu_734_p2__169_carry__1_n_4\,
      CO(2) => \add_ln52_7_fu_734_p2__169_carry__1_n_5\,
      CO(1) => \add_ln52_7_fu_734_p2__169_carry__1_n_6\,
      CO(0) => \add_ln52_7_fu_734_p2__169_carry__1_n_7\,
      DI(7 downto 0) => add_ln52_52_fu_718_p2(23 downto 16),
      O(7 downto 0) => grp_DCT_1D_1_fu_828_output_7_d0(10 downto 3),
      S(7) => \add_ln52_7_fu_734_p2__169_carry__1_i_1_n_0\,
      S(6) => \add_ln52_7_fu_734_p2__169_carry__1_i_2_n_0\,
      S(5) => \add_ln52_7_fu_734_p2__169_carry__1_i_3_n_0\,
      S(4) => \add_ln52_7_fu_734_p2__169_carry__1_i_4_n_0\,
      S(3) => \add_ln52_7_fu_734_p2__169_carry__1_i_5_n_0\,
      S(2) => \add_ln52_7_fu_734_p2__169_carry__1_i_6_n_0\,
      S(1) => \add_ln52_7_fu_734_p2__169_carry__1_i_7_n_0\,
      S(0) => \add_ln52_7_fu_734_p2__169_carry__1_i_8_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(23),
      I1 => add_ln52_56_fu_729_p2(23),
      O => \add_ln52_7_fu_734_p2__169_carry__1_i_1_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(22),
      I1 => add_ln52_56_fu_729_p2(22),
      O => \add_ln52_7_fu_734_p2__169_carry__1_i_2_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(21),
      I1 => add_ln52_56_fu_729_p2(21),
      O => \add_ln52_7_fu_734_p2__169_carry__1_i_3_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(20),
      I1 => add_ln52_56_fu_729_p2(20),
      O => \add_ln52_7_fu_734_p2__169_carry__1_i_4_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(19),
      I1 => add_ln52_56_fu_729_p2(19),
      O => \add_ln52_7_fu_734_p2__169_carry__1_i_5_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(18),
      I1 => add_ln52_56_fu_729_p2(18),
      O => \add_ln52_7_fu_734_p2__169_carry__1_i_6_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(17),
      I1 => add_ln52_56_fu_729_p2(17),
      O => \add_ln52_7_fu_734_p2__169_carry__1_i_7_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(16),
      I1 => add_ln52_56_fu_729_p2(16),
      O => \add_ln52_7_fu_734_p2__169_carry__1_i_8_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_7_fu_734_p2__169_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_7_fu_734_p2__169_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_7_fu_734_p2__169_carry__2_n_4\,
      CO(2) => \add_ln52_7_fu_734_p2__169_carry__2_n_5\,
      CO(1) => \add_ln52_7_fu_734_p2__169_carry__2_n_6\,
      CO(0) => \add_ln52_7_fu_734_p2__169_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => add_ln52_52_fu_718_p2(27 downto 24),
      O(7 downto 5) => \NLW_add_ln52_7_fu_734_p2__169_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => grp_DCT_1D_1_fu_828_output_7_d0(15 downto 11),
      S(7 downto 5) => B"000",
      S(4) => \add_ln52_7_fu_734_p2__169_carry__2_i_1_n_0\,
      S(3) => \add_ln52_7_fu_734_p2__169_carry__2_i_2_n_0\,
      S(2) => \add_ln52_7_fu_734_p2__169_carry__2_i_3_n_0\,
      S(1) => \add_ln52_7_fu_734_p2__169_carry__2_i_4_n_0\,
      S(0) => \add_ln52_7_fu_734_p2__169_carry__2_i_5_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_56_fu_729_p2(28),
      I1 => add_ln52_52_fu_718_p2(28),
      O => \add_ln52_7_fu_734_p2__169_carry__2_i_1_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(27),
      I1 => add_ln52_56_fu_729_p2(27),
      O => \add_ln52_7_fu_734_p2__169_carry__2_i_2_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(26),
      I1 => add_ln52_56_fu_729_p2(26),
      O => \add_ln52_7_fu_734_p2__169_carry__2_i_3_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(25),
      I1 => add_ln52_56_fu_729_p2(25),
      O => \add_ln52_7_fu_734_p2__169_carry__2_i_4_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(24),
      I1 => add_ln52_56_fu_729_p2(24),
      O => \add_ln52_7_fu_734_p2__169_carry__2_i_5_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(7),
      I1 => add_ln52_56_fu_729_p2(7),
      O => \add_ln52_7_fu_734_p2__169_carry_i_1_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(6),
      I1 => add_ln52_56_fu_729_p2(6),
      O => \add_ln52_7_fu_734_p2__169_carry_i_2_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(5),
      I1 => add_ln52_56_fu_729_p2(5),
      O => \add_ln52_7_fu_734_p2__169_carry_i_3_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(4),
      I1 => add_ln52_56_fu_729_p2(4),
      O => \add_ln52_7_fu_734_p2__169_carry_i_4_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(3),
      I1 => add_ln52_56_fu_729_p2(3),
      O => \add_ln52_7_fu_734_p2__169_carry_i_5_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(2),
      I1 => add_ln52_56_fu_729_p2(2),
      O => \add_ln52_7_fu_734_p2__169_carry_i_6_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(1),
      I1 => add_ln52_56_fu_729_p2(1),
      O => \add_ln52_7_fu_734_p2__169_carry_i_7_n_0\
    );
\add_ln52_7_fu_734_p2__169_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln52_52_fu_718_p2(0),
      I1 => add_ln52_56_fu_729_p2(0),
      O => \add_ln52_7_fu_734_p2__169_carry_i_8_n_0\
    );
\add_ln52_7_fu_734_p2__84_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln52_7_fu_734_p2__84_carry_n_0\,
      CO(6) => \add_ln52_7_fu_734_p2__84_carry_n_1\,
      CO(5) => \add_ln52_7_fu_734_p2__84_carry_n_2\,
      CO(4) => \add_ln52_7_fu_734_p2__84_carry_n_3\,
      CO(3) => \add_ln52_7_fu_734_p2__84_carry_n_4\,
      CO(2) => \add_ln52_7_fu_734_p2__84_carry_n_5\,
      CO(1) => \add_ln52_7_fu_734_p2__84_carry_n_6\,
      CO(0) => \add_ln52_7_fu_734_p2__84_carry_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U70_n_21,
      DI(6) => DCT_mac_muladd_16cud_U70_n_22,
      DI(5) => DCT_mac_muladd_16cud_U70_n_23,
      DI(4) => DCT_mac_muladd_16cud_U70_n_24,
      DI(3) => DCT_mac_muladd_16cud_U70_n_25,
      DI(2) => DCT_mac_muladd_16cud_U70_n_26,
      DI(1) => DCT_mac_muladd_16cud_U70_n_27,
      DI(0) => DCT_mac_muladd_16cud_U70_n_28,
      O(7 downto 0) => add_ln52_56_fu_729_p2(7 downto 0),
      S(7) => DCT_mac_muladd_16cud_U70_n_29,
      S(6) => DCT_mac_muladd_16cud_U70_n_30,
      S(5) => DCT_mac_muladd_16cud_U70_n_31,
      S(4) => DCT_mac_muladd_16cud_U70_n_32,
      S(3) => DCT_mac_muladd_16cud_U70_n_33,
      S(2) => DCT_mac_muladd_16cud_U70_n_34,
      S(1) => DCT_mac_muladd_16cud_U70_n_35,
      S(0) => DCT_mac_muladd_16cud_U70_n_36
    );
\add_ln52_7_fu_734_p2__84_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_7_fu_734_p2__84_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_7_fu_734_p2__84_carry__0_n_0\,
      CO(6) => \add_ln52_7_fu_734_p2__84_carry__0_n_1\,
      CO(5) => \add_ln52_7_fu_734_p2__84_carry__0_n_2\,
      CO(4) => \add_ln52_7_fu_734_p2__84_carry__0_n_3\,
      CO(3) => \add_ln52_7_fu_734_p2__84_carry__0_n_4\,
      CO(2) => \add_ln52_7_fu_734_p2__84_carry__0_n_5\,
      CO(1) => \add_ln52_7_fu_734_p2__84_carry__0_n_6\,
      CO(0) => \add_ln52_7_fu_734_p2__84_carry__0_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U70_n_13,
      DI(6) => DCT_mac_muladd_16cud_U70_n_14,
      DI(5) => DCT_mac_muladd_16cud_U70_n_15,
      DI(4) => DCT_mac_muladd_16cud_U70_n_16,
      DI(3) => DCT_mac_muladd_16cud_U70_n_17,
      DI(2) => DCT_mac_muladd_16cud_U70_n_18,
      DI(1) => DCT_mac_muladd_16cud_U70_n_19,
      DI(0) => DCT_mac_muladd_16cud_U70_n_20,
      O(7 downto 0) => add_ln52_56_fu_729_p2(15 downto 8),
      S(7) => DCT_mac_muladd_16cud_U70_n_37,
      S(6) => DCT_mac_muladd_16cud_U70_n_38,
      S(5) => DCT_mac_muladd_16cud_U70_n_39,
      S(4) => DCT_mac_muladd_16cud_U70_n_40,
      S(3) => DCT_mac_muladd_16cud_U70_n_41,
      S(2) => DCT_mac_muladd_16cud_U70_n_42,
      S(1) => DCT_mac_muladd_16cud_U70_n_43,
      S(0) => DCT_mac_muladd_16cud_U70_n_44
    );
\add_ln52_7_fu_734_p2__84_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_7_fu_734_p2__84_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_7_fu_734_p2__84_carry__1_n_0\,
      CO(6) => \add_ln52_7_fu_734_p2__84_carry__1_n_1\,
      CO(5) => \add_ln52_7_fu_734_p2__84_carry__1_n_2\,
      CO(4) => \add_ln52_7_fu_734_p2__84_carry__1_n_3\,
      CO(3) => \add_ln52_7_fu_734_p2__84_carry__1_n_4\,
      CO(2) => \add_ln52_7_fu_734_p2__84_carry__1_n_5\,
      CO(1) => \add_ln52_7_fu_734_p2__84_carry__1_n_6\,
      CO(0) => \add_ln52_7_fu_734_p2__84_carry__1_n_7\,
      DI(7) => DCT_mac_muladd_16cud_U70_n_5,
      DI(6) => DCT_mac_muladd_16cud_U70_n_6,
      DI(5) => DCT_mac_muladd_16cud_U70_n_7,
      DI(4) => DCT_mac_muladd_16cud_U70_n_8,
      DI(3) => DCT_mac_muladd_16cud_U70_n_9,
      DI(2) => DCT_mac_muladd_16cud_U70_n_10,
      DI(1) => DCT_mac_muladd_16cud_U70_n_11,
      DI(0) => DCT_mac_muladd_16cud_U70_n_12,
      O(7 downto 0) => add_ln52_56_fu_729_p2(23 downto 16),
      S(7) => DCT_mac_muladd_16cud_U70_n_45,
      S(6) => DCT_mac_muladd_16cud_U70_n_46,
      S(5) => DCT_mac_muladd_16cud_U70_n_47,
      S(4) => DCT_mac_muladd_16cud_U70_n_48,
      S(3) => DCT_mac_muladd_16cud_U70_n_49,
      S(2) => DCT_mac_muladd_16cud_U70_n_50,
      S(1) => DCT_mac_muladd_16cud_U70_n_51,
      S(0) => DCT_mac_muladd_16cud_U70_n_52
    );
\add_ln52_7_fu_734_p2__84_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_7_fu_734_p2__84_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_7_fu_734_p2__84_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_7_fu_734_p2__84_carry__2_n_4\,
      CO(2) => \add_ln52_7_fu_734_p2__84_carry__2_n_5\,
      CO(1) => \add_ln52_7_fu_734_p2__84_carry__2_n_6\,
      CO(0) => \add_ln52_7_fu_734_p2__84_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \DCT_mac_muladd_16wdI_DSP48_21_U/p__0\(27),
      DI(2) => DCT_mac_muladd_16cud_U70_n_2,
      DI(1) => DCT_mac_muladd_16cud_U70_n_3,
      DI(0) => DCT_mac_muladd_16cud_U70_n_4,
      O(7 downto 5) => \NLW_add_ln52_7_fu_734_p2__84_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_56_fu_729_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16wdI_U72_n_28,
      S(3) => DCT_mac_muladd_16wdI_U72_n_29,
      S(2) => DCT_mac_muladd_16cud_U70_n_53,
      S(1) => DCT_mac_muladd_16cud_U70_n_54,
      S(0) => DCT_mac_muladd_16cud_U70_n_55
    );
add_ln52_7_fu_734_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln52_7_fu_734_p2_carry_n_0,
      CO(6) => add_ln52_7_fu_734_p2_carry_n_1,
      CO(5) => add_ln52_7_fu_734_p2_carry_n_2,
      CO(4) => add_ln52_7_fu_734_p2_carry_n_3,
      CO(3) => add_ln52_7_fu_734_p2_carry_n_4,
      CO(2) => add_ln52_7_fu_734_p2_carry_n_5,
      CO(1) => add_ln52_7_fu_734_p2_carry_n_6,
      CO(0) => add_ln52_7_fu_734_p2_carry_n_7,
      DI(7) => DCT_mac_muladd_16fYi_U66_n_20,
      DI(6) => DCT_mac_muladd_16fYi_U66_n_21,
      DI(5) => DCT_mac_muladd_16fYi_U66_n_22,
      DI(4) => DCT_mac_muladd_16fYi_U66_n_23,
      DI(3) => DCT_mac_muladd_16fYi_U66_n_24,
      DI(2) => DCT_mac_muladd_16fYi_U66_n_25,
      DI(1) => DCT_mac_muladd_16fYi_U66_n_26,
      DI(0) => DCT_mac_muladd_16fYi_U66_n_27,
      O(7 downto 0) => add_ln52_52_fu_718_p2(7 downto 0),
      S(7) => DCT_mac_muladd_16fYi_U66_n_28,
      S(6) => DCT_mac_muladd_16fYi_U66_n_29,
      S(5) => DCT_mac_muladd_16fYi_U66_n_30,
      S(4) => DCT_mac_muladd_16fYi_U66_n_31,
      S(3) => DCT_mac_muladd_16fYi_U66_n_32,
      S(2) => DCT_mac_muladd_16fYi_U66_n_33,
      S(1) => DCT_mac_muladd_16fYi_U66_n_34,
      S(0) => DCT_mac_muladd_16fYi_U66_n_35
    );
\add_ln52_7_fu_734_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln52_7_fu_734_p2_carry_n_0,
      CI_TOP => '0',
      CO(7) => \add_ln52_7_fu_734_p2_carry__0_n_0\,
      CO(6) => \add_ln52_7_fu_734_p2_carry__0_n_1\,
      CO(5) => \add_ln52_7_fu_734_p2_carry__0_n_2\,
      CO(4) => \add_ln52_7_fu_734_p2_carry__0_n_3\,
      CO(3) => \add_ln52_7_fu_734_p2_carry__0_n_4\,
      CO(2) => \add_ln52_7_fu_734_p2_carry__0_n_5\,
      CO(1) => \add_ln52_7_fu_734_p2_carry__0_n_6\,
      CO(0) => \add_ln52_7_fu_734_p2_carry__0_n_7\,
      DI(7) => DCT_mac_muladd_16fYi_U66_n_12,
      DI(6) => DCT_mac_muladd_16fYi_U66_n_13,
      DI(5) => DCT_mac_muladd_16fYi_U66_n_14,
      DI(4) => DCT_mac_muladd_16fYi_U66_n_15,
      DI(3) => DCT_mac_muladd_16fYi_U66_n_16,
      DI(2) => DCT_mac_muladd_16fYi_U66_n_17,
      DI(1) => DCT_mac_muladd_16fYi_U66_n_18,
      DI(0) => DCT_mac_muladd_16fYi_U66_n_19,
      O(7 downto 0) => add_ln52_52_fu_718_p2(15 downto 8),
      S(7) => DCT_mac_muladd_16fYi_U66_n_36,
      S(6) => DCT_mac_muladd_16fYi_U66_n_37,
      S(5) => DCT_mac_muladd_16fYi_U66_n_38,
      S(4) => DCT_mac_muladd_16fYi_U66_n_39,
      S(3) => DCT_mac_muladd_16fYi_U66_n_40,
      S(2) => DCT_mac_muladd_16fYi_U66_n_41,
      S(1) => DCT_mac_muladd_16fYi_U66_n_42,
      S(0) => DCT_mac_muladd_16fYi_U66_n_43
    );
\add_ln52_7_fu_734_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_7_fu_734_p2_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln52_7_fu_734_p2_carry__1_n_0\,
      CO(6) => \add_ln52_7_fu_734_p2_carry__1_n_1\,
      CO(5) => \add_ln52_7_fu_734_p2_carry__1_n_2\,
      CO(4) => \add_ln52_7_fu_734_p2_carry__1_n_3\,
      CO(3) => \add_ln52_7_fu_734_p2_carry__1_n_4\,
      CO(2) => \add_ln52_7_fu_734_p2_carry__1_n_5\,
      CO(1) => \add_ln52_7_fu_734_p2_carry__1_n_6\,
      CO(0) => \add_ln52_7_fu_734_p2_carry__1_n_7\,
      DI(7) => DCT_mac_muladd_16fYi_U66_n_4,
      DI(6) => DCT_mac_muladd_16fYi_U66_n_5,
      DI(5) => DCT_mac_muladd_16fYi_U66_n_6,
      DI(4) => DCT_mac_muladd_16fYi_U66_n_7,
      DI(3) => DCT_mac_muladd_16fYi_U66_n_8,
      DI(2) => DCT_mac_muladd_16fYi_U66_n_9,
      DI(1) => DCT_mac_muladd_16fYi_U66_n_10,
      DI(0) => DCT_mac_muladd_16fYi_U66_n_11,
      O(7 downto 0) => add_ln52_52_fu_718_p2(23 downto 16),
      S(7) => DCT_mac_muladd_16fYi_U66_n_44,
      S(6) => DCT_mac_muladd_16fYi_U66_n_45,
      S(5) => DCT_mac_muladd_16fYi_U66_n_46,
      S(4) => DCT_mac_muladd_16fYi_U66_n_47,
      S(3) => DCT_mac_muladd_16fYi_U66_n_48,
      S(2) => DCT_mac_muladd_16fYi_U66_n_49,
      S(1) => DCT_mac_muladd_16fYi_U66_n_50,
      S(0) => DCT_mac_muladd_16fYi_U66_n_51
    );
\add_ln52_7_fu_734_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln52_7_fu_734_p2_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln52_7_fu_734_p2_carry__2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln52_7_fu_734_p2_carry__2_n_4\,
      CO(2) => \add_ln52_7_fu_734_p2_carry__2_n_5\,
      CO(1) => \add_ln52_7_fu_734_p2_carry__2_n_6\,
      CO(0) => \add_ln52_7_fu_734_p2_carry__2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => DCT_mac_muladd_16cud_U68_n_27,
      DI(2) => DCT_mac_muladd_16fYi_U66_n_1,
      DI(1) => DCT_mac_muladd_16fYi_U66_n_2,
      DI(0) => DCT_mac_muladd_16fYi_U66_n_3,
      O(7 downto 5) => \NLW_add_ln52_7_fu_734_p2_carry__2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln52_52_fu_718_p2(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => DCT_mac_muladd_16cud_U68_n_28,
      S(3) => DCT_mac_muladd_16cud_U68_n_29,
      S(2) => DCT_mac_muladd_16fYi_U66_n_52,
      S(1) => DCT_mac_muladd_16fYi_U66_n_53,
      S(0) => DCT_mac_muladd_16fYi_U66_n_54
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_DCT_1D_1_fu_828_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst
    );
\output_offset_read_reg_1203[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(6),
      I1 => \^ap_cs_fsm_reg[6]\,
      O => grp_DCT_2D_fu_410_input_7_address0(0)
    );
\output_offset_read_reg_1203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_DCT_2D_fu_410_input_7_address0(0),
      Q => grp_DCT_1D_1_fu_828_output_7_address0(0),
      R => '0'
    );
\output_offset_read_reg_1203_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \output_offset_read_reg_1203_reg[2]_1\(0),
      Q => grp_DCT_1D_1_fu_828_output_7_address0(1),
      R => '0'
    );
\output_offset_read_reg_1203_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \output_offset_read_reg_1203_reg[2]_1\(1),
      Q => \output_offset_read_reg_1203_reg[2]_0\(0),
      R => '0'
    );
p_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_2_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_p_i_1_CO_UNCONNECTED(7 downto 1),
      CO(0) => p_i_1_n_7,
      DI(7 downto 1) => B"0000000",
      DI(0) => p_i_7_n_7,
      O(7 downto 2) => NLW_p_i_1_O_UNCONNECTED(7 downto 2),
      O(1 downto 0) => A_0(17 downto 16),
      S(7 downto 1) => B"0000001",
      S(0) => p_i_8_n_0
    );
p_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(15),
      I1 => sext_ln50_32_fu_481_p1(15),
      O => p_i_10_n_0
    );
p_i_100: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(3),
      I1 => DSP_ALU_INST_1(3),
      O => p_i_100_n_0
    );
p_i_101: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(2),
      I1 => DSP_ALU_INST_1(2),
      O => p_i_101_n_0
    );
p_i_102: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(1),
      I1 => DSP_ALU_INST_1(1),
      O => p_i_102_n_0
    );
p_i_103: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(0),
      I1 => DSP_ALU_INST_1(0),
      O => p_i_103_n_0
    );
p_i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => A(15),
      O => p_i_104_n_0
    );
p_i_106: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(14),
      I1 => DSP_ALU_INST(14),
      O => p_i_106_n_0
    );
p_i_107: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(13),
      I1 => DSP_ALU_INST(13),
      O => p_i_107_n_0
    );
p_i_108: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(12),
      I1 => DSP_ALU_INST(12),
      O => p_i_108_n_0
    );
p_i_109: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(11),
      I1 => DSP_ALU_INST(11),
      O => p_i_109_n_0
    );
p_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(14),
      I1 => sext_ln50_32_fu_481_p1(14),
      O => p_i_11_n_0
    );
p_i_110: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(10),
      I1 => DSP_ALU_INST(10),
      O => p_i_110_n_0
    );
p_i_111: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(9),
      I1 => DSP_ALU_INST(9),
      O => p_i_111_n_0
    );
p_i_112: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(8),
      I1 => DSP_ALU_INST(8),
      O => p_i_112_n_0
    );
p_i_113: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(7),
      I1 => DSP_ALU_INST(7),
      O => p_i_113_n_0
    );
p_i_114: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(6),
      I1 => DSP_ALU_INST(6),
      O => p_i_114_n_0
    );
p_i_115: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(5),
      I1 => DSP_ALU_INST(5),
      O => p_i_115_n_0
    );
p_i_116: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(4),
      I1 => DSP_ALU_INST(4),
      O => p_i_116_n_0
    );
p_i_117: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(3),
      I1 => DSP_ALU_INST(3),
      O => p_i_117_n_0
    );
p_i_118: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(2),
      I1 => DSP_ALU_INST(2),
      O => p_i_118_n_0
    );
p_i_119: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(1),
      I1 => DSP_ALU_INST(1),
      O => p_i_119_n_0
    );
p_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(13),
      I1 => sext_ln50_32_fu_481_p1(13),
      O => p_i_12_n_0
    );
p_i_120: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A(0),
      I1 => DSP_ALU_INST(0),
      O => p_i_120_n_0
    );
p_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(12),
      I1 => sext_ln50_32_fu_481_p1(12),
      O => p_i_13_n_0
    );
p_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(11),
      I1 => sext_ln50_32_fu_481_p1(11),
      O => p_i_14_n_0
    );
p_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(10),
      I1 => sext_ln50_32_fu_481_p1(10),
      O => p_i_15_n_0
    );
p_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(9),
      I1 => sext_ln50_32_fu_481_p1(9),
      O => p_i_16_n_0
    );
p_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(8),
      I1 => sext_ln50_32_fu_481_p1(8),
      O => p_i_17_n_0
    );
p_i_18: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_i_18_n_0,
      CO(6) => p_i_18_n_1,
      CO(5) => p_i_18_n_2,
      CO(4) => p_i_18_n_3,
      CO(3) => p_i_18_n_4,
      CO(2) => p_i_18_n_5,
      CO(1) => p_i_18_n_6,
      CO(0) => p_i_18_n_7,
      DI(7 downto 0) => p_i_9_0(7 downto 0),
      O(7 downto 0) => sext_ln50_31_fu_471_p1(7 downto 0),
      S(7) => p_i_58_n_0,
      S(6) => p_i_59_n_0,
      S(5) => p_i_60_n_0,
      S(4) => p_i_61_n_0,
      S(3) => p_i_62_n_0,
      S(2) => p_i_63_n_0,
      S(1) => p_i_64_n_0,
      S(0) => p_i_65_n_0
    );
p_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(7),
      I1 => sext_ln50_32_fu_481_p1(7),
      O => p_i_19_n_0
    );
p_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_3_n_0,
      CI_TOP => '0',
      CO(7) => p_i_2_n_0,
      CO(6) => p_i_2_n_1,
      CO(5) => p_i_2_n_2,
      CO(4) => p_i_2_n_3,
      CO(3) => p_i_2_n_4,
      CO(2) => p_i_2_n_5,
      CO(1) => p_i_2_n_6,
      CO(0) => p_i_2_n_7,
      DI(7 downto 0) => sext_ln50_31_fu_471_p1(15 downto 8),
      O(7 downto 0) => A_0(15 downto 8),
      S(7) => p_i_10_n_0,
      S(6) => p_i_11_n_0,
      S(5) => p_i_12_n_0,
      S(4) => p_i_13_n_0,
      S(3) => p_i_14_n_0,
      S(2) => p_i_15_n_0,
      S(1) => p_i_16_n_0,
      S(0) => p_i_17_n_0
    );
p_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(6),
      I1 => sext_ln50_32_fu_481_p1(6),
      O => p_i_20_n_0
    );
p_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(5),
      I1 => sext_ln50_32_fu_481_p1(5),
      O => p_i_21_n_0
    );
p_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(4),
      I1 => sext_ln50_32_fu_481_p1(4),
      O => p_i_22_n_0
    );
p_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(3),
      I1 => sext_ln50_32_fu_481_p1(3),
      O => p_i_23_n_0
    );
p_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(2),
      I1 => sext_ln50_32_fu_481_p1(2),
      O => p_i_24_n_0
    );
p_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(1),
      I1 => sext_ln50_32_fu_481_p1(1),
      O => p_i_25_n_0
    );
p_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_31_fu_471_p1(0),
      I1 => sext_ln50_32_fu_481_p1(0),
      O => p_i_26_n_0
    );
p_i_27: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_29_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_p_i_27_CO_UNCONNECTED(7 downto 1),
      CO(0) => p_i_27_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_p_i_27_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
p_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_27_n_7,
      I1 => p_i_67_n_7,
      O => p_i_28_n_0
    );
p_i_29: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_38_n_0,
      CI_TOP => '0',
      CO(7) => p_i_29_n_0,
      CO(6) => p_i_29_n_1,
      CO(5) => p_i_29_n_2,
      CO(4) => p_i_29_n_3,
      CO(3) => p_i_29_n_4,
      CO(2) => p_i_29_n_5,
      CO(1) => p_i_29_n_6,
      CO(0) => p_i_29_n_7,
      DI(7) => p_i_68_n_0,
      DI(6 downto 0) => p_i_29_0(14 downto 8),
      O(7 downto 0) => sext_ln50_34_fu_501_p1(15 downto 8),
      S(7) => p_i_5_0(0),
      S(6) => p_i_70_n_0,
      S(5) => p_i_71_n_0,
      S(4) => p_i_72_n_0,
      S(3) => p_i_73_n_0,
      S(2) => p_i_74_n_0,
      S(1) => p_i_75_n_0,
      S(0) => p_i_76_n_0
    );
p_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_i_3_n_0,
      CO(6) => p_i_3_n_1,
      CO(5) => p_i_3_n_2,
      CO(4) => p_i_3_n_3,
      CO(3) => p_i_3_n_4,
      CO(2) => p_i_3_n_5,
      CO(1) => p_i_3_n_6,
      CO(0) => p_i_3_n_7,
      DI(7 downto 0) => sext_ln50_31_fu_471_p1(7 downto 0),
      O(7 downto 0) => A_0(7 downto 0),
      S(7) => p_i_19_n_0,
      S(6) => p_i_20_n_0,
      S(5) => p_i_21_n_0,
      S(4) => p_i_22_n_0,
      S(3) => p_i_23_n_0,
      S(2) => p_i_24_n_0,
      S(1) => p_i_25_n_0,
      S(0) => p_i_26_n_0
    );
p_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(15),
      I1 => sext_ln50_35_fu_511_p1(15),
      O => p_i_30_n_0
    );
p_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(14),
      I1 => sext_ln50_35_fu_511_p1(14),
      O => p_i_31_n_0
    );
p_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(13),
      I1 => sext_ln50_35_fu_511_p1(13),
      O => p_i_32_n_0
    );
p_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(12),
      I1 => sext_ln50_35_fu_511_p1(12),
      O => p_i_33_n_0
    );
p_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(11),
      I1 => sext_ln50_35_fu_511_p1(11),
      O => p_i_34_n_0
    );
p_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(10),
      I1 => sext_ln50_35_fu_511_p1(10),
      O => p_i_35_n_0
    );
p_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(9),
      I1 => sext_ln50_35_fu_511_p1(9),
      O => p_i_36_n_0
    );
p_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(8),
      I1 => sext_ln50_35_fu_511_p1(8),
      O => p_i_37_n_0
    );
p_i_38: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_i_38_n_0,
      CO(6) => p_i_38_n_1,
      CO(5) => p_i_38_n_2,
      CO(4) => p_i_38_n_3,
      CO(3) => p_i_38_n_4,
      CO(2) => p_i_38_n_5,
      CO(1) => p_i_38_n_6,
      CO(0) => p_i_38_n_7,
      DI(7 downto 0) => p_i_29_0(7 downto 0),
      O(7 downto 0) => sext_ln50_34_fu_501_p1(7 downto 0),
      S(7) => p_i_78_n_0,
      S(6) => p_i_79_n_0,
      S(5) => p_i_80_n_0,
      S(4) => p_i_81_n_0,
      S(3) => p_i_82_n_0,
      S(2) => p_i_83_n_0,
      S(1) => p_i_84_n_0,
      S(0) => p_i_85_n_0
    );
p_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(7),
      I1 => sext_ln50_35_fu_511_p1(7),
      O => p_i_39_n_0
    );
p_i_4: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_5_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_p_i_4_CO_UNCONNECTED(7 downto 1),
      CO(0) => p_i_4_n_7,
      DI(7 downto 1) => B"0000000",
      DI(0) => p_i_27_n_7,
      O(7 downto 2) => NLW_p_i_4_O_UNCONNECTED(7 downto 2),
      O(1 downto 0) => D(17 downto 16),
      S(7 downto 1) => B"0000001",
      S(0) => p_i_28_n_0
    );
p_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(6),
      I1 => sext_ln50_35_fu_511_p1(6),
      O => p_i_40_n_0
    );
p_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(5),
      I1 => sext_ln50_35_fu_511_p1(5),
      O => p_i_41_n_0
    );
p_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(4),
      I1 => sext_ln50_35_fu_511_p1(4),
      O => p_i_42_n_0
    );
p_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(3),
      I1 => sext_ln50_35_fu_511_p1(3),
      O => p_i_43_n_0
    );
p_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(2),
      I1 => sext_ln50_35_fu_511_p1(2),
      O => p_i_44_n_0
    );
p_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(1),
      I1 => sext_ln50_35_fu_511_p1(1),
      O => p_i_45_n_0
    );
p_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln50_34_fu_501_p1(0),
      I1 => sext_ln50_35_fu_511_p1(0),
      O => p_i_46_n_0
    );
p_i_47: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_57_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_p_i_47_CO_UNCONNECTED(7 downto 1),
      CO(0) => p_i_47_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_p_i_47_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
p_i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_i_9_0(15),
      O => p_i_48_n_0
    );
p_i_5: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_6_n_0,
      CI_TOP => '0',
      CO(7) => p_i_5_n_0,
      CO(6) => p_i_5_n_1,
      CO(5) => p_i_5_n_2,
      CO(4) => p_i_5_n_3,
      CO(3) => p_i_5_n_4,
      CO(2) => p_i_5_n_5,
      CO(1) => p_i_5_n_6,
      CO(0) => p_i_5_n_7,
      DI(7 downto 0) => sext_ln50_34_fu_501_p1(15 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => p_i_30_n_0,
      S(6) => p_i_31_n_0,
      S(5) => p_i_32_n_0,
      S(4) => p_i_33_n_0,
      S(3) => p_i_34_n_0,
      S(2) => p_i_35_n_0,
      S(1) => p_i_36_n_0,
      S(0) => p_i_37_n_0
    );
p_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(14),
      I1 => DSP_ALU_INST_2(14),
      O => p_i_50_n_0
    );
p_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(13),
      I1 => DSP_ALU_INST_2(13),
      O => p_i_51_n_0
    );
p_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(12),
      I1 => DSP_ALU_INST_2(12),
      O => p_i_52_n_0
    );
p_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(11),
      I1 => DSP_ALU_INST_2(11),
      O => p_i_53_n_0
    );
p_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(10),
      I1 => DSP_ALU_INST_2(10),
      O => p_i_54_n_0
    );
p_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(9),
      I1 => DSP_ALU_INST_2(9),
      O => p_i_55_n_0
    );
p_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(8),
      I1 => DSP_ALU_INST_2(8),
      O => p_i_56_n_0
    );
p_i_57: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_66_n_0,
      CI_TOP => '0',
      CO(7) => p_i_57_n_0,
      CO(6) => p_i_57_n_1,
      CO(5) => p_i_57_n_2,
      CO(4) => p_i_57_n_3,
      CO(3) => p_i_57_n_4,
      CO(2) => p_i_57_n_5,
      CO(1) => p_i_57_n_6,
      CO(0) => p_i_57_n_7,
      DI(7) => p_i_87_n_0,
      DI(6 downto 0) => p_i_57_0(14 downto 8),
      O(7 downto 0) => sext_ln50_32_fu_481_p1(15 downto 8),
      S(7) => p_i_17_0(0),
      S(6) => p_i_89_n_0,
      S(5) => p_i_90_n_0,
      S(4) => p_i_91_n_0,
      S(3) => p_i_92_n_0,
      S(2) => p_i_93_n_0,
      S(1) => p_i_94_n_0,
      S(0) => p_i_95_n_0
    );
p_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(7),
      I1 => DSP_ALU_INST_2(7),
      O => p_i_58_n_0
    );
p_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(6),
      I1 => DSP_ALU_INST_2(6),
      O => p_i_59_n_0
    );
p_i_6: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_i_6_n_0,
      CO(6) => p_i_6_n_1,
      CO(5) => p_i_6_n_2,
      CO(4) => p_i_6_n_3,
      CO(3) => p_i_6_n_4,
      CO(2) => p_i_6_n_5,
      CO(1) => p_i_6_n_6,
      CO(0) => p_i_6_n_7,
      DI(7 downto 0) => sext_ln50_34_fu_501_p1(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => p_i_39_n_0,
      S(6) => p_i_40_n_0,
      S(5) => p_i_41_n_0,
      S(4) => p_i_42_n_0,
      S(3) => p_i_43_n_0,
      S(2) => p_i_44_n_0,
      S(1) => p_i_45_n_0,
      S(0) => p_i_46_n_0
    );
p_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(5),
      I1 => DSP_ALU_INST_2(5),
      O => p_i_60_n_0
    );
p_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(4),
      I1 => DSP_ALU_INST_2(4),
      O => p_i_61_n_0
    );
p_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(3),
      I1 => DSP_ALU_INST_2(3),
      O => p_i_62_n_0
    );
p_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(2),
      I1 => DSP_ALU_INST_2(2),
      O => p_i_63_n_0
    );
p_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(1),
      I1 => DSP_ALU_INST_2(1),
      O => p_i_64_n_0
    );
p_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_9_0(0),
      I1 => DSP_ALU_INST_2(0),
      O => p_i_65_n_0
    );
p_i_66: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_i_66_n_0,
      CO(6) => p_i_66_n_1,
      CO(5) => p_i_66_n_2,
      CO(4) => p_i_66_n_3,
      CO(3) => p_i_66_n_4,
      CO(2) => p_i_66_n_5,
      CO(1) => p_i_66_n_6,
      CO(0) => p_i_66_n_7,
      DI(7 downto 0) => p_i_57_0(7 downto 0),
      O(7 downto 0) => sext_ln50_32_fu_481_p1(7 downto 0),
      S(7) => p_i_96_n_0,
      S(6) => p_i_97_n_0,
      S(5) => p_i_98_n_0,
      S(4) => p_i_99_n_0,
      S(3) => p_i_100_n_0,
      S(2) => p_i_101_n_0,
      S(1) => p_i_102_n_0,
      S(0) => p_i_103_n_0
    );
p_i_67: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_77_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_p_i_67_CO_UNCONNECTED(7 downto 1),
      CO(0) => p_i_67_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_p_i_67_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
p_i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_i_29_0(15),
      O => p_i_68_n_0
    );
p_i_7: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_9_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_p_i_7_CO_UNCONNECTED(7 downto 1),
      CO(0) => p_i_7_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_p_i_7_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
p_i_70: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(14),
      I1 => DSP_ALU_INST_0(14),
      O => p_i_70_n_0
    );
p_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(13),
      I1 => DSP_ALU_INST_0(13),
      O => p_i_71_n_0
    );
p_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(12),
      I1 => DSP_ALU_INST_0(12),
      O => p_i_72_n_0
    );
p_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(11),
      I1 => DSP_ALU_INST_0(11),
      O => p_i_73_n_0
    );
p_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(10),
      I1 => DSP_ALU_INST_0(10),
      O => p_i_74_n_0
    );
p_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(9),
      I1 => DSP_ALU_INST_0(9),
      O => p_i_75_n_0
    );
p_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(8),
      I1 => DSP_ALU_INST_0(8),
      O => p_i_76_n_0
    );
p_i_77: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_86_n_0,
      CI_TOP => '0',
      CO(7) => p_i_77_n_0,
      CO(6) => p_i_77_n_1,
      CO(5) => p_i_77_n_2,
      CO(4) => p_i_77_n_3,
      CO(3) => p_i_77_n_4,
      CO(2) => p_i_77_n_5,
      CO(1) => p_i_77_n_6,
      CO(0) => p_i_77_n_7,
      DI(7) => p_i_104_n_0,
      DI(6 downto 0) => A(14 downto 8),
      O(7 downto 0) => sext_ln50_35_fu_511_p1(15 downto 8),
      S(7) => p_i_37_0(0),
      S(6) => p_i_106_n_0,
      S(5) => p_i_107_n_0,
      S(4) => p_i_108_n_0,
      S(3) => p_i_109_n_0,
      S(2) => p_i_110_n_0,
      S(1) => p_i_111_n_0,
      S(0) => p_i_112_n_0
    );
p_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(7),
      I1 => DSP_ALU_INST_0(7),
      O => p_i_78_n_0
    );
p_i_79: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(6),
      I1 => DSP_ALU_INST_0(6),
      O => p_i_79_n_0
    );
p_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_7_n_7,
      I1 => p_i_47_n_7,
      O => p_i_8_n_0
    );
p_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(5),
      I1 => DSP_ALU_INST_0(5),
      O => p_i_80_n_0
    );
p_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(4),
      I1 => DSP_ALU_INST_0(4),
      O => p_i_81_n_0
    );
p_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(3),
      I1 => DSP_ALU_INST_0(3),
      O => p_i_82_n_0
    );
p_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(2),
      I1 => DSP_ALU_INST_0(2),
      O => p_i_83_n_0
    );
p_i_84: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(1),
      I1 => DSP_ALU_INST_0(1),
      O => p_i_84_n_0
    );
p_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_29_0(0),
      I1 => DSP_ALU_INST_0(0),
      O => p_i_85_n_0
    );
p_i_86: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_i_86_n_0,
      CO(6) => p_i_86_n_1,
      CO(5) => p_i_86_n_2,
      CO(4) => p_i_86_n_3,
      CO(3) => p_i_86_n_4,
      CO(2) => p_i_86_n_5,
      CO(1) => p_i_86_n_6,
      CO(0) => p_i_86_n_7,
      DI(7 downto 0) => A(7 downto 0),
      O(7 downto 0) => sext_ln50_35_fu_511_p1(7 downto 0),
      S(7) => p_i_113_n_0,
      S(6) => p_i_114_n_0,
      S(5) => p_i_115_n_0,
      S(4) => p_i_116_n_0,
      S(3) => p_i_117_n_0,
      S(2) => p_i_118_n_0,
      S(1) => p_i_119_n_0,
      S(0) => p_i_120_n_0
    );
p_i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_i_57_0(15),
      O => p_i_87_n_0
    );
p_i_89: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(14),
      I1 => DSP_ALU_INST_1(14),
      O => p_i_89_n_0
    );
p_i_9: unisim.vcomponents.CARRY8
     port map (
      CI => p_i_18_n_0,
      CI_TOP => '0',
      CO(7) => p_i_9_n_0,
      CO(6) => p_i_9_n_1,
      CO(5) => p_i_9_n_2,
      CO(4) => p_i_9_n_3,
      CO(3) => p_i_9_n_4,
      CO(2) => p_i_9_n_5,
      CO(1) => p_i_9_n_6,
      CO(0) => p_i_9_n_7,
      DI(7) => p_i_48_n_0,
      DI(6 downto 0) => p_i_9_0(14 downto 8),
      O(7 downto 0) => sext_ln50_31_fu_471_p1(15 downto 8),
      S(7) => S(0),
      S(6) => p_i_50_n_0,
      S(5) => p_i_51_n_0,
      S(4) => p_i_52_n_0,
      S(3) => p_i_53_n_0,
      S(2) => p_i_54_n_0,
      S(1) => p_i_55_n_0,
      S(0) => p_i_56_n_0
    );
p_i_90: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(13),
      I1 => DSP_ALU_INST_1(13),
      O => p_i_90_n_0
    );
p_i_91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(12),
      I1 => DSP_ALU_INST_1(12),
      O => p_i_91_n_0
    );
p_i_92: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(11),
      I1 => DSP_ALU_INST_1(11),
      O => p_i_92_n_0
    );
p_i_93: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(10),
      I1 => DSP_ALU_INST_1(10),
      O => p_i_93_n_0
    );
p_i_94: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(9),
      I1 => DSP_ALU_INST_1(9),
      O => p_i_94_n_0
    );
p_i_95: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(8),
      I1 => DSP_ALU_INST_1(8),
      O => p_i_95_n_0
    );
p_i_96: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(7),
      I1 => DSP_ALU_INST_1(7),
      O => p_i_96_n_0
    );
p_i_97: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(6),
      I1 => DSP_ALU_INST_1(6),
      O => p_i_97_n_0
    );
p_i_98: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(5),
      I1 => DSP_ALU_INST_1(5),
      O => p_i_98_n_0
    );
p_i_99: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_i_57_0(4),
      I1 => DSP_ALU_INST_1(4),
      O => p_i_99_n_0
    );
\ram_reg_bram_0_i_10__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(6),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(6)
    );
\ram_reg_bram_0_i_10__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(7),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(7)
    );
\ram_reg_bram_0_i_10__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(6),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(6)
    );
\ram_reg_bram_0_i_10__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(6),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(6)
    );
\ram_reg_bram_0_i_10__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(6),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(6)
    );
\ram_reg_bram_0_i_10__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(6),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(6)
    );
\ram_reg_bram_0_i_10__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(6),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(6)
    );
\ram_reg_bram_0_i_11__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(5),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(5)
    );
\ram_reg_bram_0_i_11__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(6),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(6)
    );
\ram_reg_bram_0_i_11__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(5),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(5)
    );
\ram_reg_bram_0_i_11__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(5),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(5)
    );
\ram_reg_bram_0_i_11__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(5),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(5)
    );
\ram_reg_bram_0_i_11__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(5),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(5)
    );
\ram_reg_bram_0_i_11__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(5),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(5)
    );
\ram_reg_bram_0_i_12__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(4),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(4)
    );
\ram_reg_bram_0_i_12__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(5),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(5)
    );
\ram_reg_bram_0_i_12__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(4),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(4)
    );
\ram_reg_bram_0_i_12__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(4),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(4)
    );
\ram_reg_bram_0_i_12__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(4),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(4)
    );
\ram_reg_bram_0_i_12__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(4),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(4)
    );
\ram_reg_bram_0_i_12__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(4),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(4)
    );
\ram_reg_bram_0_i_13__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(3),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(3)
    );
\ram_reg_bram_0_i_13__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(4),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(4)
    );
\ram_reg_bram_0_i_13__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(3),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(3)
    );
\ram_reg_bram_0_i_13__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(3),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(3)
    );
\ram_reg_bram_0_i_13__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(3),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(3)
    );
\ram_reg_bram_0_i_13__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(3),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(3)
    );
\ram_reg_bram_0_i_13__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(3),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(3)
    );
\ram_reg_bram_0_i_14__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(2),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(2)
    );
\ram_reg_bram_0_i_14__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(3),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(3)
    );
\ram_reg_bram_0_i_14__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(2),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(2)
    );
\ram_reg_bram_0_i_14__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(2),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(2)
    );
\ram_reg_bram_0_i_14__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(2),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(2)
    );
\ram_reg_bram_0_i_14__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(2),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(2)
    );
\ram_reg_bram_0_i_14__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(2),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(2)
    );
\ram_reg_bram_0_i_15__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(1),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(1)
    );
\ram_reg_bram_0_i_15__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(2),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(2)
    );
\ram_reg_bram_0_i_15__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(1),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(1)
    );
\ram_reg_bram_0_i_15__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(1),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(1)
    );
\ram_reg_bram_0_i_15__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(1),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(1)
    );
\ram_reg_bram_0_i_15__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(1),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(1)
    );
\ram_reg_bram_0_i_15__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(1),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(1)
    );
\ram_reg_bram_0_i_16__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(0),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(0)
    );
\ram_reg_bram_0_i_16__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(1),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(1)
    );
\ram_reg_bram_0_i_16__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(0),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(0)
    );
\ram_reg_bram_0_i_16__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(0),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(0)
    );
\ram_reg_bram_0_i_16__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(0),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(0)
    );
\ram_reg_bram_0_i_16__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(0),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(0)
    );
\ram_reg_bram_0_i_16__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(0),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(0)
    );
\ram_reg_bram_0_i_17__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(0),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(0)
    );
\ram_reg_bram_0_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(15),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(15)
    );
\ram_reg_bram_0_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(15),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(15)
    );
\ram_reg_bram_0_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(15),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(15)
    );
\ram_reg_bram_0_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(15),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(15)
    );
\ram_reg_bram_0_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(15),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(15)
    );
\ram_reg_bram_0_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(15),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(15)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEE"
    )
        port map (
      I0 => ram_reg_bram_0_4,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ram_reg_bram_0_5,
      I3 => ram_reg_bram_0_2,
      O => DCT_1D_out_buf_row_0_ce0
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ram_reg_bram_0_4,
      O => WEBWE(0)
    );
\ram_reg_bram_0_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(14),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(14)
    );
\ram_reg_bram_0_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(15),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(15)
    );
\ram_reg_bram_0_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(14),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(14)
    );
\ram_reg_bram_0_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(14),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(14)
    );
\ram_reg_bram_0_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(14),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(14)
    );
\ram_reg_bram_0_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(14),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(14)
    );
\ram_reg_bram_0_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(14),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(14)
    );
\ram_reg_bram_0_i_31__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(5),
      O => \^ap_cs_fsm_reg[6]\
    );
\ram_reg_bram_0_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(13),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(13)
    );
\ram_reg_bram_0_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(14),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(14)
    );
\ram_reg_bram_0_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(13),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(13)
    );
\ram_reg_bram_0_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(13),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(13)
    );
\ram_reg_bram_0_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(13),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(13)
    );
\ram_reg_bram_0_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(13),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(13)
    );
\ram_reg_bram_0_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(13),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(13)
    );
\ram_reg_bram_0_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(12),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(12)
    );
\ram_reg_bram_0_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(13),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(13)
    );
\ram_reg_bram_0_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(12),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(12)
    );
\ram_reg_bram_0_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(12),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(12)
    );
\ram_reg_bram_0_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(12),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(12)
    );
\ram_reg_bram_0_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(12),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(12)
    );
\ram_reg_bram_0_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(12),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(12)
    );
\ram_reg_bram_0_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(11),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(11)
    );
\ram_reg_bram_0_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(12),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(12)
    );
\ram_reg_bram_0_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(11),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(11)
    );
\ram_reg_bram_0_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(11),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(11)
    );
\ram_reg_bram_0_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(11),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(11)
    );
\ram_reg_bram_0_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(11),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(11)
    );
\ram_reg_bram_0_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(11),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(11)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAABAAAAAAABA"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => ram_reg_bram_0_0,
      I2 => grp_DCT_1D_1_fu_828_output_7_address0(1),
      I3 => ram_reg_bram_0_1,
      I4 => ram_reg_bram_0_2,
      I5 => ram_reg_bram_0_3,
      O => ADDRBWRADDR(1)
    );
\ram_reg_bram_0_i_6__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(10),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(10)
    );
\ram_reg_bram_0_i_6__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(11),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(11)
    );
\ram_reg_bram_0_i_6__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(10),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(10)
    );
\ram_reg_bram_0_i_6__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(10),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(10)
    );
\ram_reg_bram_0_i_6__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(10),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(10)
    );
\ram_reg_bram_0_i_6__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(10),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(10)
    );
\ram_reg_bram_0_i_6__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(10),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(10)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => grp_DCT_1D_1_fu_828_output_7_address0(0),
      I2 => ram_reg_bram_0_4,
      O => ADDRBWRADDR(0)
    );
\ram_reg_bram_0_i_7__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(9),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(9)
    );
\ram_reg_bram_0_i_7__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(10),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(10)
    );
\ram_reg_bram_0_i_7__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(9),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(9)
    );
\ram_reg_bram_0_i_7__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(9),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(9)
    );
\ram_reg_bram_0_i_7__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(9),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(9)
    );
\ram_reg_bram_0_i_7__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(9),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(9)
    );
\ram_reg_bram_0_i_7__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(9),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(9)
    );
\ram_reg_bram_0_i_8__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(8),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(8)
    );
\ram_reg_bram_0_i_8__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(9),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(9)
    );
\ram_reg_bram_0_i_8__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(8),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(8)
    );
\ram_reg_bram_0_i_8__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(8),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(8)
    );
\ram_reg_bram_0_i_8__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(8),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(8)
    );
\ram_reg_bram_0_i_8__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(8),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(8)
    );
\ram_reg_bram_0_i_8__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(8),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(8)
    );
\ram_reg_bram_0_i_9__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_1_d0(7),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]\(7)
    );
\ram_reg_bram_0_i_9__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_2_d0(8),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_0\(8)
    );
\ram_reg_bram_0_i_9__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_3_d0(7),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_1\(7)
    );
\ram_reg_bram_0_i_9__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_4_d0(7),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_2\(7)
    );
\ram_reg_bram_0_i_9__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_5_d0(7),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_3\(7)
    );
\ram_reg_bram_0_i_9__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_6_d0(7),
      I1 => WEA(0),
      O => \ap_CS_fsm_reg[1]_4\(7)
    );
\ram_reg_bram_0_i_9__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_DCT_1D_1_fu_828_output_7_d0(7),
      I1 => DCT_1D_out_buf_row_0_we1,
      O => \ap_CS_fsm_reg[1]_5\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D is
  port (
    input_buf_2d_2_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_buf_2d_6_we1 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \phi_ln111_1_reg_399_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_buf_2d_0_we1 : out STD_LOGIC;
    output_buf_2d_0_ce0 : out STD_LOGIC;
    \phi_ln111_1_reg_399_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_6_load_13_reg_18300 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_buf_2d_2_we1 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_14_reg_1845_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_transpose_matrix_1_fu_764_ap_ready : out STD_LOGIC;
    \input_6_load_9_reg_1630_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_10_reg_1645_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_9_reg_1635_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \output_buf_2d_0_add_reg_651_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \phi_ln111_1_reg_399_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_buf_2d_4_we1 : out STD_LOGIC;
    \phi_ln111_1_reg_399_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_7_load_reg_1535_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_8_reg_1545_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1386_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1414_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \output_buf_2d_0_add_reg_651_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \input_7_load_11_reg_1735_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_7_load_12_reg_1745_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \input_buf_2d_0_addr_reg_595_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[27]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_3\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[4]_4\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_i_29 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_i_57 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_i_9 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    input_buf_2d_0_we1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC;
    grp_DCT_2D_fu_410_ap_start_reg : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_11 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_i_17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_i_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_i_37 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D is
  signal DCT_1D_in_buf_col_0_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_in_buf_col_1_U_n_16 : STD_LOGIC;
  signal DCT_1D_in_buf_col_1_address0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal DCT_1D_in_buf_col_1_ce0 : STD_LOGIC;
  signal DCT_1D_in_buf_col_1_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_in_buf_col_1_we1 : STD_LOGIC;
  signal DCT_1D_in_buf_col_2_address0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal DCT_1D_in_buf_col_2_ce0 : STD_LOGIC;
  signal DCT_1D_in_buf_col_2_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_in_buf_col_2_we1 : STD_LOGIC;
  signal DCT_1D_in_buf_col_3_U_n_16 : STD_LOGIC;
  signal DCT_1D_in_buf_col_3_U_n_17 : STD_LOGIC;
  signal DCT_1D_in_buf_col_3_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_in_buf_col_4_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_in_buf_col_5_U_n_17 : STD_LOGIC;
  signal DCT_1D_in_buf_col_5_U_n_18 : STD_LOGIC;
  signal DCT_1D_in_buf_col_5_address0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal DCT_1D_in_buf_col_5_ce0 : STD_LOGIC;
  signal DCT_1D_in_buf_col_5_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_in_buf_col_5_we1 : STD_LOGIC;
  signal DCT_1D_in_buf_col_6_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal DCT_1D_in_buf_col_6_ce0 : STD_LOGIC;
  signal DCT_1D_in_buf_col_6_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_in_buf_col_7_U_n_17 : STD_LOGIC;
  signal DCT_1D_in_buf_col_7_U_n_18 : STD_LOGIC;
  signal DCT_1D_in_buf_col_7_U_n_20 : STD_LOGIC;
  signal DCT_1D_in_buf_col_7_U_n_21 : STD_LOGIC;
  signal DCT_1D_in_buf_col_7_U_n_22 : STD_LOGIC;
  signal DCT_1D_in_buf_col_7_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_in_buf_col_7_we1 : STD_LOGIC;
  signal DCT_1D_out_buf_col_0_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_0_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_1_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal DCT_1D_out_buf_col_1_ce0 : STD_LOGIC;
  signal DCT_1D_out_buf_col_1_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_1_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_2_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_2_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_3_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_3_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_4_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_4_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_5_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_5_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_6_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_6_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_7_U_n_0 : STD_LOGIC;
  signal DCT_1D_out_buf_col_7_U_n_1 : STD_LOGIC;
  signal DCT_1D_out_buf_col_7_ce1 : STD_LOGIC;
  signal DCT_1D_out_buf_col_7_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_col_7_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_0_address1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal DCT_1D_out_buf_row_0_ce0 : STD_LOGIC;
  signal DCT_1D_out_buf_row_0_ce1 : STD_LOGIC;
  signal DCT_1D_out_buf_row_0_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_0_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_0_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_0_we1 : STD_LOGIC;
  signal DCT_1D_out_buf_row_1_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_1_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_1_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_1_we0 : STD_LOGIC;
  signal DCT_1D_out_buf_row_2_U_n_32 : STD_LOGIC;
  signal DCT_1D_out_buf_row_2_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_3_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_4_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_4_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_4_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_5_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_5_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_5_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_6_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_6_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_6_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_7_U_n_33 : STD_LOGIC;
  signal DCT_1D_out_buf_row_7_U_n_35 : STD_LOGIC;
  signal DCT_1D_out_buf_row_7_U_n_36 : STD_LOGIC;
  signal DCT_1D_out_buf_row_7_U_n_37 : STD_LOGIC;
  signal DCT_1D_out_buf_row_7_U_n_38 : STD_LOGIC;
  signal DCT_1D_out_buf_row_7_U_n_39 : STD_LOGIC;
  signal DCT_1D_out_buf_row_7_U_n_40 : STD_LOGIC;
  signal DCT_1D_out_buf_row_7_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_7_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DCT_1D_out_buf_row_7_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \DCT_2D_DCT_1D_outGfk_ram_U/p_0_in\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[14]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[3]_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal grp_DCT_1D_1_fu_828_ap_start_reg : STD_LOGIC;
  signal grp_DCT_1D_1_fu_828_ap_start_reg_i_1_n_0 : STD_LOGIC;
  signal grp_DCT_1D_1_fu_828_n_0 : STD_LOGIC;
  signal grp_DCT_1D_1_fu_828_n_1 : STD_LOGIC;
  signal grp_DCT_1D_1_fu_828_n_133 : STD_LOGIC;
  signal grp_DCT_1D_1_fu_828_output_7_address0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_1D_fu_874_ap_start_reg : STD_LOGIC;
  signal grp_DCT_1D_fu_874_ap_start_reg_i_1_n_0 : STD_LOGIC;
  signal grp_DCT_1D_fu_874_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal grp_DCT_1D_fu_874_input_0_address0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal grp_DCT_2D_fu_410_output_7_address1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal grp_transpose_matrix_1_fu_764_ap_start_reg : STD_LOGIC;
  signal grp_transpose_matrix_1_fu_764_n_257 : STD_LOGIC;
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1 : STD_LOGIC;
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_transpose_matrix_fu_800_ap_start_reg : STD_LOGIC;
  signal grp_transpose_matrix_fu_800_n_0 : STD_LOGIC;
  signal grp_transpose_matrix_fu_800_n_151 : STD_LOGIC;
  signal grp_transpose_matrix_fu_800_n_153 : STD_LOGIC;
  signal grp_transpose_matrix_fu_800_n_220 : STD_LOGIC;
  signal grp_transpose_matrix_fu_800_n_287 : STD_LOGIC;
  signal \ram_reg_bram_0_i_26__11_n_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_27_n_0 : STD_LOGIC;
  signal \ram_reg_bram_0_i_28__12_n_0\ : STD_LOGIC;
  signal reg_1014 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_1022 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_986 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_994 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_6\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_1\ : label is "soft_lutpair213";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
  \ap_CS_fsm_reg[14]_0\(1 downto 0) <= \^ap_cs_fsm_reg[14]_0\(1 downto 0);
  \ap_CS_fsm_reg[3]_0\(0) <= \^ap_cs_fsm_reg[3]_0\(0);
  \ap_CS_fsm_reg[3]_1\ <= \^ap_cs_fsm_reg[3]_1\;
DCT_1D_in_buf_col_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2
     port map (
      A(15 downto 0) => DCT_1D_in_buf_col_0_q0(15 downto 0),
      ADDRARDADDR(2 downto 1) => DCT_1D_in_buf_col_1_address0(2 downto 1),
      ADDRARDADDR(0) => DCT_1D_in_buf_col_6_address0(0),
      ADDRBWRADDR(1 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address1(2 downto 1),
      DCT_1D_in_buf_col_1_ce0 => DCT_1D_in_buf_col_1_ce0,
      DINADIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d0(15 downto 0),
      DINBDIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d1(15 downto 0),
      WEA(0) => DCT_1D_in_buf_col_1_we1,
      ap_clk => ap_clk
    );
DCT_1D_in_buf_col_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_28
     port map (
      A(15 downto 0) => DCT_1D_in_buf_col_1_q0(15 downto 0),
      ADDRARDADDR(2 downto 1) => DCT_1D_in_buf_col_1_address0(2 downto 1),
      ADDRARDADDR(0) => DCT_1D_in_buf_col_6_address0(0),
      ADDRBWRADDR(1 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address1(2 downto 1),
      DCT_1D_in_buf_col_1_ce0 => DCT_1D_in_buf_col_1_ce0,
      DINADIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d0(15 downto 0),
      DINBDIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d1(15 downto 0),
      S(0) => DCT_1D_in_buf_col_1_U_n_16,
      WEA(0) => DCT_1D_in_buf_col_1_we1,
      ap_clk => ap_clk,
      p_i_9(0) => DCT_1D_in_buf_col_0_q0(15)
    );
DCT_1D_in_buf_col_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_29
     port map (
      A(15 downto 0) => DCT_1D_in_buf_col_2_q0(15 downto 0),
      ADDRARDADDR(2 downto 1) => DCT_1D_in_buf_col_2_address0(2 downto 1),
      ADDRARDADDR(0) => DCT_1D_in_buf_col_6_address0(0),
      ADDRBWRADDR(1) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address1(2),
      ADDRBWRADDR(0) => grp_transpose_matrix_fu_800_n_153,
      DCT_1D_in_buf_col_2_ce0 => DCT_1D_in_buf_col_2_ce0,
      DINADIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d0(15 downto 0),
      DINBDIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d1(15 downto 0),
      WEA(0) => DCT_1D_in_buf_col_2_we1,
      ap_clk => ap_clk
    );
DCT_1D_in_buf_col_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_30
     port map (
      A(15 downto 0) => DCT_1D_in_buf_col_3_q0(15 downto 0),
      ADDRARDADDR(2 downto 1) => DCT_1D_in_buf_col_2_address0(2 downto 1),
      ADDRARDADDR(0) => DCT_1D_in_buf_col_6_address0(0),
      ADDRBWRADDR(1) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address1(2),
      ADDRBWRADDR(0) => grp_transpose_matrix_fu_800_n_153,
      DCT_1D_in_buf_col_2_ce0 => DCT_1D_in_buf_col_2_ce0,
      DINADIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d0(15 downto 0),
      DINBDIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d1(15 downto 0),
      Q(3) => ap_CS_fsm_pp0_stage25,
      Q(2) => ap_CS_fsm_pp0_stage24,
      Q(1) => ap_CS_fsm_pp0_stage23,
      Q(0) => ap_CS_fsm_pp0_stage22,
      S(0) => DCT_1D_in_buf_col_3_U_n_17,
      WEA(0) => DCT_1D_in_buf_col_2_we1,
      \ap_CS_fsm_reg[22]\ => DCT_1D_in_buf_col_3_U_n_16,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p_i_57(0) => DCT_1D_in_buf_col_2_q0(15)
    );
DCT_1D_in_buf_col_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_31
     port map (
      A(15 downto 0) => DCT_1D_in_buf_col_4_q0(15 downto 0),
      ADDRARDADDR(2 downto 1) => DCT_1D_in_buf_col_5_address0(2 downto 1),
      ADDRARDADDR(0) => DCT_1D_in_buf_col_6_address0(0),
      ADDRBWRADDR(1 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address1(2 downto 1),
      DCT_1D_in_buf_col_5_ce0 => DCT_1D_in_buf_col_5_ce0,
      DINADIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d0(15 downto 0),
      DINBDIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d1(15 downto 0),
      WEA(0) => DCT_1D_in_buf_col_5_we1,
      ap_clk => ap_clk
    );
DCT_1D_in_buf_col_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_32
     port map (
      A(15 downto 0) => DCT_1D_in_buf_col_5_q0(15 downto 0),
      ADDRARDADDR(2 downto 1) => DCT_1D_in_buf_col_5_address0(2 downto 1),
      ADDRARDADDR(0) => DCT_1D_in_buf_col_6_address0(0),
      ADDRBWRADDR(1 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address1(2 downto 1),
      DCT_1D_in_buf_col_5_ce0 => DCT_1D_in_buf_col_5_ce0,
      DINADIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d0(15 downto 0),
      DINBDIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d1(15 downto 0),
      Q(5) => ap_CS_fsm_pp0_stage26,
      Q(4) => ap_CS_fsm_pp0_stage25,
      Q(3) => ap_CS_fsm_pp0_stage14,
      Q(2) => ap_CS_fsm_pp0_stage12,
      Q(1) => ap_CS_fsm_pp0_stage10,
      Q(0) => ap_CS_fsm_pp0_stage8,
      S(0) => DCT_1D_in_buf_col_5_U_n_18,
      WEA(0) => DCT_1D_in_buf_col_5_we1,
      \ap_CS_fsm_reg[26]\ => DCT_1D_in_buf_col_5_U_n_17,
      ap_clk => ap_clk,
      grp_DCT_1D_fu_874_input_0_address0(0) => grp_DCT_1D_fu_874_input_0_address0(2),
      p_i_29(0) => DCT_1D_in_buf_col_4_q0(15)
    );
DCT_1D_in_buf_col_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_33
     port map (
      A(15 downto 0) => DCT_1D_in_buf_col_6_q0(15 downto 0),
      ADDRARDADDR(2 downto 0) => DCT_1D_in_buf_col_6_address0(2 downto 0),
      ADDRBWRADDR(1 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address1(2 downto 1),
      DCT_1D_in_buf_col_6_ce0 => DCT_1D_in_buf_col_6_ce0,
      DINADIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d0(15 downto 0),
      DINBDIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d1(15 downto 0),
      WEBWE(0) => DCT_1D_in_buf_col_7_we1,
      ap_clk => ap_clk
    );
DCT_1D_in_buf_col_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_in_yd2_34
     port map (
      A(15 downto 0) => DCT_1D_in_buf_col_7_q0(15 downto 0),
      ADDRARDADDR(1 downto 0) => DCT_1D_in_buf_col_6_address0(2 downto 1),
      ADDRBWRADDR(1 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address1(2 downto 1),
      DCT_1D_in_buf_col_6_ce0 => DCT_1D_in_buf_col_6_ce0,
      DINADIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d0(15 downto 0),
      DINBDIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d1(15 downto 0),
      Q(19) => ap_CS_fsm_pp0_stage27,
      Q(18) => ap_CS_fsm_pp0_stage26,
      Q(17) => ap_CS_fsm_pp0_stage25,
      Q(16) => ap_CS_fsm_pp0_stage24,
      Q(15) => ap_CS_fsm_pp0_stage15,
      Q(14) => ap_CS_fsm_pp0_stage14,
      Q(13) => ap_CS_fsm_pp0_stage13,
      Q(12) => ap_CS_fsm_pp0_stage12,
      Q(11) => ap_CS_fsm_pp0_stage11,
      Q(10) => ap_CS_fsm_pp0_stage10,
      Q(9) => ap_CS_fsm_pp0_stage9,
      Q(8) => ap_CS_fsm_pp0_stage8,
      Q(7) => ap_CS_fsm_pp0_stage7,
      Q(6) => ap_CS_fsm_pp0_stage6,
      Q(5) => ap_CS_fsm_pp0_stage5,
      Q(4) => ap_CS_fsm_pp0_stage4,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      S(0) => DCT_1D_in_buf_col_7_U_n_22,
      WEBWE(0) => DCT_1D_in_buf_col_7_we1,
      \ap_CS_fsm_reg[10]\(0) => DCT_1D_in_buf_col_6_address0(0),
      \ap_CS_fsm_reg[26]\ => DCT_1D_in_buf_col_7_U_n_21,
      \ap_CS_fsm_reg[6]\ => DCT_1D_in_buf_col_7_U_n_20,
      \ap_CS_fsm_reg[7]\ => DCT_1D_in_buf_col_7_U_n_18,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => DCT_1D_in_buf_col_7_U_n_17,
      grp_DCT_1D_fu_874_input_0_address0(0) => grp_DCT_1D_fu_874_input_0_address0(1),
      p_i_77(0) => DCT_1D_in_buf_col_6_q0(15),
      ram_reg_bram_0 => ap_enable_reg_pp0_iter1_reg_n_0
    );
DCT_1D_out_buf_col_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk
     port map (
      DCT_1D_out_buf_col_0_d0(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_d0(15 downto 0),
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => DCT_1D_out_buf_col_1_ce0,
      Q(15 downto 0) => DCT_1D_out_buf_col_0_q0(15 downto 0),
      ap_clk => ap_clk,
      input_0_address1(1) => grp_DCT_2D_fu_410_output_7_address1(2),
      input_0_address1(0) => \^ap_cs_fsm_reg[3]_0\(0),
      p_0_in => \DCT_2D_DCT_1D_outGfk_ram_U/p_0_in\,
      \q1_reg[15]\(15 downto 0) => DCT_1D_out_buf_col_0_q1(15 downto 0),
      \q1_reg[15]_0\(0) => DCT_1D_out_buf_col_7_ce1
    );
DCT_1D_out_buf_col_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_35
     port map (
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => DCT_1D_out_buf_col_1_ce0,
      Q(15 downto 0) => DCT_1D_out_buf_col_1_q0(15 downto 0),
      add_ln52_1_fu_558_p2(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_d0(15 downto 0),
      ap_clk => ap_clk,
      input_1_address1(1) => grp_DCT_2D_fu_410_output_7_address1(2),
      input_1_address1(0) => \^ap_cs_fsm_reg[3]_0\(0),
      p_0_in => \DCT_2D_DCT_1D_outGfk_ram_U/p_0_in\,
      \q1_reg[15]\(15 downto 0) => DCT_1D_out_buf_col_1_q1(15 downto 0),
      \q1_reg[15]_0\(0) => DCT_1D_out_buf_col_7_ce1
    );
DCT_1D_out_buf_col_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_36
     port map (
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => DCT_1D_out_buf_col_1_ce0,
      Q(15 downto 0) => DCT_1D_out_buf_col_2_q0(15 downto 0),
      add_ln52_2_fu_586_p2(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_d0(15 downto 0),
      ap_clk => ap_clk,
      input_2_address1(1) => grp_DCT_2D_fu_410_output_7_address1(2),
      input_2_address1(0) => \^ap_cs_fsm_reg[3]_0\(0),
      p_0_in => \DCT_2D_DCT_1D_outGfk_ram_U/p_0_in\,
      \q1_reg[12]\ => \^ap_cs_fsm_reg[3]_1\,
      \q1_reg[15]\(15 downto 0) => DCT_1D_out_buf_col_2_q1(15 downto 0),
      \q1_reg[15]_0\(0) => DCT_1D_out_buf_col_7_ce1
    );
DCT_1D_out_buf_col_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_37
     port map (
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => DCT_1D_out_buf_col_1_ce0,
      Q(15 downto 0) => DCT_1D_out_buf_col_3_q0(15 downto 0),
      add_ln52_3_fu_614_p2(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_d0(15 downto 0),
      ap_clk => ap_clk,
      input_2_address1(0) => \^ap_cs_fsm_reg[3]_0\(0),
      input_3_address1(0) => \^ap_cs_fsm_reg[3]_1\,
      p_0_in => \DCT_2D_DCT_1D_outGfk_ram_U/p_0_in\,
      \q1_reg[15]\(15 downto 0) => DCT_1D_out_buf_col_3_q1(15 downto 0),
      \q1_reg[15]_0\(0) => DCT_1D_out_buf_col_7_ce1
    );
DCT_1D_out_buf_col_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_38
     port map (
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => DCT_1D_out_buf_col_1_ce0,
      Q(15 downto 0) => DCT_1D_out_buf_col_4_q0(15 downto 0),
      add_ln52_4_fu_642_p2(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_d0(15 downto 0),
      ap_clk => ap_clk,
      input_2_address1(1) => grp_DCT_2D_fu_410_output_7_address1(2),
      input_2_address1(0) => \^ap_cs_fsm_reg[3]_0\(0),
      p_0_in => \DCT_2D_DCT_1D_outGfk_ram_U/p_0_in\,
      \q1_reg[15]\(15 downto 0) => DCT_1D_out_buf_col_4_q1(15 downto 0),
      \q1_reg[15]_0\(0) => DCT_1D_out_buf_col_7_ce1
    );
DCT_1D_out_buf_col_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_39
     port map (
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => DCT_1D_out_buf_col_1_ce0,
      Q(15 downto 0) => DCT_1D_out_buf_col_5_q0(15 downto 0),
      add_ln52_5_fu_670_p2(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_d0(15 downto 0),
      ap_clk => ap_clk,
      input_2_address1(1) => grp_DCT_2D_fu_410_output_7_address1(2),
      input_2_address1(0) => \^ap_cs_fsm_reg[3]_0\(0),
      p_0_in => \DCT_2D_DCT_1D_outGfk_ram_U/p_0_in\,
      \q1_reg[15]\(15 downto 0) => DCT_1D_out_buf_col_5_q1(15 downto 0),
      \q1_reg[15]_0\(0) => DCT_1D_out_buf_col_7_ce1
    );
DCT_1D_out_buf_col_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_40
     port map (
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => DCT_1D_out_buf_col_1_ce0,
      Q(15 downto 0) => DCT_1D_out_buf_col_6_q0(15 downto 0),
      add_ln52_6_fu_698_p2(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_d0(15 downto 0),
      ap_clk => ap_clk,
      input_2_address1(1) => grp_DCT_2D_fu_410_output_7_address1(2),
      input_2_address1(0) => \^ap_cs_fsm_reg[3]_0\(0),
      p_0_in => \DCT_2D_DCT_1D_outGfk_ram_U/p_0_in\,
      \q1_reg[0]\(0) => DCT_1D_out_buf_col_7_ce1,
      \q1_reg[15]\(15 downto 0) => DCT_1D_out_buf_col_6_q1(15 downto 0)
    );
DCT_1D_out_buf_col_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outGfk_41
     port map (
      DCT_1D_out_buf_col_1_address0(2 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 0),
      E(0) => DCT_1D_out_buf_col_1_ce0,
      Q(7) => ap_CS_fsm_pp0_stage20,
      Q(6) => ap_CS_fsm_pp0_stage19,
      Q(5) => ap_CS_fsm_pp0_stage18,
      Q(4) => ap_CS_fsm_pp0_stage17,
      Q(3) => ap_CS_fsm_pp0_stage15,
      Q(2) => ap_CS_fsm_pp0_stage13,
      Q(1) => ap_CS_fsm_pp0_stage3,
      Q(0) => ap_CS_fsm_pp0_stage1,
      add_ln52_7_fu_734_p2(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_d0(15 downto 0),
      \ap_CS_fsm_reg[15]\ => DCT_1D_out_buf_col_7_U_n_0,
      \ap_CS_fsm_reg[18]\ => DCT_1D_out_buf_col_7_U_n_1,
      ap_clk => ap_clk,
      input_2_address1(1) => grp_DCT_2D_fu_410_output_7_address1(2),
      input_2_address1(0) => \^ap_cs_fsm_reg[3]_0\(0),
      p_0_in => \DCT_2D_DCT_1D_outGfk_ram_U/p_0_in\,
      \q0_reg[0]\ => DCT_1D_in_buf_col_7_U_n_18,
      \q0_reg[0]_0\ => ap_enable_reg_pp0_iter1_reg_n_0,
      \q0_reg[15]\(15 downto 0) => DCT_1D_out_buf_col_7_q0(15 downto 0),
      \q1_reg[0]\(0) => DCT_1D_out_buf_col_7_ce1,
      \q1_reg[15]\(15 downto 0) => DCT_1D_out_buf_col_7_q1(15 downto 0)
    );
DCT_1D_out_buf_row_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_42
     port map (
      ADDRARDADDR(1 downto 0) => DCT_1D_out_buf_row_0_address1(2 downto 1),
      ADDRBWRADDR(2) => grp_transpose_matrix_fu_800_n_0,
      ADDRBWRADDR(1) => grp_DCT_1D_1_fu_828_n_0,
      ADDRBWRADDR(0) => grp_DCT_1D_1_fu_828_n_1,
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DINBDIN(15 downto 0) => DCT_1D_out_buf_row_0_d0(15 downto 0),
      DOUTADOUT(15 downto 0) => DCT_1D_out_buf_row_0_q1(15 downto 0),
      DOUTBDOUT(15 downto 0) => DCT_1D_out_buf_row_0_q0(15 downto 0),
      WEA(0) => DCT_1D_out_buf_row_2_U_n_32,
      WEBWE(0) => DCT_1D_out_buf_row_1_we0,
      ap_clk => ap_clk
    );
DCT_1D_out_buf_row_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_43
     port map (
      ADDRARDADDR(1 downto 0) => DCT_1D_out_buf_row_0_address1(2 downto 1),
      ADDRBWRADDR(2) => grp_transpose_matrix_fu_800_n_0,
      ADDRBWRADDR(1) => grp_DCT_1D_1_fu_828_n_0,
      ADDRBWRADDR(0) => grp_DCT_1D_1_fu_828_n_1,
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DCT_1D_out_buf_row_0_we1 => DCT_1D_out_buf_row_0_we1,
      DINBDIN(15 downto 0) => DCT_1D_out_buf_row_1_d0(15 downto 0),
      DOUTADOUT(15 downto 0) => DCT_1D_out_buf_row_1_q1(15 downto 0),
      DOUTBDOUT(15 downto 0) => DCT_1D_out_buf_row_1_q0(15 downto 0),
      WEBWE(0) => DCT_1D_out_buf_row_1_we0,
      ap_clk => ap_clk
    );
DCT_1D_out_buf_row_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_44
     port map (
      ADDRARDADDR(1 downto 0) => DCT_1D_out_buf_row_0_address1(2 downto 1),
      ADDRBWRADDR(2) => grp_transpose_matrix_fu_800_n_0,
      ADDRBWRADDR(1) => grp_DCT_1D_1_fu_828_n_0,
      ADDRBWRADDR(0) => grp_DCT_1D_1_fu_828_n_1,
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DINBDIN(15 downto 0) => DCT_1D_out_buf_row_2_d0(15 downto 0),
      DOUTADOUT(15 downto 0) => reg_1014(15 downto 0),
      DOUTBDOUT(15 downto 0) => reg_986(15 downto 0),
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      WEA(0) => DCT_1D_out_buf_row_2_U_n_32,
      WEBWE(0) => DCT_1D_out_buf_row_1_we0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      grp_DCT_2D_fu_410_ap_start_reg => grp_DCT_2D_fu_410_ap_start_reg,
      grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1 => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1
    );
DCT_1D_out_buf_row_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_45
     port map (
      ADDRARDADDR(1 downto 0) => DCT_1D_out_buf_row_0_address1(2 downto 1),
      ADDRBWRADDR(2) => grp_transpose_matrix_fu_800_n_0,
      ADDRBWRADDR(1) => grp_DCT_1D_1_fu_828_n_0,
      ADDRBWRADDR(0) => grp_DCT_1D_1_fu_828_n_1,
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DCT_1D_out_buf_row_0_we1 => DCT_1D_out_buf_row_0_we1,
      DINBDIN(15 downto 0) => DCT_1D_out_buf_row_3_d0(15 downto 0),
      DOUTADOUT(15 downto 0) => reg_1022(15 downto 0),
      DOUTBDOUT(15 downto 0) => reg_994(15 downto 0),
      WEBWE(0) => DCT_1D_out_buf_row_1_we0,
      ap_clk => ap_clk,
      grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1 => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1
    );
DCT_1D_out_buf_row_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_46
     port map (
      ADDRARDADDR(1 downto 0) => DCT_1D_out_buf_row_0_address1(2 downto 1),
      ADDRBWRADDR(2) => grp_transpose_matrix_fu_800_n_0,
      ADDRBWRADDR(1) => grp_DCT_1D_1_fu_828_n_0,
      ADDRBWRADDR(0) => grp_DCT_1D_1_fu_828_n_1,
      D(15 downto 0) => DCT_1D_out_buf_row_4_q1(15 downto 0),
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DINBDIN(15 downto 0) => DCT_1D_out_buf_row_4_d0(15 downto 0),
      WEA(0) => DCT_1D_out_buf_row_2_U_n_32,
      WEBWE(0) => DCT_1D_out_buf_row_1_we0,
      ap_clk => ap_clk,
      ram_reg_bram_0(15 downto 0) => DCT_1D_out_buf_row_4_q0(15 downto 0)
    );
DCT_1D_out_buf_row_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_47
     port map (
      ADDRARDADDR(1 downto 0) => DCT_1D_out_buf_row_0_address1(2 downto 1),
      ADDRBWRADDR(2) => grp_transpose_matrix_fu_800_n_0,
      ADDRBWRADDR(1) => grp_DCT_1D_1_fu_828_n_0,
      ADDRBWRADDR(0) => grp_DCT_1D_1_fu_828_n_1,
      D(15 downto 0) => DCT_1D_out_buf_row_5_q1(15 downto 0),
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DCT_1D_out_buf_row_0_we1 => DCT_1D_out_buf_row_0_we1,
      DINBDIN(15 downto 0) => DCT_1D_out_buf_row_5_d0(15 downto 0),
      WEBWE(0) => DCT_1D_out_buf_row_1_we0,
      ap_clk => ap_clk,
      ram_reg_bram_0(15 downto 0) => DCT_1D_out_buf_row_5_q0(15 downto 0)
    );
DCT_1D_out_buf_row_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_48
     port map (
      ADDRARDADDR(1 downto 0) => DCT_1D_out_buf_row_0_address1(2 downto 1),
      ADDRBWRADDR(2) => grp_transpose_matrix_fu_800_n_0,
      ADDRBWRADDR(1) => grp_DCT_1D_1_fu_828_n_0,
      ADDRBWRADDR(0) => grp_DCT_1D_1_fu_828_n_1,
      D(15 downto 0) => DCT_1D_out_buf_row_6_q1(15 downto 0),
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DINBDIN(15 downto 0) => DCT_1D_out_buf_row_6_d0(15 downto 0),
      WEA(0) => DCT_1D_out_buf_row_2_U_n_32,
      WEBWE(0) => DCT_1D_out_buf_row_1_we0,
      ap_clk => ap_clk,
      ram_reg_bram_0(15 downto 0) => DCT_1D_out_buf_row_6_q0(15 downto 0)
    );
DCT_1D_out_buf_row_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_49
     port map (
      ADDRARDADDR(1 downto 0) => DCT_1D_out_buf_row_0_address1(2 downto 1),
      ADDRBWRADDR(2) => grp_transpose_matrix_fu_800_n_0,
      ADDRBWRADDR(1) => grp_DCT_1D_1_fu_828_n_0,
      ADDRBWRADDR(0) => grp_DCT_1D_1_fu_828_n_1,
      D(15 downto 0) => DCT_1D_out_buf_row_7_q1(15 downto 0),
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DCT_1D_out_buf_row_0_we1 => DCT_1D_out_buf_row_0_we1,
      DINBDIN(15 downto 0) => DCT_1D_out_buf_row_7_d0(15 downto 0),
      Q(11) => ap_CS_fsm_pp0_stage24,
      Q(10) => ap_CS_fsm_pp0_stage23,
      Q(9) => ap_CS_fsm_pp0_stage22,
      Q(8) => ap_CS_fsm_pp0_stage21,
      Q(7) => ap_CS_fsm_pp0_stage19,
      Q(6) => ap_CS_fsm_pp0_stage17,
      Q(5) => ap_CS_fsm_pp0_stage15,
      Q(4) => ap_CS_fsm_pp0_stage13,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      WEBWE(0) => DCT_1D_out_buf_row_1_we0,
      \ap_CS_fsm_reg[0]\ => DCT_1D_out_buf_row_7_U_n_38,
      \ap_CS_fsm_reg[19]\ => DCT_1D_out_buf_row_7_U_n_33,
      \ap_CS_fsm_reg[1]\ => DCT_1D_out_buf_row_7_U_n_40,
      \ap_CS_fsm_reg[24]\ => DCT_1D_out_buf_row_7_U_n_39,
      \ap_CS_fsm_reg[2]\ => DCT_1D_out_buf_row_7_U_n_35,
      \ap_CS_fsm_reg[3]\ => DCT_1D_out_buf_row_7_U_n_36,
      \ap_CS_fsm_reg[3]_0\ => DCT_1D_out_buf_row_7_U_n_37,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      grp_DCT_2D_fu_410_ap_start_reg => grp_DCT_2D_fu_410_ap_start_reg,
      ram_reg_bram_0(15 downto 0) => DCT_1D_out_buf_row_7_q0(15 downto 0),
      ram_reg_bram_0_0 => DCT_1D_in_buf_col_7_U_n_18
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000DD0C"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_DCT_2D_fu_410_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage27,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => DCT_1D_out_buf_col_7_U_n_1,
      I1 => \ap_CS_fsm[1]_i_3_n_0\,
      I2 => DCT_1D_out_buf_row_7_U_n_39,
      I3 => \ap_CS_fsm[1]_i_4_n_0\,
      I4 => \ap_CS_fsm[1]_i_5_n_0\,
      I5 => \ap_CS_fsm[1]_i_6_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage6,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => \ap_CS_fsm[1]_i_7_n_0\,
      I3 => DCT_1D_in_buf_col_5_U_n_17,
      I4 => ap_CS_fsm_pp0_stage13,
      I5 => ap_CS_fsm_pp0_stage3,
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => DCT_1D_in_buf_col_7_U_n_18,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => ap_CS_fsm_pp0_stage16,
      I3 => ap_CS_fsm_pp0_stage27,
      I4 => ap_CS_fsm_pp0_stage1,
      O => \ap_CS_fsm[1]_i_5_n_0\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => grp_DCT_2D_fu_410_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_CS_fsm[1]_i_6_n_0\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage8,
      O => \ap_CS_fsm[1]_i_7_n_0\
    );
\ap_CS_fsm[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_DCT_2D_fu_410_ap_start_reg,
      O => ap_NS_fsm(24)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => ap_CS_fsm_pp0_stage12,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage12,
      Q => ap_CS_fsm_pp0_stage13,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage13,
      Q => ap_CS_fsm_pp0_stage14,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage14,
      Q => ap_CS_fsm_pp0_stage15,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage15,
      Q => ap_CS_fsm_pp0_stage16,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage16,
      Q => ap_CS_fsm_pp0_stage17,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage17,
      Q => ap_CS_fsm_pp0_stage18,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage18,
      Q => ap_CS_fsm_pp0_stage19,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage19,
      Q => ap_CS_fsm_pp0_stage20,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage20,
      Q => ap_CS_fsm_pp0_stage21,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage21,
      Q => ap_CS_fsm_pp0_stage22,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage22,
      Q => ap_CS_fsm_pp0_stage23,
      R => ap_rst
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(24),
      Q => ap_CS_fsm_pp0_stage24,
      R => ap_rst
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage24,
      Q => ap_CS_fsm_pp0_stage25,
      R => ap_rst
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage25,
      Q => ap_CS_fsm_pp0_stage26,
      R => ap_rst
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage26,
      Q => ap_CS_fsm_pp0_stage27,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage4,
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage5,
      Q => ap_CS_fsm_pp0_stage6,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage6,
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage7,
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0B0A00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage23,
      I2 => ap_rst,
      I3 => ap_CS_fsm_pp0_stage27,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
grp_DCT_1D_1_fu_828: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_1D_1
     port map (
      A(15 downto 0) => A(15 downto 0),
      ADDRBWRADDR(1) => grp_DCT_1D_1_fu_828_n_0,
      ADDRBWRADDR(0) => grp_DCT_1D_1_fu_828_n_1,
      DCT_1D_out_buf_row_0_ce0 => DCT_1D_out_buf_row_0_ce0,
      DCT_1D_out_buf_row_0_we1 => DCT_1D_out_buf_row_0_we1,
      DINBDIN(15 downto 0) => DCT_1D_out_buf_row_0_d0(15 downto 0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_ALU_INST_1(15 downto 0) => DSP_ALU_INST_1(15 downto 0),
      DSP_ALU_INST_2(15 downto 0) => DSP_ALU_INST_2(15 downto 0),
      Q(6) => ap_CS_fsm_pp0_stage18,
      Q(5) => ap_CS_fsm_pp0_stage16,
      Q(4) => ap_CS_fsm_pp0_stage14,
      Q(3) => ap_CS_fsm_pp0_stage12,
      Q(2) => ap_CS_fsm_pp0_stage10,
      Q(1) => ap_CS_fsm_pp0_stage8,
      Q(0) => ap_CS_fsm_pp0_stage6,
      S(0) => S(0),
      WEA(0) => DCT_1D_out_buf_row_2_U_n_32,
      WEBWE(0) => DCT_1D_out_buf_row_1_we0,
      \ap_CS_fsm_reg[1]\(15 downto 0) => DCT_1D_out_buf_row_1_d0(15 downto 0),
      \ap_CS_fsm_reg[1]_0\(15 downto 0) => DCT_1D_out_buf_row_2_d0(15 downto 0),
      \ap_CS_fsm_reg[1]_1\(15 downto 0) => DCT_1D_out_buf_row_3_d0(15 downto 0),
      \ap_CS_fsm_reg[1]_2\(15 downto 0) => DCT_1D_out_buf_row_4_d0(15 downto 0),
      \ap_CS_fsm_reg[1]_3\(15 downto 0) => DCT_1D_out_buf_row_5_d0(15 downto 0),
      \ap_CS_fsm_reg[1]_4\(15 downto 0) => DCT_1D_out_buf_row_6_d0(15 downto 0),
      \ap_CS_fsm_reg[1]_5\(15 downto 0) => DCT_1D_out_buf_row_7_d0(15 downto 0),
      \ap_CS_fsm_reg[6]\ => grp_DCT_1D_1_fu_828_n_133,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      grp_DCT_1D_1_fu_828_ap_start_reg => grp_DCT_1D_1_fu_828_ap_start_reg,
      \output_offset_read_reg_1203_reg[2]_0\(0) => grp_DCT_1D_1_fu_828_output_7_address0(2),
      \output_offset_read_reg_1203_reg[2]_1\(1 downto 0) => \^ap_cs_fsm_reg[14]_0\(1 downto 0),
      p_i_17_0(0) => p_i_17(0),
      p_i_29_0(15 downto 0) => p_i_29(15 downto 0),
      p_i_37_0(0) => p_i_37(0),
      p_i_57_0(15 downto 0) => p_i_57(15 downto 0),
      p_i_5_0(0) => p_i_5(0),
      p_i_9_0(15 downto 0) => p_i_9(15 downto 0),
      ram_reg_bram_0 => DCT_1D_out_buf_row_7_U_n_37,
      ram_reg_bram_0_0 => DCT_1D_out_buf_row_7_U_n_35,
      ram_reg_bram_0_1 => DCT_1D_out_buf_row_7_U_n_38,
      ram_reg_bram_0_2 => DCT_1D_out_buf_row_7_U_n_33,
      ram_reg_bram_0_3 => grp_transpose_matrix_fu_800_n_220,
      ram_reg_bram_0_4 => DCT_1D_out_buf_row_7_U_n_40,
      ram_reg_bram_0_5 => grp_transpose_matrix_fu_800_n_151
    );
grp_DCT_1D_1_fu_828_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => ram_reg_bram_0_i_27_n_0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_DCT_2D_fu_410_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage3,
      O => grp_DCT_1D_1_fu_828_ap_start_reg_i_1_n_0
    );
grp_DCT_1D_1_fu_828_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_DCT_1D_1_fu_828_ap_start_reg_i_1_n_0,
      Q => grp_DCT_1D_1_fu_828_ap_start_reg,
      R => ap_rst
    );
grp_DCT_1D_fu_874: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_1D
     port map (
      DCT_1D_out_buf_col_0_d0(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_d0(15 downto 0),
      DCT_1D_out_buf_col_1_address0(0) => DCT_1D_out_buf_col_1_address0(0),
      DCT_1D_out_buf_col_1_d0(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_d0(15 downto 0),
      DCT_1D_out_buf_col_2_d0(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_d0(15 downto 0),
      DCT_1D_out_buf_col_3_d0(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_d0(15 downto 0),
      DCT_1D_out_buf_col_4_d0(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_d0(15 downto 0),
      DCT_1D_out_buf_col_5_d0(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_d0(15 downto 0),
      DCT_1D_out_buf_col_6_d0(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_d0(15 downto 0),
      DCT_1D_out_buf_col_7_d0(15 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_d0(15 downto 0),
      Q(2) => ap_CS_fsm_pp0_stage14,
      Q(1) => ap_CS_fsm_pp0_stage12,
      Q(0) => ap_CS_fsm_pp0_stage10,
      S(0) => DCT_1D_in_buf_col_1_U_n_16,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst => ap_rst,
      grp_DCT_1D_fu_874_ap_start_reg => grp_DCT_1D_fu_874_ap_start_reg,
      input_0_q0(15 downto 0) => DCT_1D_in_buf_col_0_q0(15 downto 0),
      input_1_q0(15 downto 0) => DCT_1D_in_buf_col_1_q0(15 downto 0),
      input_2_q0(15 downto 0) => DCT_1D_in_buf_col_2_q0(15 downto 0),
      input_3_q0(15 downto 0) => DCT_1D_in_buf_col_3_q0(15 downto 0),
      input_4_q0(15 downto 0) => DCT_1D_in_buf_col_4_q0(15 downto 0),
      input_5_q0(15 downto 0) => DCT_1D_in_buf_col_5_q0(15 downto 0),
      input_6_q0(15 downto 0) => DCT_1D_in_buf_col_6_q0(15 downto 0),
      input_7_q0(15 downto 0) => DCT_1D_in_buf_col_7_q0(15 downto 0),
      \output_offset_read_reg_1203_reg[0]_0\ => DCT_1D_in_buf_col_7_U_n_20,
      \output_offset_read_reg_1203_reg[2]_0\(1 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0(2 downto 1),
      \output_offset_read_reg_1203_reg[2]_1\(1 downto 0) => grp_DCT_1D_fu_874_input_0_address0(2 downto 1),
      p_0_in => \DCT_2D_DCT_1D_outGfk_ram_U/p_0_in\,
      p_i_17_0(0) => DCT_1D_in_buf_col_3_U_n_17,
      p_i_37_0(0) => DCT_1D_in_buf_col_7_U_n_22,
      p_i_5_0(0) => DCT_1D_in_buf_col_5_U_n_18,
      \q1_reg[0]\ => DCT_1D_out_buf_col_7_U_n_0
    );
grp_DCT_1D_fu_874_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage27,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_DCT_2D_fu_410_ap_start_reg,
      I4 => grp_DCT_1D_fu_874_ap_start_reg_i_2_n_0,
      O => grp_DCT_1D_fu_874_ap_start_reg_i_1_n_0
    );
grp_DCT_1D_fu_874_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => DCT_1D_in_buf_col_7_U_n_18,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage13,
      O => grp_DCT_1D_fu_874_ap_start_reg_i_2_n_0
    );
grp_DCT_1D_fu_874_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_DCT_1D_fu_874_ap_start_reg_i_1_n_0,
      Q => grp_DCT_1D_fu_874_ap_start_reg,
      R => ap_rst
    );
grp_DCT_2D_fu_410_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEEEEE"
    )
        port map (
      I0 => Q(5),
      I1 => grp_DCT_2D_fu_410_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage27,
      O => \ap_CS_fsm_reg[27]_0\
    );
grp_transpose_matrix_1_fu_764: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_matrix_1
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      D(15 downto 0) => DCT_1D_out_buf_col_2_q0(15 downto 0),
      DCT_1D_out_buf_col_1_address0(1 downto 0) => DCT_1D_out_buf_col_1_address0(2 downto 1),
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      E(0) => DCT_1D_out_buf_col_1_ce0,
      Q(1) => ap_CS_fsm_pp0_stage16,
      Q(0) => ap_CS_fsm_pp0_stage15,
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[0]_0\(0) => DCT_1D_out_buf_col_7_ce1,
      \ap_CS_fsm_reg[0]_1\(0) => input_6_load_13_reg_18300,
      \ap_CS_fsm_reg[2]_0\(15 downto 0) => \ap_CS_fsm_reg[2]_0\(15 downto 0),
      \ap_CS_fsm_reg[2]_1\(15 downto 0) => \ap_CS_fsm_reg[2]_1\(15 downto 0),
      \ap_CS_fsm_reg[3]_0\(0) => grp_transpose_matrix_1_fu_764_ap_ready,
      \ap_CS_fsm_reg[3]_1\(0) => \ap_CS_fsm_reg[3]_2\(0),
      \ap_CS_fsm_reg[3]_2\(1 downto 0) => \ap_CS_fsm_reg[3]_3\(1 downto 0),
      \ap_CS_fsm_reg[4]\(0) => \ap_CS_fsm_reg[4]_0\(0),
      \ap_CS_fsm_reg[4]_0\(0) => \ap_CS_fsm_reg[4]_1\(0),
      \ap_CS_fsm_reg[4]_1\(0) => \ap_CS_fsm_reg[4]_2\(0),
      \ap_CS_fsm_reg[4]_2\(15 downto 0) => \ap_CS_fsm_reg[4]_3\(15 downto 0),
      \ap_CS_fsm_reg[4]_3\(15 downto 0) => \ap_CS_fsm_reg[4]_4\(15 downto 0),
      \ap_CS_fsm_reg[76]\ => output_buf_2d_0_we1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter1_reg_1 => grp_transpose_matrix_1_fu_764_n_257,
      ap_rst => ap_rst,
      grp_transpose_matrix_1_fu_764_ap_start_reg => grp_transpose_matrix_1_fu_764_ap_start_reg,
      grp_transpose_matrix_1_fu_764_ap_start_reg_reg => ap_enable_reg_pp0_iter1_reg_n_0,
      input_2_address1(1) => grp_DCT_2D_fu_410_output_7_address1(2),
      input_2_address1(0) => \^ap_cs_fsm_reg[3]_0\(0),
      input_3_address1(0) => \^ap_cs_fsm_reg[3]_1\,
      \input_6_load_8_reg_1540_reg[15]_0\(15 downto 0) => DCT_1D_out_buf_col_6_q1(15 downto 0),
      \input_6_load_9_reg_1630_reg[15]_0\(15 downto 0) => \input_6_load_9_reg_1630_reg[15]\(15 downto 0),
      \input_6_load_reg_1530_reg[15]_0\(15 downto 0) => DCT_1D_out_buf_col_6_q0(15 downto 0),
      \input_7_load_10_reg_1645_reg[15]_0\(15 downto 0) => \input_7_load_10_reg_1645_reg[15]\(15 downto 0),
      \input_7_load_11_reg_1735_reg[15]_0\(15 downto 0) => \input_7_load_11_reg_1735_reg[15]\(15 downto 0),
      \input_7_load_12_reg_1745_reg[15]_0\(15 downto 0) => \input_7_load_12_reg_1745_reg[15]\(15 downto 0),
      \input_7_load_14_reg_1845_reg[15]_0\(15 downto 0) => \input_7_load_14_reg_1845_reg[15]\(15 downto 0),
      \input_7_load_8_reg_1545_reg[15]_0\(15 downto 0) => \input_7_load_8_reg_1545_reg[15]\(15 downto 0),
      \input_7_load_8_reg_1545_reg[15]_1\(15 downto 0) => DCT_1D_out_buf_col_7_q1(15 downto 0),
      \input_7_load_9_reg_1635_reg[15]_0\(15 downto 0) => \input_7_load_9_reg_1635_reg[15]\(15 downto 0),
      \input_7_load_reg_1535_reg[15]_0\(15 downto 0) => \input_7_load_reg_1535_reg[15]\(15 downto 0),
      \input_7_load_reg_1535_reg[15]_1\(15 downto 0) => DCT_1D_out_buf_col_7_q0(15 downto 0),
      \output_buf_2d_0_add_reg_651_reg[2]\(1 downto 0) => \output_buf_2d_0_add_reg_651_reg[2]\(1 downto 0),
      \output_buf_2d_0_add_reg_651_reg[2]_0\(1 downto 0) => \output_buf_2d_0_add_reg_651_reg[2]_0\(1 downto 0),
      output_buf_2d_0_ce0 => output_buf_2d_0_ce0,
      output_buf_2d_2_we1 => output_buf_2d_2_we1,
      output_buf_2d_4_we1 => output_buf_2d_4_we1,
      output_buf_2d_6_we1 => output_buf_2d_6_we1,
      \phi_ln111_1_reg_399_reg[1]\(0) => \phi_ln111_1_reg_399_reg[1]\(0),
      \phi_ln111_1_reg_399_reg[1]_0\(0) => \phi_ln111_1_reg_399_reg[1]_0\(0),
      \phi_ln111_1_reg_399_reg[1]_1\(0) => \phi_ln111_1_reg_399_reg[1]_1\(0),
      \phi_ln111_1_reg_399_reg[1]_2\(0) => \phi_ln111_1_reg_399_reg[1]_2\(0),
      \q0_reg[0]\ => DCT_1D_out_buf_col_7_U_n_0,
      \q1_reg[0]\(1 downto 0) => grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0(2 downto 1),
      \q1_reg[0]_0\ => DCT_1D_out_buf_col_7_U_n_1,
      ram_reg_bram_0(5 downto 1) => Q(10 downto 6),
      ram_reg_bram_0(0) => Q(1),
      ram_reg_bram_0_0(2 downto 0) => ram_reg_bram_0_0(2 downto 0),
      ram_reg_bram_0_1 => ram_reg_bram_0_1,
      ram_reg_bram_0_10 => ram_reg_bram_0_6,
      ram_reg_bram_0_11 => ram_reg_bram_0_7,
      ram_reg_bram_0_12 => ram_reg_bram_0_8,
      ram_reg_bram_0_13(1 downto 0) => ram_reg_bram_0_9(1 downto 0),
      ram_reg_bram_0_2 => ram_reg_bram_0_2,
      ram_reg_bram_0_3 => ram_reg_bram_0_3,
      ram_reg_bram_0_4 => ram_reg_bram_0_4,
      ram_reg_bram_0_5(15 downto 0) => DCT_1D_out_buf_col_0_q1(15 downto 0),
      ram_reg_bram_0_6(15 downto 0) => DCT_1D_out_buf_col_0_q0(15 downto 0),
      ram_reg_bram_0_7(15 downto 0) => DCT_1D_out_buf_col_1_q1(15 downto 0),
      ram_reg_bram_0_8(15 downto 0) => DCT_1D_out_buf_col_1_q0(15 downto 0),
      ram_reg_bram_0_9(1 downto 0) => ram_reg_bram_0_5(1 downto 0),
      \reg_1378_reg[15]_0\(15 downto 0) => DCT_1D_out_buf_col_3_q0(15 downto 0),
      \reg_1386_reg[15]_0\(15 downto 0) => \reg_1386_reg[15]\(15 downto 0),
      \reg_1386_reg[15]_1\(15 downto 0) => DCT_1D_out_buf_col_4_q0(15 downto 0),
      \reg_1392_reg[15]_0\(15 downto 0) => DCT_1D_out_buf_col_5_q0(15 downto 0),
      \reg_1398_reg[15]_0\(15 downto 0) => DCT_1D_out_buf_col_2_q1(15 downto 0),
      \reg_1406_reg[15]_0\(15 downto 0) => DCT_1D_out_buf_col_3_q1(15 downto 0),
      \reg_1414_reg[15]_0\(15 downto 0) => \reg_1414_reg[15]\(15 downto 0),
      \reg_1414_reg[15]_1\(15 downto 0) => DCT_1D_out_buf_col_4_q1(15 downto 0),
      \reg_1420_reg[15]_0\(15 downto 0) => DCT_1D_out_buf_col_5_q1(15 downto 0)
    );
grp_transpose_matrix_1_fu_764_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transpose_matrix_1_fu_764_n_257,
      Q => grp_transpose_matrix_1_fu_764_ap_start_reg,
      R => ap_rst
    );
grp_transpose_matrix_fu_800: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_matrix
     port map (
      ADDRARDADDR(1 downto 0) => DCT_1D_in_buf_col_2_address0(2 downto 1),
      ADDRBWRADDR(0) => grp_transpose_matrix_fu_800_n_0,
      D(15 downto 0) => DCT_1D_out_buf_row_4_q0(15 downto 0),
      DCT_1D_in_buf_col_1_ce0 => DCT_1D_in_buf_col_1_ce0,
      DCT_1D_in_buf_col_2_ce0 => DCT_1D_in_buf_col_2_ce0,
      DCT_1D_in_buf_col_5_ce0 => DCT_1D_in_buf_col_5_ce0,
      DCT_1D_in_buf_col_6_ce0 => DCT_1D_in_buf_col_6_ce0,
      DCT_1D_out_buf_row_0_ce1 => DCT_1D_out_buf_row_0_ce1,
      DINADIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d0(15 downto 0),
      DINBDIN(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d1(15 downto 0),
      DOUTADOUT(15 downto 0) => reg_1022(15 downto 0),
      DOUTBDOUT(15 downto 0) => reg_994(15 downto 0),
      Q(11) => ap_CS_fsm_pp0_stage24,
      Q(10) => ap_CS_fsm_pp0_stage23,
      Q(9) => ap_CS_fsm_pp0_stage20,
      Q(8) => ap_CS_fsm_pp0_stage19,
      Q(7) => ap_CS_fsm_pp0_stage14,
      Q(6) => ap_CS_fsm_pp0_stage12,
      Q(5) => ap_CS_fsm_pp0_stage10,
      Q(4) => ap_CS_fsm_pp0_stage8,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      WEA(0) => DCT_1D_in_buf_col_5_we1,
      WEBWE(0) => DCT_1D_in_buf_col_7_we1,
      \ap_CS_fsm_reg[0]_0\(1) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address1(2),
      \ap_CS_fsm_reg[0]_0\(0) => grp_transpose_matrix_fu_800_n_153,
      \ap_CS_fsm_reg[20]\ => grp_transpose_matrix_fu_800_n_151,
      \ap_CS_fsm_reg[2]_0\(1 downto 0) => DCT_1D_in_buf_col_5_address0(2 downto 1),
      \ap_CS_fsm_reg[2]_1\(1 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address1(2 downto 1),
      \ap_CS_fsm_reg[2]_2\(1 downto 0) => DCT_1D_out_buf_row_0_address1(2 downto 1),
      \ap_CS_fsm_reg[2]_3\(1 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address1(2 downto 1),
      \ap_CS_fsm_reg[8]\(1 downto 0) => DCT_1D_in_buf_col_1_address0(2 downto 1),
      \ap_CS_fsm_reg[8]_0\(1 downto 0) => DCT_1D_in_buf_col_6_address0(2 downto 1),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg_0(0) => DCT_1D_in_buf_col_2_we1,
      ap_enable_reg_pp0_iter0_reg_reg_1(1 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address1(2 downto 1),
      ap_rst => ap_rst,
      grp_DCT_1D_fu_874_ap_start_reg => grp_DCT_1D_fu_874_ap_start_reg,
      grp_DCT_2D_fu_410_ap_start_reg => grp_DCT_2D_fu_410_ap_start_reg,
      grp_DCT_2D_fu_410_ap_start_reg_reg(0) => DCT_1D_in_buf_col_1_we1,
      grp_DCT_2D_fu_410_ap_start_reg_reg_0 => grp_transpose_matrix_fu_800_n_220,
      grp_DCT_2D_fu_410_ap_start_reg_reg_1 => grp_transpose_matrix_fu_800_n_287,
      grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1 => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1,
      grp_transpose_matrix_fu_800_ap_start_reg => grp_transpose_matrix_fu_800_ap_start_reg,
      \input_6_load_15_reg_1156_reg[15]_0\(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d0(15 downto 0),
      \input_6_load_15_reg_1156_reg[15]_1\(15 downto 0) => DCT_1D_out_buf_row_6_q1(15 downto 0),
      \input_6_load_16_reg_1246_reg[15]_0\(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d0(15 downto 0),
      \input_6_load_18_reg_1346_reg[15]_0\(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d0(15 downto 0),
      \input_6_load_19_reg_1356_reg[15]_0\(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d0(15 downto 0),
      \input_6_load_reg_1146_reg[15]_0\(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d0(15 downto 0),
      \input_6_load_reg_1146_reg[15]_1\(15 downto 0) => DCT_1D_out_buf_row_6_q0(15 downto 0),
      \input_7_load_15_reg_1161_reg[15]_0\(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d1(15 downto 0),
      \input_7_load_15_reg_1161_reg[15]_1\(15 downto 0) => DCT_1D_out_buf_row_7_q1(15 downto 0),
      \input_7_load_16_reg_1251_reg[15]_0\(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d1(15 downto 0),
      \input_7_load_18_reg_1351_reg[15]_0\(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d1(15 downto 0),
      \input_7_load_19_reg_1361_reg[15]_0\(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d1(15 downto 0),
      \input_7_load_reg_1151_reg[15]_0\(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d1(15 downto 0),
      \input_7_load_reg_1151_reg[15]_1\(15 downto 0) => DCT_1D_out_buf_row_7_q0(15 downto 0),
      ram_reg_bram_0(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d1(15 downto 0),
      ram_reg_bram_0_0(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d0(15 downto 0),
      ram_reg_bram_0_1(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d1(15 downto 0),
      ram_reg_bram_0_10(15 downto 0) => reg_1014(15 downto 0),
      ram_reg_bram_0_11(15 downto 0) => DCT_1D_out_buf_row_0_q1(15 downto 0),
      ram_reg_bram_0_12(15 downto 0) => DCT_1D_out_buf_row_1_q0(15 downto 0),
      ram_reg_bram_0_13(15 downto 0) => reg_986(15 downto 0),
      ram_reg_bram_0_14(15 downto 0) => DCT_1D_out_buf_row_0_q0(15 downto 0),
      ram_reg_bram_0_15 => DCT_1D_in_buf_col_3_U_n_16,
      ram_reg_bram_0_16 => DCT_1D_in_buf_col_5_U_n_17,
      ram_reg_bram_0_17 => DCT_1D_out_buf_row_7_U_n_39,
      ram_reg_bram_0_18 => DCT_1D_in_buf_col_7_U_n_21,
      ram_reg_bram_0_19 => DCT_1D_out_buf_row_7_U_n_38,
      ram_reg_bram_0_2(15 downto 0) => grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d0(15 downto 0),
      ram_reg_bram_0_3 => DCT_1D_out_buf_row_7_U_n_36,
      ram_reg_bram_0_4 => DCT_1D_out_buf_row_7_U_n_40,
      ram_reg_bram_0_5 => DCT_1D_out_buf_row_7_U_n_33,
      ram_reg_bram_0_6(0) => grp_DCT_1D_1_fu_828_output_7_address0(2),
      ram_reg_bram_0_7(1 downto 0) => grp_DCT_1D_fu_874_input_0_address0(2 downto 1),
      ram_reg_bram_0_8 => DCT_1D_in_buf_col_7_U_n_17,
      ram_reg_bram_0_9(15 downto 0) => DCT_1D_out_buf_row_1_q1(15 downto 0),
      \reg_1008_reg[15]_0\(15 downto 0) => DCT_1D_out_buf_row_5_q0(15 downto 0),
      \reg_1030_reg[15]_0\(15 downto 0) => DCT_1D_out_buf_row_4_q1(15 downto 0),
      \reg_1036_reg[15]_0\(15 downto 0) => DCT_1D_out_buf_row_5_q1(15 downto 0)
    );
grp_transpose_matrix_fu_800_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_transpose_matrix_fu_800_n_287,
      Q => grp_transpose_matrix_fu_800_ap_start_reg,
      R => ap_rst
    );
\output_offset_read_reg_1203[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => ap_CS_fsm_pp0_stage10,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_CS_fsm_pp0_stage16,
      I5 => ap_CS_fsm_pp0_stage18,
      O => \^ap_cs_fsm_reg[14]_0\(0)
    );
\output_offset_read_reg_1203[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage14,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => ap_CS_fsm_pp0_stage16,
      I3 => ap_CS_fsm_pp0_stage18,
      O => \^ap_cs_fsm_reg[14]_0\(1)
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => \ram_reg_bram_0_i_26__11_n_0\,
      I2 => ram_reg_bram_0_i_27_n_0,
      I3 => \ram_reg_bram_0_i_28__12_n_0\,
      I4 => input_buf_2d_0_we1,
      I5 => Q(0),
      O => input_buf_2d_2_ce0
    );
\ram_reg_bram_0_i_26__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(4),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => grp_DCT_1D_1_fu_828_ap_start_reg,
      O => \ram_reg_bram_0_i_26__11_n_0\
    );
ram_reg_bram_0_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => DCT_1D_in_buf_col_7_U_n_18,
      I1 => ap_CS_fsm_pp0_stage13,
      I2 => ap_CS_fsm_pp0_stage15,
      I3 => ap_CS_fsm_pp0_stage17,
      O => ram_reg_bram_0_i_27_n_0
    );
\ram_reg_bram_0_i_28__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_DCT_1D_fu_874_input_0_address0(2),
      I1 => ap_CS_fsm_pp0_stage19,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage6,
      I4 => ap_CS_fsm_pp0_stage18,
      I5 => ap_CS_fsm_pp0_stage16,
      O => \ram_reg_bram_0_i_28__12_n_0\
    );
\ram_reg_bram_0_i_5__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BBB8"
    )
        port map (
      I0 => ram_reg_bram_0_10(0),
      I1 => Q(0),
      I2 => grp_DCT_1D_1_fu_828_n_133,
      I3 => ap_CS_fsm_pp0_stage18,
      I4 => ram_reg_bram_0_11,
      O => \input_buf_2d_0_addr_reg_595_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    input_0_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_0_ce0 : out STD_LOGIC;
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_0_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_0_ce1 : out STD_LOGIC;
    input_0_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_1_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_1_ce0 : out STD_LOGIC;
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_1_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_1_ce1 : out STD_LOGIC;
    input_1_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_2_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_ce0 : out STD_LOGIC;
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_2_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_ce1 : out STD_LOGIC;
    input_2_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_3_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_3_ce0 : out STD_LOGIC;
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_3_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_3_ce1 : out STD_LOGIC;
    input_3_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_4_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_4_ce0 : out STD_LOGIC;
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_4_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_4_ce1 : out STD_LOGIC;
    input_4_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_5_ce0 : out STD_LOGIC;
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_5_ce1 : out STD_LOGIC;
    input_5_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_6_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_6_ce0 : out STD_LOGIC;
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_6_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_6_ce1 : out STD_LOGIC;
    input_6_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_7_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_7_ce0 : out STD_LOGIC;
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_7_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_7_ce1 : out STD_LOGIC;
    input_7_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_0_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_0_ce0 : out STD_LOGIC;
    output_0_we0 : out STD_LOGIC;
    output_0_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_0_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_0_ce1 : out STD_LOGIC;
    output_0_we1 : out STD_LOGIC;
    output_0_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_1_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_1_ce0 : out STD_LOGIC;
    output_1_we0 : out STD_LOGIC;
    output_1_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_1_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_1_ce1 : out STD_LOGIC;
    output_1_we1 : out STD_LOGIC;
    output_1_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_2_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_2_ce0 : out STD_LOGIC;
    output_2_we0 : out STD_LOGIC;
    output_2_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_2_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_2_ce1 : out STD_LOGIC;
    output_2_we1 : out STD_LOGIC;
    output_2_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_3_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_3_ce0 : out STD_LOGIC;
    output_3_we0 : out STD_LOGIC;
    output_3_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_3_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_3_ce1 : out STD_LOGIC;
    output_3_we1 : out STD_LOGIC;
    output_3_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_4_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_4_ce0 : out STD_LOGIC;
    output_4_we0 : out STD_LOGIC;
    output_4_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_4_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_4_ce1 : out STD_LOGIC;
    output_4_we1 : out STD_LOGIC;
    output_4_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_5_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_5_ce0 : out STD_LOGIC;
    output_5_we0 : out STD_LOGIC;
    output_5_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_5_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_5_ce1 : out STD_LOGIC;
    output_5_we1 : out STD_LOGIC;
    output_5_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_6_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_6_ce0 : out STD_LOGIC;
    output_6_we0 : out STD_LOGIC;
    output_6_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_6_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_6_ce1 : out STD_LOGIC;
    output_6_we1 : out STD_LOGIC;
    output_6_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_7_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_7_ce0 : out STD_LOGIC;
    output_7_we0 : out STD_LOGIC;
    output_7_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_7_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_7_ce1 : out STD_LOGIC;
    output_7_we1 : out STD_LOGIC;
    output_7_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state57 : string;
  attribute ap_ST_fsm_state57 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state58 : string;
  attribute ap_ST_fsm_state58 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state59 : string;
  attribute ap_ST_fsm_state59 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state60 : string;
  attribute ap_ST_fsm_state60 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state61 : string;
  attribute ap_ST_fsm_state61 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state62 : string;
  attribute ap_ST_fsm_state62 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state63 : string;
  attribute ap_ST_fsm_state63 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state64 : string;
  attribute ap_ST_fsm_state64 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state65 : string;
  attribute ap_ST_fsm_state65 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state66 : string;
  attribute ap_ST_fsm_state66 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state67 : string;
  attribute ap_ST_fsm_state67 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state68 : string;
  attribute ap_ST_fsm_state68 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state69 : string;
  attribute ap_ST_fsm_state69 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state70 : string;
  attribute ap_ST_fsm_state70 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state71 : string;
  attribute ap_ST_fsm_state71 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state72 : string;
  attribute ap_ST_fsm_state72 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state73 : string;
  attribute ap_ST_fsm_state73 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state74 : string;
  attribute ap_ST_fsm_state74 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state75 : string;
  attribute ap_ST_fsm_state75 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state76 : string;
  attribute ap_ST_fsm_state76 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state77 : string;
  attribute ap_ST_fsm_state77 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state78 : string;
  attribute ap_ST_fsm_state78 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state79 : string;
  attribute ap_ST_fsm_state79 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state80 : string;
  attribute ap_ST_fsm_state80 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state81 : string;
  attribute ap_ST_fsm_state81 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state82 : string;
  attribute ap_ST_fsm_state82 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state83 : string;
  attribute ap_ST_fsm_state83 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state84 : string;
  attribute ap_ST_fsm_state84 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state85 : string;
  attribute ap_ST_fsm_state85 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal add_ln110_1_fu_536_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln110_fu_518_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln110_reg_590 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln111_1_fu_572_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln111_fu_554_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln111_reg_646 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[2]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[47]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[48]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[49]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[50]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[51]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[52]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[53]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[54]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[55]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[56]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[57]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[58]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[59]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[60]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[61]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[62]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[63]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[64]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[65]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[66]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[67]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[68]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[69]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[70]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[71]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[72]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[81]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state25 : STD_LOGIC;
  signal ap_CS_fsm_state27 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state33 : STD_LOGIC;
  signal ap_CS_fsm_state34 : STD_LOGIC;
  signal ap_CS_fsm_state35 : STD_LOGIC;
  signal ap_CS_fsm_state36 : STD_LOGIC;
  signal ap_CS_fsm_state37 : STD_LOGIC;
  signal ap_CS_fsm_state38 : STD_LOGIC;
  signal ap_CS_fsm_state39 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state40 : STD_LOGIC;
  signal ap_CS_fsm_state41 : STD_LOGIC;
  signal ap_CS_fsm_state42 : STD_LOGIC;
  signal ap_CS_fsm_state43 : STD_LOGIC;
  signal ap_CS_fsm_state44 : STD_LOGIC;
  signal ap_CS_fsm_state45 : STD_LOGIC;
  signal ap_CS_fsm_state46 : STD_LOGIC;
  signal ap_CS_fsm_state47 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state74 : STD_LOGIC;
  signal ap_CS_fsm_state75 : STD_LOGIC;
  signal ap_CS_fsm_state76 : STD_LOGIC;
  signal ap_CS_fsm_state77 : STD_LOGIC;
  signal ap_CS_fsm_state78 : STD_LOGIC;
  signal ap_CS_fsm_state79 : STD_LOGIC;
  signal ap_CS_fsm_state80 : STD_LOGIC;
  signal ap_CS_fsm_state81 : STD_LOGIC;
  signal ap_CS_fsm_state83 : STD_LOGIC;
  signal ap_CS_fsm_state84 : STD_LOGIC;
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ap_done\ : STD_LOGIC;
  signal grp_DCT_2D_fu_410_ap_start_reg : STD_LOGIC;
  signal grp_DCT_2D_fu_410_input_7_address0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal grp_DCT_2D_fu_410_n_14 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_2 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_256 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_257 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_258 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_259 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_260 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_261 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_262 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_263 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_264 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_265 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_266 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_267 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_268 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_269 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_270 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_271 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_272 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_273 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_274 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_275 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_276 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_277 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_278 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_279 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_280 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_281 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_282 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_283 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_284 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_285 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_286 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_287 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_n_288 : STD_LOGIC;
  signal grp_DCT_2D_fu_410_output_0_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_2D_fu_410_output_1_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_2D_fu_410_output_2_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_2D_fu_410_output_3_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_2D_fu_410_output_4_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_2D_fu_410_output_5_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_2D_fu_410_output_6_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DCT_2D_fu_410_output_7_address1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_DCT_2D_fu_410_output_7_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_read_matrix_fu_462_ap_start_reg : STD_LOGIC;
  signal grp_read_matrix_fu_462_n_16 : STD_LOGIC;
  signal grp_read_matrix_fu_462_output_7_address1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \grp_transpose_matrix_1_fu_764/input_6_load_13_reg_18300\ : STD_LOGIC;
  signal grp_transpose_matrix_1_fu_764_ap_ready : STD_LOGIC;
  signal grp_write_matrix_fu_490_ap_start_reg : STD_LOGIC;
  signal grp_write_matrix_fu_490_n_1 : STD_LOGIC;
  signal grp_write_matrix_fu_490_n_16 : STD_LOGIC;
  signal grp_write_matrix_fu_490_n_17 : STD_LOGIC;
  signal grp_write_matrix_fu_490_n_18 : STD_LOGIC;
  signal \^input_0_address0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^input_0_ce0\ : STD_LOGIC;
  signal input_buf_2d_0_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_buf_2d_0_we0 : STD_LOGIC;
  signal input_buf_2d_0_we1 : STD_LOGIC;
  signal input_buf_2d_1_U_n_16 : STD_LOGIC;
  signal input_buf_2d_1_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_buf_2d_1_we0 : STD_LOGIC;
  signal input_buf_2d_2_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal input_buf_2d_2_ce0 : STD_LOGIC;
  signal input_buf_2d_2_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_buf_2d_2_we0 : STD_LOGIC;
  signal input_buf_2d_3_U_n_16 : STD_LOGIC;
  signal input_buf_2d_3_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_buf_2d_3_we0 : STD_LOGIC;
  signal input_buf_2d_4_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_buf_2d_4_we0 : STD_LOGIC;
  signal input_buf_2d_5_U_n_16 : STD_LOGIC;
  signal input_buf_2d_5_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_buf_2d_5_we0 : STD_LOGIC;
  signal input_buf_2d_6_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_buf_2d_6_we0 : STD_LOGIC;
  signal input_buf_2d_7_U_n_16 : STD_LOGIC;
  signal input_buf_2d_7_U_n_17 : STD_LOGIC;
  signal input_buf_2d_7_U_n_18 : STD_LOGIC;
  signal input_buf_2d_7_U_n_19 : STD_LOGIC;
  signal input_buf_2d_7_U_n_20 : STD_LOGIC;
  signal input_buf_2d_7_addr_reg_630 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal input_buf_2d_7_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_buf_2d_7_we0 : STD_LOGIC;
  signal \^output_0_address0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^output_0_ce0\ : STD_LOGIC;
  signal output_buf_2d_0_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal output_buf_2d_0_address1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal output_buf_2d_0_ce0 : STD_LOGIC;
  signal output_buf_2d_0_ce1 : STD_LOGIC;
  signal output_buf_2d_0_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal output_buf_2d_0_we0 : STD_LOGIC;
  signal output_buf_2d_0_we1 : STD_LOGIC;
  signal output_buf_2d_1_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal output_buf_2d_1_we0 : STD_LOGIC;
  signal output_buf_2d_2_address0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal output_buf_2d_2_address1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal output_buf_2d_2_ce0 : STD_LOGIC;
  signal output_buf_2d_2_ce1 : STD_LOGIC;
  signal output_buf_2d_2_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal output_buf_2d_2_we0 : STD_LOGIC;
  signal output_buf_2d_2_we1 : STD_LOGIC;
  signal output_buf_2d_3_U_n_32 : STD_LOGIC;
  signal output_buf_2d_3_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal output_buf_2d_3_we0 : STD_LOGIC;
  signal output_buf_2d_4_address0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal output_buf_2d_4_address1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal output_buf_2d_4_ce0 : STD_LOGIC;
  signal output_buf_2d_4_ce1 : STD_LOGIC;
  signal output_buf_2d_4_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal output_buf_2d_4_we0 : STD_LOGIC;
  signal output_buf_2d_4_we1 : STD_LOGIC;
  signal output_buf_2d_5_U_n_32 : STD_LOGIC;
  signal output_buf_2d_5_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal output_buf_2d_5_we0 : STD_LOGIC;
  signal output_buf_2d_6_address0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal output_buf_2d_6_address1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal output_buf_2d_6_ce0 : STD_LOGIC;
  signal output_buf_2d_6_ce1 : STD_LOGIC;
  signal output_buf_2d_6_we0 : STD_LOGIC;
  signal output_buf_2d_6_we1 : STD_LOGIC;
  signal output_buf_2d_7_U_n_33 : STD_LOGIC;
  signal output_buf_2d_7_U_n_34 : STD_LOGIC;
  signal output_buf_2d_7_add_reg_686 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal output_buf_2d_7_we0 : STD_LOGIC;
  signal phi_ln110_1_reg_376 : STD_LOGIC;
  signal phi_ln110_1_reg_3760 : STD_LOGIC;
  signal \phi_ln110_1_reg_376_reg_n_0_[0]\ : STD_LOGIC;
  signal \phi_ln110_1_reg_376_reg_n_0_[1]\ : STD_LOGIC;
  signal \phi_ln110_1_reg_376_reg_n_0_[2]\ : STD_LOGIC;
  signal phi_ln110_reg_364 : STD_LOGIC;
  signal \phi_ln110_reg_364[2]_i_3_n_0\ : STD_LOGIC;
  signal \phi_ln110_reg_364_reg_n_0_[0]\ : STD_LOGIC;
  signal \phi_ln110_reg_364_reg_n_0_[1]\ : STD_LOGIC;
  signal \phi_ln110_reg_364_reg_n_0_[2]\ : STD_LOGIC;
  signal phi_ln111_1_reg_399 : STD_LOGIC;
  signal phi_ln111_1_reg_3990 : STD_LOGIC;
  signal \phi_ln111_1_reg_399_reg_n_0_[0]\ : STD_LOGIC;
  signal \phi_ln111_1_reg_399_reg_n_0_[1]\ : STD_LOGIC;
  signal \phi_ln111_1_reg_399_reg_n_0_[2]\ : STD_LOGIC;
  signal phi_ln111_reg_387 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln110_reg_590[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \add_ln110_reg_590[2]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \add_ln111_reg_646[1]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \add_ln111_reg_646[2]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair292";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[53]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[54]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[55]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[56]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[57]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[58]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[59]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[60]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[61]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[62]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[63]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[64]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[65]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[66]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[67]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[68]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[69]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[70]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[71]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[72]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[73]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[74]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[75]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[76]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[77]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[78]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[79]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[80]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[81]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[82]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[83]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[84]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_idle_INST_0 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \phi_ln110_1_reg_376[0]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \phi_ln110_1_reg_376[1]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \phi_ln110_1_reg_376[2]_i_3\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \phi_ln110_reg_364[2]_i_3\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \phi_ln111_1_reg_399[1]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \phi_ln111_1_reg_399[2]_i_3\ : label is "soft_lutpair296";
begin
  ap_done <= \^ap_done\;
  ap_ready <= \^ap_done\;
  input_0_address0(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_0_address0(0) <= \<const0>\;
  input_0_address1(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_0_address1(0) <= \<const1>\;
  input_0_ce0 <= \^input_0_ce0\;
  input_0_ce1 <= \^input_0_ce0\;
  input_1_address0(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_1_address0(0) <= \<const0>\;
  input_1_address1(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_1_address1(0) <= \<const1>\;
  input_1_ce0 <= \^input_0_ce0\;
  input_1_ce1 <= \^input_0_ce0\;
  input_2_address0(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_2_address0(0) <= \<const0>\;
  input_2_address1(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_2_address1(0) <= \<const1>\;
  input_2_ce0 <= \^input_0_ce0\;
  input_2_ce1 <= \^input_0_ce0\;
  input_3_address0(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_3_address0(0) <= \<const0>\;
  input_3_address1(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_3_address1(0) <= \<const1>\;
  input_3_ce0 <= \^input_0_ce0\;
  input_3_ce1 <= \^input_0_ce0\;
  input_4_address0(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_4_address0(0) <= \<const0>\;
  input_4_address1(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_4_address1(0) <= \<const1>\;
  input_4_ce0 <= \^input_0_ce0\;
  input_4_ce1 <= \^input_0_ce0\;
  input_5_address0(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_5_address0(0) <= \<const0>\;
  input_5_address1(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_5_address1(0) <= \<const1>\;
  input_5_ce0 <= \^input_0_ce0\;
  input_5_ce1 <= \^input_0_ce0\;
  input_6_address0(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_6_address0(0) <= \<const0>\;
  input_6_address1(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_6_address1(0) <= \<const1>\;
  input_6_ce0 <= \^input_0_ce0\;
  input_6_ce1 <= \^input_0_ce0\;
  input_7_address0(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_7_address0(0) <= \<const0>\;
  input_7_address1(2 downto 1) <= \^input_0_address0\(2 downto 1);
  input_7_address1(0) <= \<const1>\;
  input_7_ce0 <= \^input_0_ce0\;
  input_7_ce1 <= \^input_0_ce0\;
  output_0_address0(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_0_address0(0) <= \<const0>\;
  output_0_address1(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_0_address1(0) <= \<const1>\;
  output_0_ce0 <= \^output_0_ce0\;
  output_0_ce1 <= \^output_0_ce0\;
  output_0_we0 <= \^output_0_ce0\;
  output_0_we1 <= \^output_0_ce0\;
  output_1_address0(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_1_address0(0) <= \<const0>\;
  output_1_address1(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_1_address1(0) <= \<const1>\;
  output_1_ce0 <= \^output_0_ce0\;
  output_1_ce1 <= \^output_0_ce0\;
  output_1_we0 <= \^output_0_ce0\;
  output_1_we1 <= \^output_0_ce0\;
  output_2_address0(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_2_address0(0) <= \<const0>\;
  output_2_address1(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_2_address1(0) <= \<const1>\;
  output_2_ce0 <= \^output_0_ce0\;
  output_2_ce1 <= \^output_0_ce0\;
  output_2_we0 <= \^output_0_ce0\;
  output_2_we1 <= \^output_0_ce0\;
  output_3_address0(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_3_address0(0) <= \<const0>\;
  output_3_address1(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_3_address1(0) <= \<const1>\;
  output_3_ce0 <= \^output_0_ce0\;
  output_3_ce1 <= \^output_0_ce0\;
  output_3_we0 <= \^output_0_ce0\;
  output_3_we1 <= \^output_0_ce0\;
  output_4_address0(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_4_address0(0) <= \<const0>\;
  output_4_address1(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_4_address1(0) <= \<const1>\;
  output_4_ce0 <= \^output_0_ce0\;
  output_4_ce1 <= \^output_0_ce0\;
  output_4_we0 <= \^output_0_ce0\;
  output_4_we1 <= \^output_0_ce0\;
  output_5_address0(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_5_address0(0) <= \<const0>\;
  output_5_address1(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_5_address1(0) <= \<const1>\;
  output_5_ce0 <= \^output_0_ce0\;
  output_5_ce1 <= \^output_0_ce0\;
  output_5_we0 <= \^output_0_ce0\;
  output_5_we1 <= \^output_0_ce0\;
  output_6_address0(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_6_address0(0) <= \<const0>\;
  output_6_address1(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_6_address1(0) <= \<const1>\;
  output_6_ce0 <= \^output_0_ce0\;
  output_6_ce1 <= \^output_0_ce0\;
  output_6_we0 <= \^output_0_ce0\;
  output_6_we1 <= \^output_0_ce0\;
  output_7_address0(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_7_address0(0) <= \<const0>\;
  output_7_address1(2 downto 1) <= \^output_0_address0\(2 downto 1);
  output_7_address1(0) <= \<const1>\;
  output_7_ce0 <= \^output_0_ce0\;
  output_7_ce1 <= \^output_0_ce0\;
  output_7_we0 <= \^output_0_ce0\;
  output_7_we1 <= \^output_0_ce0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\add_ln110_reg_590[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \phi_ln110_reg_364_reg_n_0_[0]\,
      O => add_ln110_fu_518_p2(0)
    );
\add_ln110_reg_590[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \phi_ln110_reg_364_reg_n_0_[0]\,
      I1 => \phi_ln110_reg_364_reg_n_0_[1]\,
      O => add_ln110_fu_518_p2(1)
    );
\add_ln110_reg_590[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \phi_ln110_reg_364_reg_n_0_[0]\,
      I1 => \phi_ln110_reg_364_reg_n_0_[1]\,
      I2 => \phi_ln110_reg_364_reg_n_0_[2]\,
      O => add_ln110_fu_518_p2(2)
    );
\add_ln110_reg_590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln110_fu_518_p2(0),
      Q => add_ln110_reg_590(0),
      R => '0'
    );
\add_ln110_reg_590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln110_fu_518_p2(1),
      Q => add_ln110_reg_590(1),
      R => '0'
    );
\add_ln110_reg_590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln110_fu_518_p2(2),
      Q => add_ln110_reg_590(2),
      R => '0'
    );
\add_ln111_reg_646[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_ln111_reg_387(0),
      O => add_ln111_fu_554_p2(0)
    );
\add_ln111_reg_646[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_ln111_reg_387(0),
      I1 => phi_ln111_reg_387(1),
      O => add_ln111_fu_554_p2(1)
    );
\add_ln111_reg_646[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => phi_ln111_reg_387(2),
      I1 => phi_ln111_reg_387(0),
      I2 => phi_ln111_reg_387(1),
      O => add_ln111_fu_554_p2(2)
    );
\add_ln111_reg_646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln111_fu_554_p2(0),
      Q => add_ln111_reg_646(0),
      R => '0'
    );
\add_ln111_reg_646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln111_fu_554_p2(1),
      Q => add_ln111_reg_646(1),
      R => '0'
    );
\add_ln111_reg_646_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln111_fu_554_p2(2),
      Q => add_ln111_reg_646(2),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2E"
    )
        port map (
      I0 => \^ap_done\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_start,
      O => \ap_NS_fsm__0\(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_NS_fsm12_out,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_CS_fsm_state3,
      I3 => ap_start,
      O => \ap_NS_fsm__0\(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_0\,
      I1 => \ap_CS_fsm[2]_i_3_n_0\,
      I2 => \ap_CS_fsm[2]_i_4_n_0\,
      I3 => \ap_CS_fsm[2]_i_5_n_0\,
      I4 => ap_CS_fsm_state3,
      I5 => \ap_CS_fsm[2]_i_6_n_0\,
      O => \ap_NS_fsm__0\(2)
    );
\ap_CS_fsm[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[65]\,
      I1 => \ap_CS_fsm_reg_n_0_[68]\,
      I2 => \ap_CS_fsm_reg_n_0_[29]\,
      I3 => ap_CS_fsm_state5,
      O => \ap_CS_fsm[2]_i_10_n_0\
    );
\ap_CS_fsm[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[70]\,
      I1 => \ap_CS_fsm_reg_n_0_[64]\,
      I2 => \ap_CS_fsm_reg_n_0_[9]\,
      I3 => \ap_CS_fsm_reg_n_0_[58]\,
      I4 => \ap_CS_fsm[2]_i_19_n_0\,
      O => \ap_CS_fsm[2]_i_11_n_0\
    );
\ap_CS_fsm[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state75,
      I1 => ap_CS_fsm_state76,
      O => \ap_CS_fsm[2]_i_12_n_0\
    );
\ap_CS_fsm[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[49]\,
      I1 => \ap_CS_fsm_reg_n_0_[13]\,
      I2 => \ap_CS_fsm_reg_n_0_[63]\,
      I3 => \ap_CS_fsm_reg_n_0_[31]\,
      O => \ap_CS_fsm[2]_i_13_n_0\
    );
\ap_CS_fsm[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[60]\,
      I1 => \ap_CS_fsm_reg_n_0_[21]\,
      I2 => \ap_CS_fsm_reg_n_0_[54]\,
      I3 => ap_CS_fsm_state34,
      O => \ap_CS_fsm[2]_i_14_n_0\
    );
\ap_CS_fsm[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state43,
      I2 => \ap_CS_fsm_reg_n_0_[57]\,
      I3 => \ap_CS_fsm_reg_n_0_[30]\,
      O => \ap_CS_fsm[2]_i_15_n_0\
    );
\ap_CS_fsm[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[15]\,
      I1 => \ap_CS_fsm_reg_n_0_[14]\,
      I2 => \ap_CS_fsm_reg_n_0_[18]\,
      I3 => ap_CS_fsm_state23,
      O => \ap_CS_fsm[2]_i_16_n_0\
    );
\ap_CS_fsm[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[59]\,
      I1 => \ap_CS_fsm_reg_n_0_[62]\,
      I2 => \ap_CS_fsm_reg_n_0_[50]\,
      I3 => \ap_CS_fsm_reg_n_0_[5]\,
      O => \ap_CS_fsm[2]_i_17_n_0\
    );
\ap_CS_fsm[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[53]\,
      I1 => \ap_CS_fsm_reg_n_0_[6]\,
      I2 => \ap_CS_fsm_reg_n_0_[51]\,
      I3 => \ap_CS_fsm_reg_n_0_[23]\,
      O => \ap_CS_fsm[2]_i_18_n_0\
    );
\ap_CS_fsm[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[52]\,
      I1 => \ap_CS_fsm_reg_n_0_[8]\,
      I2 => \ap_CS_fsm_reg_n_0_[69]\,
      I3 => \ap_CS_fsm_reg_n_0_[71]\,
      O => \ap_CS_fsm[2]_i_19_n_0\
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state78,
      I1 => ap_CS_fsm_state79,
      I2 => ap_CS_fsm_state77,
      I3 => ap_CS_fsm_state80,
      I4 => input_buf_2d_7_U_n_19,
      I5 => output_buf_2d_7_U_n_33,
      O => \ap_CS_fsm[2]_i_2_n_0\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => input_buf_2d_7_U_n_16,
      I1 => input_buf_2d_7_U_n_18,
      I2 => \ap_CS_fsm[2]_i_7_n_0\,
      I3 => \ap_CS_fsm[2]_i_8_n_0\,
      I4 => \ap_CS_fsm[2]_i_9_n_0\,
      O => \ap_CS_fsm[2]_i_3_n_0\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_10_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[10]\,
      I2 => \ap_CS_fsm_reg_n_0_[47]\,
      I3 => \ap_CS_fsm_reg_n_0_[28]\,
      I4 => \ap_CS_fsm_reg_n_0_[19]\,
      I5 => \ap_CS_fsm[2]_i_11_n_0\,
      O => \ap_CS_fsm[2]_i_4_n_0\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_12_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[17]\,
      I2 => ap_CS_fsm_state74,
      I3 => \ap_CS_fsm[2]_i_13_n_0\,
      I4 => \ap_CS_fsm[2]_i_14_n_0\,
      I5 => \ap_CS_fsm[2]_i_15_n_0\,
      O => \ap_CS_fsm[2]_i_5_n_0\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \phi_ln110_1_reg_376_reg_n_0_[2]\,
      I2 => \phi_ln110_1_reg_376_reg_n_0_[0]\,
      I3 => \phi_ln110_1_reg_376_reg_n_0_[1]\,
      I4 => ap_CS_fsm_state47,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_CS_fsm[2]_i_6_n_0\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[72]\,
      I1 => \ap_CS_fsm_reg_n_0_[66]\,
      I2 => \ap_CS_fsm_reg_n_0_[7]\,
      I3 => \ap_CS_fsm_reg_n_0_[48]\,
      I4 => \ap_CS_fsm[2]_i_16_n_0\,
      O => \ap_CS_fsm[2]_i_7_n_0\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[20]\,
      I1 => \ap_CS_fsm_reg_n_0_[55]\,
      I2 => ap_CS_fsm_state4,
      I3 => \ap_CS_fsm_reg_n_0_[11]\,
      I4 => \ap_CS_fsm[2]_i_17_n_0\,
      O => \ap_CS_fsm[2]_i_8_n_0\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[12]\,
      I1 => \ap_CS_fsm_reg_n_0_[56]\,
      I2 => \ap_CS_fsm_reg_n_0_[67]\,
      I3 => \ap_CS_fsm_reg_n_0_[61]\,
      I4 => \ap_CS_fsm[2]_i_18_n_0\,
      O => \ap_CS_fsm[2]_i_9_n_0\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => ap_NS_fsm13_out,
      I1 => ap_CS_fsm_state5,
      I2 => ap_NS_fsm1,
      I3 => ap_CS_fsm_state3,
      O => \ap_NS_fsm__0\(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \phi_ln111_1_reg_399_reg_n_0_[2]\,
      I2 => \phi_ln111_1_reg_399_reg_n_0_[1]\,
      I3 => \phi_ln111_1_reg_399_reg_n_0_[0]\,
      I4 => ap_CS_fsm_state5,
      O => \ap_NS_fsm__0\(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => phi_ln111_reg_387(2),
      I1 => phi_ln111_reg_387(0),
      I2 => phi_ln111_reg_387(1),
      I3 => \ap_CS_fsm[5]_i_2_n_0\,
      O => \ap_NS_fsm__0\(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \phi_ln111_1_reg_399_reg_n_0_[1]\,
      I1 => \phi_ln111_1_reg_399_reg_n_0_[0]\,
      I2 => \phi_ln111_1_reg_399_reg_n_0_[2]\,
      I3 => ap_CS_fsm_state5,
      O => \ap_CS_fsm[5]_i_2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[9]\,
      Q => \ap_CS_fsm_reg_n_0_[10]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[10]\,
      Q => \ap_CS_fsm_reg_n_0_[11]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[11]\,
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => \ap_CS_fsm_reg_n_0_[13]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[13]\,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => \ap_CS_fsm_reg_n_0_[16]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[16]\,
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[17]\,
      Q => \ap_CS_fsm_reg_n_0_[18]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[18]\,
      Q => \ap_CS_fsm_reg_n_0_[19]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[19]\,
      Q => \ap_CS_fsm_reg_n_0_[20]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[20]\,
      Q => \ap_CS_fsm_reg_n_0_[21]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[21]\,
      Q => ap_CS_fsm_state23,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state23,
      Q => \ap_CS_fsm_reg_n_0_[23]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[23]\,
      Q => ap_CS_fsm_state25,
      R => ap_rst
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state25,
      Q => \ap_CS_fsm_reg_n_0_[25]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[25]\,
      Q => ap_CS_fsm_state27,
      R => ap_rst
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state27,
      Q => ap_CS_fsm_state28,
      R => ap_rst
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state28,
      Q => \ap_CS_fsm_reg_n_0_[28]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[28]\,
      Q => \ap_CS_fsm_reg_n_0_[29]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[29]\,
      Q => \ap_CS_fsm_reg_n_0_[30]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[30]\,
      Q => \ap_CS_fsm_reg_n_0_[31]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[31]\,
      Q => ap_CS_fsm_state33,
      R => ap_rst
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state33,
      Q => ap_CS_fsm_state34,
      R => ap_rst
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state34,
      Q => ap_CS_fsm_state35,
      R => ap_rst
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state35,
      Q => ap_CS_fsm_state36,
      R => ap_rst
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state36,
      Q => ap_CS_fsm_state37,
      R => ap_rst
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state37,
      Q => ap_CS_fsm_state38,
      R => ap_rst
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state38,
      Q => ap_CS_fsm_state39,
      R => ap_rst
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state39,
      Q => ap_CS_fsm_state40,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state40,
      Q => ap_CS_fsm_state41,
      R => ap_rst
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state41,
      Q => ap_CS_fsm_state42,
      R => ap_rst
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state42,
      Q => ap_CS_fsm_state43,
      R => ap_rst
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state43,
      Q => ap_CS_fsm_state44,
      R => ap_rst
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state44,
      Q => ap_CS_fsm_state45,
      R => ap_rst
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state45,
      Q => ap_CS_fsm_state46,
      R => ap_rst
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state46,
      Q => ap_CS_fsm_state47,
      R => ap_rst
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state47,
      Q => \ap_CS_fsm_reg_n_0_[47]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[47]\,
      Q => \ap_CS_fsm_reg_n_0_[48]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[48]\,
      Q => \ap_CS_fsm_reg_n_0_[49]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[49]\,
      Q => \ap_CS_fsm_reg_n_0_[50]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[50]\,
      Q => \ap_CS_fsm_reg_n_0_[51]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[51]\,
      Q => \ap_CS_fsm_reg_n_0_[52]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[52]\,
      Q => \ap_CS_fsm_reg_n_0_[53]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[53]\,
      Q => \ap_CS_fsm_reg_n_0_[54]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[54]\,
      Q => \ap_CS_fsm_reg_n_0_[55]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[55]\,
      Q => \ap_CS_fsm_reg_n_0_[56]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[56]\,
      Q => \ap_CS_fsm_reg_n_0_[57]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[57]\,
      Q => \ap_CS_fsm_reg_n_0_[58]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[58]\,
      Q => \ap_CS_fsm_reg_n_0_[59]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(5),
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[59]\,
      Q => \ap_CS_fsm_reg_n_0_[60]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[60]\,
      Q => \ap_CS_fsm_reg_n_0_[61]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[61]\,
      Q => \ap_CS_fsm_reg_n_0_[62]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[62]\,
      Q => \ap_CS_fsm_reg_n_0_[63]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[63]\,
      Q => \ap_CS_fsm_reg_n_0_[64]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[64]\,
      Q => \ap_CS_fsm_reg_n_0_[65]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[65]\,
      Q => \ap_CS_fsm_reg_n_0_[66]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[66]\,
      Q => \ap_CS_fsm_reg_n_0_[67]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[67]\,
      Q => \ap_CS_fsm_reg_n_0_[68]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[68]\,
      Q => \ap_CS_fsm_reg_n_0_[69]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[69]\,
      Q => \ap_CS_fsm_reg_n_0_[70]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[70]\,
      Q => \ap_CS_fsm_reg_n_0_[71]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[71]\,
      Q => \ap_CS_fsm_reg_n_0_[72]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[72]\,
      Q => ap_CS_fsm_state74,
      R => ap_rst
    );
\ap_CS_fsm_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state74,
      Q => ap_CS_fsm_state75,
      R => ap_rst
    );
\ap_CS_fsm_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state75,
      Q => ap_CS_fsm_state76,
      R => ap_rst
    );
\ap_CS_fsm_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state76,
      Q => ap_CS_fsm_state77,
      R => ap_rst
    );
\ap_CS_fsm_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state77,
      Q => ap_CS_fsm_state78,
      R => ap_rst
    );
\ap_CS_fsm_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state78,
      Q => ap_CS_fsm_state79,
      R => ap_rst
    );
\ap_CS_fsm_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state79,
      Q => ap_CS_fsm_state80,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state80,
      Q => ap_CS_fsm_state81,
      R => ap_rst
    );
\ap_CS_fsm_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state81,
      Q => \ap_CS_fsm_reg_n_0_[81]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[81]\,
      Q => ap_CS_fsm_state83,
      R => ap_rst
    );
\ap_CS_fsm_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state83,
      Q => ap_CS_fsm_state84,
      R => ap_rst
    );
\ap_CS_fsm_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state84,
      Q => \^ap_done\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => \ap_CS_fsm_reg_n_0_[8]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[8]\,
      Q => \ap_CS_fsm_reg_n_0_[9]\,
      R => ap_rst
    );
ap_idle_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_start,
      O => ap_idle
    );
grp_DCT_2D_fu_410: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D
     port map (
      A(15 downto 0) => input_buf_2d_7_q0(15 downto 0),
      ADDRARDADDR(0) => output_buf_2d_2_address1(1),
      ADDRBWRADDR(1 downto 0) => output_buf_2d_2_address0(2 downto 1),
      DINADIN(15 downto 0) => grp_DCT_2D_fu_410_output_6_d1(15 downto 0),
      DINBDIN(15 downto 0) => output_buf_2d_3_d0(15 downto 0),
      DSP_ALU_INST(15 downto 0) => input_buf_2d_6_q0(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => input_buf_2d_4_q0(15 downto 0),
      DSP_ALU_INST_1(15 downto 0) => input_buf_2d_2_q0(15 downto 0),
      DSP_ALU_INST_2(15 downto 0) => input_buf_2d_0_q0(15 downto 0),
      Q(10) => ap_CS_fsm_state78,
      Q(9) => ap_CS_fsm_state77,
      Q(8) => ap_CS_fsm_state76,
      Q(7) => ap_CS_fsm_state75,
      Q(6) => ap_CS_fsm_state74,
      Q(5) => ap_CS_fsm_state28,
      Q(4) => ap_CS_fsm_state27,
      Q(3) => \ap_CS_fsm_reg_n_0_[25]\,
      Q(2) => ap_CS_fsm_state25,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state3,
      S(0) => input_buf_2d_1_U_n_16,
      WEBWE(0) => output_buf_2d_6_we0,
      \ap_CS_fsm_reg[14]_0\(1 downto 0) => grp_DCT_2D_fu_410_input_7_address0(2 downto 1),
      \ap_CS_fsm_reg[27]_0\ => grp_DCT_2D_fu_410_n_256,
      \ap_CS_fsm_reg[2]_0\(15 downto 0) => output_buf_2d_4_d0(15 downto 0),
      \ap_CS_fsm_reg[2]_1\(15 downto 0) => output_buf_2d_5_d0(15 downto 0),
      \ap_CS_fsm_reg[3]_0\(0) => grp_DCT_2D_fu_410_output_7_address1(1),
      \ap_CS_fsm_reg[3]_1\ => grp_DCT_2D_fu_410_n_2,
      \ap_CS_fsm_reg[3]_2\(0) => output_buf_2d_0_address1(1),
      \ap_CS_fsm_reg[3]_3\(1 downto 0) => output_buf_2d_4_address1(2 downto 1),
      \ap_CS_fsm_reg[4]_0\(0) => output_buf_2d_7_we0,
      \ap_CS_fsm_reg[4]_1\(0) => output_buf_2d_2_we0,
      \ap_CS_fsm_reg[4]_2\(0) => output_buf_2d_3_we0,
      \ap_CS_fsm_reg[4]_3\(15) => grp_DCT_2D_fu_410_n_257,
      \ap_CS_fsm_reg[4]_3\(14) => grp_DCT_2D_fu_410_n_258,
      \ap_CS_fsm_reg[4]_3\(13) => grp_DCT_2D_fu_410_n_259,
      \ap_CS_fsm_reg[4]_3\(12) => grp_DCT_2D_fu_410_n_260,
      \ap_CS_fsm_reg[4]_3\(11) => grp_DCT_2D_fu_410_n_261,
      \ap_CS_fsm_reg[4]_3\(10) => grp_DCT_2D_fu_410_n_262,
      \ap_CS_fsm_reg[4]_3\(9) => grp_DCT_2D_fu_410_n_263,
      \ap_CS_fsm_reg[4]_3\(8) => grp_DCT_2D_fu_410_n_264,
      \ap_CS_fsm_reg[4]_3\(7) => grp_DCT_2D_fu_410_n_265,
      \ap_CS_fsm_reg[4]_3\(6) => grp_DCT_2D_fu_410_n_266,
      \ap_CS_fsm_reg[4]_3\(5) => grp_DCT_2D_fu_410_n_267,
      \ap_CS_fsm_reg[4]_3\(4) => grp_DCT_2D_fu_410_n_268,
      \ap_CS_fsm_reg[4]_3\(3) => grp_DCT_2D_fu_410_n_269,
      \ap_CS_fsm_reg[4]_3\(2) => grp_DCT_2D_fu_410_n_270,
      \ap_CS_fsm_reg[4]_3\(1) => grp_DCT_2D_fu_410_n_271,
      \ap_CS_fsm_reg[4]_3\(0) => grp_DCT_2D_fu_410_n_272,
      \ap_CS_fsm_reg[4]_4\(15) => grp_DCT_2D_fu_410_n_273,
      \ap_CS_fsm_reg[4]_4\(14) => grp_DCT_2D_fu_410_n_274,
      \ap_CS_fsm_reg[4]_4\(13) => grp_DCT_2D_fu_410_n_275,
      \ap_CS_fsm_reg[4]_4\(12) => grp_DCT_2D_fu_410_n_276,
      \ap_CS_fsm_reg[4]_4\(11) => grp_DCT_2D_fu_410_n_277,
      \ap_CS_fsm_reg[4]_4\(10) => grp_DCT_2D_fu_410_n_278,
      \ap_CS_fsm_reg[4]_4\(9) => grp_DCT_2D_fu_410_n_279,
      \ap_CS_fsm_reg[4]_4\(8) => grp_DCT_2D_fu_410_n_280,
      \ap_CS_fsm_reg[4]_4\(7) => grp_DCT_2D_fu_410_n_281,
      \ap_CS_fsm_reg[4]_4\(6) => grp_DCT_2D_fu_410_n_282,
      \ap_CS_fsm_reg[4]_4\(5) => grp_DCT_2D_fu_410_n_283,
      \ap_CS_fsm_reg[4]_4\(4) => grp_DCT_2D_fu_410_n_284,
      \ap_CS_fsm_reg[4]_4\(3) => grp_DCT_2D_fu_410_n_285,
      \ap_CS_fsm_reg[4]_4\(2) => grp_DCT_2D_fu_410_n_286,
      \ap_CS_fsm_reg[4]_4\(1) => grp_DCT_2D_fu_410_n_287,
      \ap_CS_fsm_reg[4]_4\(0) => grp_DCT_2D_fu_410_n_288,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => grp_DCT_2D_fu_410_n_14,
      ap_rst => ap_rst,
      grp_DCT_2D_fu_410_ap_start_reg => grp_DCT_2D_fu_410_ap_start_reg,
      grp_transpose_matrix_1_fu_764_ap_ready => grp_transpose_matrix_1_fu_764_ap_ready,
      input_6_load_13_reg_18300 => \grp_transpose_matrix_1_fu_764/input_6_load_13_reg_18300\,
      \input_6_load_9_reg_1630_reg[15]\(15 downto 0) => output_buf_2d_2_d0(15 downto 0),
      \input_7_load_10_reg_1645_reg[15]\(15 downto 0) => grp_DCT_2D_fu_410_output_3_d1(15 downto 0),
      \input_7_load_11_reg_1735_reg[15]\(15 downto 0) => grp_DCT_2D_fu_410_output_4_d1(15 downto 0),
      \input_7_load_12_reg_1745_reg[15]\(15 downto 0) => grp_DCT_2D_fu_410_output_5_d1(15 downto 0),
      \input_7_load_14_reg_1845_reg[15]\(15 downto 0) => grp_DCT_2D_fu_410_output_7_d1(15 downto 0),
      \input_7_load_8_reg_1545_reg[15]\(15 downto 0) => grp_DCT_2D_fu_410_output_1_d1(15 downto 0),
      \input_7_load_9_reg_1635_reg[15]\(15 downto 0) => grp_DCT_2D_fu_410_output_2_d1(15 downto 0),
      \input_7_load_reg_1535_reg[15]\(15 downto 0) => grp_DCT_2D_fu_410_output_0_d1(15 downto 0),
      \input_buf_2d_0_addr_reg_595_reg[0]\(0) => input_buf_2d_2_address0(0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      \output_buf_2d_0_add_reg_651_reg[2]\(1 downto 0) => output_buf_2d_0_address0(2 downto 1),
      \output_buf_2d_0_add_reg_651_reg[2]_0\(1 downto 0) => output_buf_2d_4_address0(2 downto 1),
      output_buf_2d_0_ce0 => output_buf_2d_0_ce0,
      output_buf_2d_0_we1 => output_buf_2d_0_we1,
      output_buf_2d_2_we1 => output_buf_2d_2_we1,
      output_buf_2d_4_we1 => output_buf_2d_4_we1,
      output_buf_2d_6_we1 => output_buf_2d_6_we1,
      p_i_17(0) => input_buf_2d_3_U_n_16,
      p_i_29(15 downto 0) => input_buf_2d_5_q0(15 downto 0),
      p_i_37(0) => input_buf_2d_7_U_n_20,
      p_i_5(0) => input_buf_2d_5_U_n_16,
      p_i_57(15 downto 0) => input_buf_2d_3_q0(15 downto 0),
      p_i_9(15 downto 0) => input_buf_2d_1_q0(15 downto 0),
      \phi_ln111_1_reg_399_reg[1]\(0) => output_buf_2d_0_we0,
      \phi_ln111_1_reg_399_reg[1]_0\(0) => output_buf_2d_1_we0,
      \phi_ln111_1_reg_399_reg[1]_1\(0) => output_buf_2d_4_we0,
      \phi_ln111_1_reg_399_reg[1]_2\(0) => output_buf_2d_5_we0,
      ram_reg_bram_0 => input_buf_2d_7_U_n_17,
      ram_reg_bram_0_0(2) => \phi_ln111_1_reg_399_reg_n_0_[2]\,
      ram_reg_bram_0_0(1) => \phi_ln111_1_reg_399_reg_n_0_[1]\,
      ram_reg_bram_0_0(0) => \phi_ln111_1_reg_399_reg_n_0_[0]\,
      ram_reg_bram_0_1 => output_buf_2d_7_U_n_34,
      ram_reg_bram_0_10(0) => input_buf_2d_7_addr_reg_630(0),
      ram_reg_bram_0_11 => input_buf_2d_7_U_n_16,
      ram_reg_bram_0_2 => output_buf_2d_7_U_n_33,
      ram_reg_bram_0_3 => grp_write_matrix_fu_490_n_1,
      ram_reg_bram_0_4 => output_buf_2d_3_U_n_32,
      ram_reg_bram_0_5(1 downto 0) => output_buf_2d_7_add_reg_686(2 downto 1),
      ram_reg_bram_0_6 => grp_write_matrix_fu_490_n_17,
      ram_reg_bram_0_7 => grp_write_matrix_fu_490_n_16,
      ram_reg_bram_0_8 => output_buf_2d_5_U_n_32,
      ram_reg_bram_0_9(1) => ap_CS_fsm_pp0_stage3,
      ram_reg_bram_0_9(0) => ap_CS_fsm_pp0_stage2,
      \reg_1386_reg[15]\(15 downto 0) => output_buf_2d_0_d0(15 downto 0),
      \reg_1414_reg[15]\(15 downto 0) => output_buf_2d_1_d0(15 downto 0)
    );
grp_DCT_2D_fu_410_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_DCT_2D_fu_410_n_256,
      Q => grp_DCT_2D_fu_410_ap_start_reg,
      R => ap_rst
    );
grp_read_matrix_fu_462: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_read_matrix
     port map (
      ADDRARDADDR(1 downto 0) => input_buf_2d_2_address0(2 downto 1),
      ADDRBWRADDR(1 downto 0) => grp_read_matrix_fu_462_output_7_address1(2 downto 1),
      Q(1 downto 0) => input_buf_2d_7_addr_reg_630(2 downto 1),
      WEA(0) => input_buf_2d_0_we0,
      \ap_CS_fsm_reg[22]\ => grp_read_matrix_fu_462_n_16,
      \ap_CS_fsm_reg[2]_0\(0) => input_buf_2d_2_we0,
      \ap_CS_fsm_reg[2]_1\(0) => input_buf_2d_3_we0,
      \ap_CS_fsm_reg[2]_2\(0) => input_buf_2d_6_we0,
      \ap_CS_fsm_reg[2]_3\(0) => input_buf_2d_7_we0,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      grp_read_matrix_fu_462_ap_start_reg => grp_read_matrix_fu_462_ap_start_reg,
      grp_read_matrix_fu_462_ap_start_reg_reg(1) => ap_CS_fsm_state23,
      grp_read_matrix_fu_462_ap_start_reg_reg(0) => ap_CS_fsm_state3,
      input_0_address0(1 downto 0) => \^input_0_address0\(2 downto 1),
      input_0_ce0 => \^input_0_ce0\,
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      \phi_ln110_1_reg_376_reg[1]\(0) => input_buf_2d_1_we0,
      \phi_ln110_1_reg_376_reg[1]_0\(0) => input_buf_2d_4_we0,
      \phi_ln110_1_reg_376_reg[1]_1\(0) => input_buf_2d_5_we0,
      ram_reg_bram_0 => input_buf_2d_7_U_n_16,
      ram_reg_bram_0_0(1 downto 0) => grp_DCT_2D_fu_410_input_7_address0(2 downto 1),
      ram_reg_bram_0_1(2) => \phi_ln110_1_reg_376_reg_n_0_[2]\,
      ram_reg_bram_0_1(1) => \phi_ln110_1_reg_376_reg_n_0_[1]\,
      ram_reg_bram_0_1(0) => \phi_ln110_1_reg_376_reg_n_0_[0]\
    );
grp_read_matrix_fu_462_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_read_matrix_fu_462_n_16,
      Q => grp_read_matrix_fu_462_ap_start_reg,
      R => ap_rst
    );
grp_write_matrix_fu_490: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_write_matrix
     port map (
      ADDRARDADDR(1 downto 0) => output_buf_2d_6_address1(2 downto 1),
      ADDRBWRADDR(1 downto 0) => output_buf_2d_6_address0(2 downto 1),
      Q(1 downto 0) => output_buf_2d_7_add_reg_686(2 downto 1),
      \ap_CS_fsm_reg[1]_0\ => grp_write_matrix_fu_490_n_1,
      \ap_CS_fsm_reg[3]_0\(1) => ap_CS_fsm_pp0_stage3,
      \ap_CS_fsm_reg[3]_0\(0) => ap_CS_fsm_pp0_stage2,
      \ap_CS_fsm_reg[3]_1\(0) => output_buf_2d_0_address1(2),
      \ap_CS_fsm_reg[3]_2\(0) => output_buf_2d_2_address1(2),
      \ap_CS_fsm_reg[3]_3\ => grp_write_matrix_fu_490_n_16,
      \ap_CS_fsm_reg[3]_4\ => grp_write_matrix_fu_490_n_17,
      \ap_CS_fsm_reg[79]\ => grp_write_matrix_fu_490_n_18,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      grp_transpose_matrix_1_fu_764_ap_ready => grp_transpose_matrix_1_fu_764_ap_ready,
      grp_write_matrix_fu_490_ap_start_reg => grp_write_matrix_fu_490_ap_start_reg,
      grp_write_matrix_fu_490_ap_start_reg_reg(1) => ap_CS_fsm_state80,
      grp_write_matrix_fu_490_ap_start_reg_reg(0) => ap_CS_fsm_state5,
      input_6_load_13_reg_18300 => \grp_transpose_matrix_1_fu_764/input_6_load_13_reg_18300\,
      output_0_address0(1 downto 0) => \^output_0_address0\(2 downto 1),
      output_0_ce0 => \^output_0_ce0\,
      output_buf_2d_0_ce1 => output_buf_2d_0_ce1,
      output_buf_2d_0_we1 => output_buf_2d_0_we1,
      output_buf_2d_2_ce0 => output_buf_2d_2_ce0,
      output_buf_2d_2_ce1 => output_buf_2d_2_ce1,
      output_buf_2d_2_we1 => output_buf_2d_2_we1,
      output_buf_2d_4_ce0 => output_buf_2d_4_ce0,
      output_buf_2d_4_ce1 => output_buf_2d_4_ce1,
      output_buf_2d_4_we1 => output_buf_2d_4_we1,
      output_buf_2d_6_ce0 => output_buf_2d_6_ce0,
      output_buf_2d_6_ce1 => output_buf_2d_6_ce1,
      output_buf_2d_6_we1 => output_buf_2d_6_we1,
      ram_reg_bram_0 => output_buf_2d_7_U_n_33,
      ram_reg_bram_0_0 => grp_DCT_2D_fu_410_n_2,
      ram_reg_bram_0_1 => grp_DCT_2D_fu_410_n_14,
      ram_reg_bram_0_2(0) => grp_DCT_2D_fu_410_output_7_address1(1)
    );
grp_write_matrix_fu_490_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_write_matrix_fu_490_n_18,
      Q => grp_write_matrix_fu_490_ap_start_reg,
      R => ap_rst
    );
input_buf_2d_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0
     port map (
      ADDRARDADDR(2 downto 0) => input_buf_2d_2_address0(2 downto 0),
      ADDRBWRADDR(1 downto 0) => grp_read_matrix_fu_462_output_7_address1(2 downto 1),
      Q(0) => ap_CS_fsm_state3,
      WEA(0) => input_buf_2d_0_we0,
      ap_clk => ap_clk,
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_0_q1(15 downto 0) => input_0_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      ram_reg_bram_0(15 downto 0) => input_buf_2d_0_q0(15 downto 0)
    );
\input_buf_2d_0_addr_reg_595_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \phi_ln110_reg_364_reg_n_0_[0]\,
      Q => input_buf_2d_7_addr_reg_630(0),
      R => '0'
    );
\input_buf_2d_0_addr_reg_595_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \phi_ln110_reg_364_reg_n_0_[1]\,
      Q => input_buf_2d_7_addr_reg_630(1),
      R => '0'
    );
\input_buf_2d_0_addr_reg_595_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \phi_ln110_reg_364_reg_n_0_[2]\,
      Q => input_buf_2d_7_addr_reg_630(2),
      R => '0'
    );
input_buf_2d_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_0
     port map (
      ADDRARDADDR(2 downto 0) => input_buf_2d_2_address0(2 downto 0),
      ADDRBWRADDR(1 downto 0) => grp_read_matrix_fu_462_output_7_address1(2 downto 1),
      Q(0) => ap_CS_fsm_state3,
      S(0) => input_buf_2d_1_U_n_16,
      ap_clk => ap_clk,
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0),
      input_1_q1(15 downto 0) => input_1_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      p_i_9(0) => input_buf_2d_0_q0(15),
      ram_reg_bram_0(15 downto 0) => input_buf_2d_1_q0(15 downto 0),
      ram_reg_bram_0_0(0) => input_buf_2d_1_we0
    );
input_buf_2d_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_1
     port map (
      ADDRARDADDR(2 downto 0) => input_buf_2d_2_address0(2 downto 0),
      ADDRBWRADDR(1 downto 0) => grp_read_matrix_fu_462_output_7_address1(2 downto 1),
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_2_q1(15 downto 0) => input_2_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      ram_reg_bram_0(15 downto 0) => input_buf_2d_2_q0(15 downto 0),
      ram_reg_bram_0_0(0) => input_buf_2d_2_we0
    );
input_buf_2d_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_2
     port map (
      ADDRARDADDR(2 downto 0) => input_buf_2d_2_address0(2 downto 0),
      ADDRBWRADDR(1 downto 0) => grp_read_matrix_fu_462_output_7_address1(2 downto 1),
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0),
      input_3_q1(15 downto 0) => input_3_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      p_i_57(0) => input_buf_2d_2_q0(15),
      ram_reg_bram_0(15 downto 0) => input_buf_2d_3_q0(15 downto 0),
      ram_reg_bram_0_0(0) => input_buf_2d_3_U_n_16,
      ram_reg_bram_0_1(0) => input_buf_2d_3_we0
    );
input_buf_2d_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_3
     port map (
      ADDRARDADDR(2 downto 0) => input_buf_2d_2_address0(2 downto 0),
      ADDRBWRADDR(1 downto 0) => grp_read_matrix_fu_462_output_7_address1(2 downto 1),
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_4_q1(15 downto 0) => input_4_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      ram_reg_bram_0(15 downto 0) => input_buf_2d_4_q0(15 downto 0),
      ram_reg_bram_0_0(0) => input_buf_2d_4_we0
    );
input_buf_2d_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_4
     port map (
      ADDRARDADDR(2 downto 0) => input_buf_2d_2_address0(2 downto 0),
      ADDRBWRADDR(1 downto 0) => grp_read_matrix_fu_462_output_7_address1(2 downto 1),
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0),
      input_5_q1(15 downto 0) => input_5_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      p_i_29(0) => input_buf_2d_4_q0(15),
      ram_reg_bram_0(15 downto 0) => input_buf_2d_5_q0(15 downto 0),
      ram_reg_bram_0_0(0) => input_buf_2d_5_U_n_16,
      ram_reg_bram_0_1(0) => input_buf_2d_5_we0
    );
input_buf_2d_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_5
     port map (
      ADDRARDADDR(2 downto 0) => input_buf_2d_2_address0(2 downto 0),
      ADDRBWRADDR(1 downto 0) => grp_read_matrix_fu_462_output_7_address1(2 downto 1),
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0),
      input_6_q1(15 downto 0) => input_6_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      ram_reg_bram_0(15 downto 0) => input_buf_2d_6_q0(15 downto 0),
      ram_reg_bram_0_0(0) => input_buf_2d_6_we0
    );
input_buf_2d_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_input_buf_2d_0_6
     port map (
      A(15 downto 0) => input_buf_2d_7_q0(15 downto 0),
      ADDRARDADDR(2 downto 0) => input_buf_2d_2_address0(2 downto 0),
      ADDRBWRADDR(1 downto 0) => grp_read_matrix_fu_462_output_7_address1(2 downto 1),
      Q(20) => \ap_CS_fsm_reg_n_0_[47]\,
      Q(19) => ap_CS_fsm_state47,
      Q(18) => ap_CS_fsm_state46,
      Q(17) => ap_CS_fsm_state45,
      Q(16) => ap_CS_fsm_state44,
      Q(15) => ap_CS_fsm_state43,
      Q(14) => ap_CS_fsm_state42,
      Q(13) => ap_CS_fsm_state41,
      Q(12) => ap_CS_fsm_state40,
      Q(11) => ap_CS_fsm_state39,
      Q(10) => ap_CS_fsm_state38,
      Q(9) => ap_CS_fsm_state37,
      Q(8) => ap_CS_fsm_state36,
      Q(7) => ap_CS_fsm_state35,
      Q(6) => ap_CS_fsm_state34,
      Q(5) => ap_CS_fsm_state33,
      Q(4) => ap_CS_fsm_state28,
      Q(3) => ap_CS_fsm_state27,
      Q(2) => \ap_CS_fsm_reg_n_0_[25]\,
      Q(1) => ap_CS_fsm_state25,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[26]\ => input_buf_2d_7_U_n_16,
      \ap_CS_fsm_reg[36]\ => input_buf_2d_7_U_n_18,
      \ap_CS_fsm_reg[41]\ => input_buf_2d_7_U_n_19,
      \ap_CS_fsm_reg[47]\ => input_buf_2d_7_U_n_17,
      ap_clk => ap_clk,
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0),
      input_7_q1(15 downto 0) => input_7_q1(15 downto 0),
      input_buf_2d_0_we1 => input_buf_2d_0_we1,
      input_buf_2d_2_ce0 => input_buf_2d_2_ce0,
      p_i_77(0) => input_buf_2d_6_q0(15),
      ram_reg_bram_0(0) => input_buf_2d_7_U_n_20,
      ram_reg_bram_0_0(0) => input_buf_2d_7_we0
    );
output_buf_2d_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC
     port map (
      ADDRARDADDR(1 downto 0) => output_buf_2d_0_address1(2 downto 1),
      ADDRBWRADDR(2 downto 0) => output_buf_2d_0_address0(2 downto 0),
      ap_clk => ap_clk,
      output_0_d0(15 downto 0) => output_0_d0(15 downto 0),
      output_0_d1(15 downto 0) => output_0_d1(15 downto 0),
      output_buf_2d_0_ce0 => output_buf_2d_0_ce0,
      output_buf_2d_0_ce1 => output_buf_2d_0_ce1,
      output_buf_2d_0_we1 => output_buf_2d_0_we1,
      ram_reg_bram_0(15 downto 0) => grp_DCT_2D_fu_410_output_0_d1(15 downto 0),
      ram_reg_bram_0_0(15 downto 0) => output_buf_2d_0_d0(15 downto 0),
      ram_reg_bram_0_1(0) => output_buf_2d_0_we0
    );
\output_buf_2d_0_add_reg_651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => phi_ln111_reg_387(0),
      Q => output_buf_2d_7_add_reg_686(0),
      R => '0'
    );
\output_buf_2d_0_add_reg_651_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => phi_ln111_reg_387(1),
      Q => output_buf_2d_7_add_reg_686(1),
      R => '0'
    );
\output_buf_2d_0_add_reg_651_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => phi_ln111_reg_387(2),
      Q => output_buf_2d_7_add_reg_686(2),
      R => '0'
    );
output_buf_2d_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_7
     port map (
      ADDRARDADDR(1 downto 0) => output_buf_2d_0_address1(2 downto 1),
      ADDRBWRADDR(2 downto 0) => output_buf_2d_0_address0(2 downto 0),
      ap_clk => ap_clk,
      output_1_d0(15 downto 0) => output_1_d0(15 downto 0),
      output_1_d1(15 downto 0) => output_1_d1(15 downto 0),
      output_buf_2d_0_ce0 => output_buf_2d_0_ce0,
      output_buf_2d_0_ce1 => output_buf_2d_0_ce1,
      output_buf_2d_0_we1 => output_buf_2d_0_we1,
      ram_reg_bram_0(15 downto 0) => grp_DCT_2D_fu_410_output_1_d1(15 downto 0),
      ram_reg_bram_0_0(15 downto 0) => output_buf_2d_1_d0(15 downto 0),
      ram_reg_bram_0_1(0) => output_buf_2d_1_we0
    );
output_buf_2d_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_8
     port map (
      ADDRARDADDR(1 downto 0) => output_buf_2d_2_address1(2 downto 1),
      ADDRBWRADDR(2 downto 1) => output_buf_2d_2_address0(2 downto 1),
      ADDRBWRADDR(0) => output_buf_2d_0_address0(0),
      ap_clk => ap_clk,
      output_2_d0(15 downto 0) => output_2_d0(15 downto 0),
      output_2_d1(15 downto 0) => output_2_d1(15 downto 0),
      output_buf_2d_2_ce0 => output_buf_2d_2_ce0,
      output_buf_2d_2_ce1 => output_buf_2d_2_ce1,
      output_buf_2d_2_we1 => output_buf_2d_2_we1,
      ram_reg_bram_0(15 downto 0) => grp_DCT_2D_fu_410_output_2_d1(15 downto 0),
      ram_reg_bram_0_0(15 downto 0) => output_buf_2d_2_d0(15 downto 0),
      ram_reg_bram_0_1(0) => output_buf_2d_2_we0
    );
output_buf_2d_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_9
     port map (
      ADDRARDADDR(1 downto 0) => output_buf_2d_2_address1(2 downto 1),
      ADDRBWRADDR(2 downto 1) => output_buf_2d_2_address0(2 downto 1),
      ADDRBWRADDR(0) => output_buf_2d_0_address0(0),
      DINBDIN(15 downto 0) => output_buf_2d_3_d0(15 downto 0),
      Q(2) => ap_CS_fsm_state77,
      Q(1) => ap_CS_fsm_state76,
      Q(0) => ap_CS_fsm_state75,
      \ap_CS_fsm_reg[76]\ => output_buf_2d_3_U_n_32,
      ap_clk => ap_clk,
      output_3_d0(15 downto 0) => output_3_d0(15 downto 0),
      output_3_d1(15 downto 0) => output_3_d1(15 downto 0),
      output_buf_2d_2_ce0 => output_buf_2d_2_ce0,
      output_buf_2d_2_ce1 => output_buf_2d_2_ce1,
      output_buf_2d_2_we1 => output_buf_2d_2_we1,
      ram_reg_bram_0(15 downto 0) => grp_DCT_2D_fu_410_output_3_d1(15 downto 0),
      ram_reg_bram_0_0(0) => output_buf_2d_3_we0
    );
output_buf_2d_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_10
     port map (
      ADDRBWRADDR(2 downto 1) => output_buf_2d_4_address0(2 downto 1),
      ADDRBWRADDR(0) => output_buf_2d_0_address0(0),
      ap_clk => ap_clk,
      output_4_d0(15 downto 0) => output_4_d0(15 downto 0),
      output_4_d1(15 downto 0) => output_4_d1(15 downto 0),
      output_buf_2d_4_ce0 => output_buf_2d_4_ce0,
      output_buf_2d_4_ce1 => output_buf_2d_4_ce1,
      output_buf_2d_4_we1 => output_buf_2d_4_we1,
      ram_reg_bram_0(1 downto 0) => output_buf_2d_4_address1(2 downto 1),
      ram_reg_bram_0_0(15 downto 0) => grp_DCT_2D_fu_410_output_4_d1(15 downto 0),
      ram_reg_bram_0_1(15 downto 0) => output_buf_2d_4_d0(15 downto 0),
      ram_reg_bram_0_2(0) => output_buf_2d_4_we0
    );
output_buf_2d_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_11
     port map (
      ADDRBWRADDR(2 downto 1) => output_buf_2d_4_address0(2 downto 1),
      ADDRBWRADDR(0) => output_buf_2d_0_address0(0),
      Q(2) => ap_CS_fsm_state79,
      Q(1) => ap_CS_fsm_state78,
      Q(0) => ap_CS_fsm_state77,
      \ap_CS_fsm_reg[77]\ => output_buf_2d_5_U_n_32,
      ap_clk => ap_clk,
      output_5_d0(15 downto 0) => output_5_d0(15 downto 0),
      output_5_d1(15 downto 0) => output_5_d1(15 downto 0),
      output_buf_2d_4_ce0 => output_buf_2d_4_ce0,
      output_buf_2d_4_ce1 => output_buf_2d_4_ce1,
      output_buf_2d_4_we1 => output_buf_2d_4_we1,
      ram_reg_bram_0(1 downto 0) => output_buf_2d_4_address1(2 downto 1),
      ram_reg_bram_0_0(15 downto 0) => grp_DCT_2D_fu_410_output_5_d1(15 downto 0),
      ram_reg_bram_0_1(15 downto 0) => output_buf_2d_5_d0(15 downto 0),
      ram_reg_bram_0_2(0) => output_buf_2d_5_we0
    );
output_buf_2d_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_12
     port map (
      ADDRARDADDR(1 downto 0) => output_buf_2d_6_address1(2 downto 1),
      ADDRBWRADDR(2 downto 1) => output_buf_2d_6_address0(2 downto 1),
      ADDRBWRADDR(0) => output_buf_2d_0_address0(0),
      DINADIN(15 downto 0) => grp_DCT_2D_fu_410_output_6_d1(15 downto 0),
      WEBWE(0) => output_buf_2d_6_we0,
      ap_clk => ap_clk,
      output_6_d0(15 downto 0) => output_6_d0(15 downto 0),
      output_6_d1(15 downto 0) => output_6_d1(15 downto 0),
      output_buf_2d_6_ce0 => output_buf_2d_6_ce0,
      output_buf_2d_6_ce1 => output_buf_2d_6_ce1,
      output_buf_2d_6_we1 => output_buf_2d_6_we1,
      ram_reg_bram_0(15) => grp_DCT_2D_fu_410_n_257,
      ram_reg_bram_0(14) => grp_DCT_2D_fu_410_n_258,
      ram_reg_bram_0(13) => grp_DCT_2D_fu_410_n_259,
      ram_reg_bram_0(12) => grp_DCT_2D_fu_410_n_260,
      ram_reg_bram_0(11) => grp_DCT_2D_fu_410_n_261,
      ram_reg_bram_0(10) => grp_DCT_2D_fu_410_n_262,
      ram_reg_bram_0(9) => grp_DCT_2D_fu_410_n_263,
      ram_reg_bram_0(8) => grp_DCT_2D_fu_410_n_264,
      ram_reg_bram_0(7) => grp_DCT_2D_fu_410_n_265,
      ram_reg_bram_0(6) => grp_DCT_2D_fu_410_n_266,
      ram_reg_bram_0(5) => grp_DCT_2D_fu_410_n_267,
      ram_reg_bram_0(4) => grp_DCT_2D_fu_410_n_268,
      ram_reg_bram_0(3) => grp_DCT_2D_fu_410_n_269,
      ram_reg_bram_0(2) => grp_DCT_2D_fu_410_n_270,
      ram_reg_bram_0(1) => grp_DCT_2D_fu_410_n_271,
      ram_reg_bram_0(0) => grp_DCT_2D_fu_410_n_272
    );
output_buf_2d_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT_2D_DCT_1D_outOgC_13
     port map (
      ADDRARDADDR(1 downto 0) => output_buf_2d_6_address1(2 downto 1),
      ADDRBWRADDR(1 downto 0) => output_buf_2d_6_address0(2 downto 1),
      Q(9) => \^ap_done\,
      Q(8) => ap_CS_fsm_state84,
      Q(7) => ap_CS_fsm_state83,
      Q(6) => \ap_CS_fsm_reg_n_0_[81]\,
      Q(5) => ap_CS_fsm_state81,
      Q(4) => ap_CS_fsm_state80,
      Q(3) => ap_CS_fsm_state79,
      Q(2) => ap_CS_fsm_state78,
      Q(1) => ap_CS_fsm_state77,
      Q(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[4]\(0) => output_buf_2d_0_address0(0),
      \ap_CS_fsm_reg[79]\ => output_buf_2d_7_U_n_34,
      \ap_CS_fsm_reg[84]\ => output_buf_2d_7_U_n_33,
      ap_clk => ap_clk,
      output_7_d0(15 downto 0) => output_7_d0(15 downto 0),
      output_7_d1(15 downto 0) => output_7_d1(15 downto 0),
      output_buf_2d_6_ce0 => output_buf_2d_6_ce0,
      output_buf_2d_6_ce1 => output_buf_2d_6_ce1,
      output_buf_2d_6_we1 => output_buf_2d_6_we1,
      ram_reg_bram_0(15 downto 0) => grp_DCT_2D_fu_410_output_7_d1(15 downto 0),
      ram_reg_bram_0_0(15) => grp_DCT_2D_fu_410_n_273,
      ram_reg_bram_0_0(14) => grp_DCT_2D_fu_410_n_274,
      ram_reg_bram_0_0(13) => grp_DCT_2D_fu_410_n_275,
      ram_reg_bram_0_0(12) => grp_DCT_2D_fu_410_n_276,
      ram_reg_bram_0_0(11) => grp_DCT_2D_fu_410_n_277,
      ram_reg_bram_0_0(10) => grp_DCT_2D_fu_410_n_278,
      ram_reg_bram_0_0(9) => grp_DCT_2D_fu_410_n_279,
      ram_reg_bram_0_0(8) => grp_DCT_2D_fu_410_n_280,
      ram_reg_bram_0_0(7) => grp_DCT_2D_fu_410_n_281,
      ram_reg_bram_0_0(6) => grp_DCT_2D_fu_410_n_282,
      ram_reg_bram_0_0(5) => grp_DCT_2D_fu_410_n_283,
      ram_reg_bram_0_0(4) => grp_DCT_2D_fu_410_n_284,
      ram_reg_bram_0_0(3) => grp_DCT_2D_fu_410_n_285,
      ram_reg_bram_0_0(2) => grp_DCT_2D_fu_410_n_286,
      ram_reg_bram_0_0(1) => grp_DCT_2D_fu_410_n_287,
      ram_reg_bram_0_0(0) => grp_DCT_2D_fu_410_n_288,
      ram_reg_bram_0_1(0) => output_buf_2d_7_we0,
      ram_reg_bram_0_2(0) => output_buf_2d_7_add_reg_686(0)
    );
\phi_ln110_1_reg_376[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \phi_ln110_1_reg_376_reg_n_0_[0]\,
      O => add_ln110_1_fu_536_p2(0)
    );
\phi_ln110_1_reg_376[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \phi_ln110_1_reg_376_reg_n_0_[0]\,
      I1 => \phi_ln110_1_reg_376_reg_n_0_[1]\,
      O => add_ln110_1_fu_536_p2(1)
    );
\phi_ln110_1_reg_376[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \phi_ln110_1_reg_376_reg_n_0_[2]\,
      I2 => \phi_ln110_1_reg_376_reg_n_0_[1]\,
      I3 => \phi_ln110_1_reg_376_reg_n_0_[0]\,
      I4 => ap_CS_fsm_state3,
      O => phi_ln110_1_reg_376
    );
\phi_ln110_1_reg_376[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \phi_ln110_1_reg_376_reg_n_0_[0]\,
      I2 => \phi_ln110_1_reg_376_reg_n_0_[1]\,
      I3 => \phi_ln110_1_reg_376_reg_n_0_[2]\,
      O => phi_ln110_1_reg_3760
    );
\phi_ln110_1_reg_376[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \phi_ln110_1_reg_376_reg_n_0_[0]\,
      I1 => \phi_ln110_1_reg_376_reg_n_0_[1]\,
      I2 => \phi_ln110_1_reg_376_reg_n_0_[2]\,
      O => add_ln110_1_fu_536_p2(2)
    );
\phi_ln110_1_reg_376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln110_1_reg_3760,
      D => add_ln110_1_fu_536_p2(0),
      Q => \phi_ln110_1_reg_376_reg_n_0_[0]\,
      R => phi_ln110_1_reg_376
    );
\phi_ln110_1_reg_376_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln110_1_reg_3760,
      D => add_ln110_1_fu_536_p2(1),
      Q => \phi_ln110_1_reg_376_reg_n_0_[1]\,
      R => phi_ln110_1_reg_376
    );
\phi_ln110_1_reg_376_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln110_1_reg_3760,
      D => add_ln110_1_fu_536_p2(2),
      Q => \phi_ln110_1_reg_376_reg_n_0_[2]\,
      R => phi_ln110_1_reg_376
    );
\phi_ln110_reg_364[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880808080808080"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_start,
      I2 => \phi_ln110_reg_364[2]_i_3_n_0\,
      I3 => \phi_ln110_reg_364_reg_n_0_[2]\,
      I4 => \phi_ln110_reg_364_reg_n_0_[1]\,
      I5 => \phi_ln110_reg_364_reg_n_0_[0]\,
      O => phi_ln110_reg_364
    );
\phi_ln110_reg_364[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \phi_ln110_reg_364_reg_n_0_[0]\,
      I1 => \phi_ln110_reg_364_reg_n_0_[1]\,
      I2 => \phi_ln110_reg_364_reg_n_0_[2]\,
      I3 => \phi_ln110_reg_364[2]_i_3_n_0\,
      O => ap_NS_fsm12_out
    );
\phi_ln110_reg_364[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \phi_ln110_1_reg_376_reg_n_0_[1]\,
      I1 => \phi_ln110_1_reg_376_reg_n_0_[0]\,
      I2 => \phi_ln110_1_reg_376_reg_n_0_[2]\,
      I3 => ap_CS_fsm_state3,
      O => \phi_ln110_reg_364[2]_i_3_n_0\
    );
\phi_ln110_reg_364_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln110_reg_590(0),
      Q => \phi_ln110_reg_364_reg_n_0_[0]\,
      R => phi_ln110_reg_364
    );
\phi_ln110_reg_364_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln110_reg_590(1),
      Q => \phi_ln110_reg_364_reg_n_0_[1]\,
      R => phi_ln110_reg_364
    );
\phi_ln110_reg_364_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln110_reg_590(2),
      Q => \phi_ln110_reg_364_reg_n_0_[2]\,
      R => phi_ln110_reg_364
    );
\phi_ln111_1_reg_399[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \phi_ln111_1_reg_399_reg_n_0_[0]\,
      O => add_ln111_1_fu_572_p2(0)
    );
\phi_ln111_1_reg_399[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \phi_ln111_1_reg_399_reg_n_0_[0]\,
      I1 => \phi_ln111_1_reg_399_reg_n_0_[1]\,
      O => add_ln111_1_fu_572_p2(1)
    );
\phi_ln111_1_reg_399[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \phi_ln111_1_reg_399_reg_n_0_[2]\,
      I2 => \phi_ln111_1_reg_399_reg_n_0_[1]\,
      I3 => \phi_ln111_1_reg_399_reg_n_0_[0]\,
      I4 => ap_CS_fsm_state5,
      O => phi_ln111_1_reg_399
    );
\phi_ln111_1_reg_399[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \phi_ln111_1_reg_399_reg_n_0_[0]\,
      I2 => \phi_ln111_1_reg_399_reg_n_0_[1]\,
      I3 => \phi_ln111_1_reg_399_reg_n_0_[2]\,
      O => phi_ln111_1_reg_3990
    );
\phi_ln111_1_reg_399[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \phi_ln111_1_reg_399_reg_n_0_[0]\,
      I1 => \phi_ln111_1_reg_399_reg_n_0_[1]\,
      I2 => \phi_ln111_1_reg_399_reg_n_0_[2]\,
      O => add_ln111_1_fu_572_p2(2)
    );
\phi_ln111_1_reg_399_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln111_1_reg_3990,
      D => add_ln111_1_fu_572_p2(0),
      Q => \phi_ln111_1_reg_399_reg_n_0_[0]\,
      R => phi_ln111_1_reg_399
    );
\phi_ln111_1_reg_399_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln111_1_reg_3990,
      D => add_ln111_1_fu_572_p2(1),
      Q => \phi_ln111_1_reg_399_reg_n_0_[1]\,
      R => phi_ln111_1_reg_399
    );
\phi_ln111_1_reg_399_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln111_1_reg_3990,
      D => add_ln111_1_fu_572_p2(2),
      Q => \phi_ln111_1_reg_399_reg_n_0_[2]\,
      R => phi_ln111_1_reg_399
    );
\phi_ln111_reg_387[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \phi_ln110_reg_364_reg_n_0_[0]\,
      I1 => \phi_ln110_reg_364_reg_n_0_[1]\,
      I2 => \phi_ln110_reg_364_reg_n_0_[2]\,
      I3 => \phi_ln110_reg_364[2]_i_3_n_0\,
      O => ap_NS_fsm13_out
    );
\phi_ln111_reg_387[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => phi_ln111_reg_387(2),
      I1 => phi_ln111_reg_387(0),
      I2 => phi_ln111_reg_387(1),
      I3 => \ap_CS_fsm[5]_i_2_n_0\,
      O => ap_NS_fsm1
    );
\phi_ln111_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln111_reg_646(0),
      Q => phi_ln111_reg_387(0),
      R => ap_NS_fsm13_out
    );
\phi_ln111_reg_387_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln111_reg_646(1),
      Q => phi_ln111_reg_387(1),
      R => ap_NS_fsm13_out
    );
\phi_ln111_reg_387_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln111_reg_646(2),
      Q => phi_ln111_reg_387(2),
      R => ap_NS_fsm13_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    input_0_ce0 : out STD_LOGIC;
    input_0_ce1 : out STD_LOGIC;
    input_1_ce0 : out STD_LOGIC;
    input_1_ce1 : out STD_LOGIC;
    input_2_ce0 : out STD_LOGIC;
    input_2_ce1 : out STD_LOGIC;
    input_3_ce0 : out STD_LOGIC;
    input_3_ce1 : out STD_LOGIC;
    input_4_ce0 : out STD_LOGIC;
    input_4_ce1 : out STD_LOGIC;
    input_5_ce0 : out STD_LOGIC;
    input_5_ce1 : out STD_LOGIC;
    input_6_ce0 : out STD_LOGIC;
    input_6_ce1 : out STD_LOGIC;
    input_7_ce0 : out STD_LOGIC;
    input_7_ce1 : out STD_LOGIC;
    output_0_ce0 : out STD_LOGIC;
    output_0_we0 : out STD_LOGIC;
    output_0_ce1 : out STD_LOGIC;
    output_0_we1 : out STD_LOGIC;
    output_1_ce0 : out STD_LOGIC;
    output_1_we0 : out STD_LOGIC;
    output_1_ce1 : out STD_LOGIC;
    output_1_we1 : out STD_LOGIC;
    output_2_ce0 : out STD_LOGIC;
    output_2_we0 : out STD_LOGIC;
    output_2_ce1 : out STD_LOGIC;
    output_2_we1 : out STD_LOGIC;
    output_3_ce0 : out STD_LOGIC;
    output_3_we0 : out STD_LOGIC;
    output_3_ce1 : out STD_LOGIC;
    output_3_we1 : out STD_LOGIC;
    output_4_ce0 : out STD_LOGIC;
    output_4_we0 : out STD_LOGIC;
    output_4_ce1 : out STD_LOGIC;
    output_4_we1 : out STD_LOGIC;
    output_5_ce0 : out STD_LOGIC;
    output_5_we0 : out STD_LOGIC;
    output_5_ce1 : out STD_LOGIC;
    output_5_we1 : out STD_LOGIC;
    output_6_ce0 : out STD_LOGIC;
    output_6_we0 : out STD_LOGIC;
    output_6_ce1 : out STD_LOGIC;
    output_6_we1 : out STD_LOGIC;
    output_7_ce0 : out STD_LOGIC;
    output_7_we0 : out STD_LOGIC;
    output_7_ce1 : out STD_LOGIC;
    output_7_we1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    input_0_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_0_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_0_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_0_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_1_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_1_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_1_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_1_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_2_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_2_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_2_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_3_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_3_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_3_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_3_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_4_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_4_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_4_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_4_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_5_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_5_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_5_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_6_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_6_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_6_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_6_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_7_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_7_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_7_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_7_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_0_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_0_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_0_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_0_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_1_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_1_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_1_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_1_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_2_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_2_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_2_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_2_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_3_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_3_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_3_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_3_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_4_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_4_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_4_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_4_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_5_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_5_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_5_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_5_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_6_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_6_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_6_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_6_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_7_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_7_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_7_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    output_7_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_0_hls_inst_0,DCT,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "DCT,Vivado 2019.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "85'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "85'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "85'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "85'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of inst : label is "85'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of inst : label is "85'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of inst : label is "85'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of inst : label is "85'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of inst : label is "85'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of inst : label is "85'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of inst : label is "85'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of inst : label is "85'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of inst : label is "85'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of inst : label is "85'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of inst : label is "85'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of inst : label is "85'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of inst : label is "85'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of inst : label is "85'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of inst : label is "85'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of inst : label is "85'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of inst : label is "85'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of inst : label is "85'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of inst : label is "85'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of inst : label is "85'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of inst : label is "85'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of inst : label is "85'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state57 : string;
  attribute ap_ST_fsm_state57 of inst : label is "85'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state58 : string;
  attribute ap_ST_fsm_state58 of inst : label is "85'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state59 : string;
  attribute ap_ST_fsm_state59 of inst : label is "85'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state60 : string;
  attribute ap_ST_fsm_state60 of inst : label is "85'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state61 : string;
  attribute ap_ST_fsm_state61 of inst : label is "85'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state62 : string;
  attribute ap_ST_fsm_state62 of inst : label is "85'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state63 : string;
  attribute ap_ST_fsm_state63 of inst : label is "85'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state64 : string;
  attribute ap_ST_fsm_state64 of inst : label is "85'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state65 : string;
  attribute ap_ST_fsm_state65 of inst : label is "85'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state66 : string;
  attribute ap_ST_fsm_state66 of inst : label is "85'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state67 : string;
  attribute ap_ST_fsm_state67 of inst : label is "85'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state68 : string;
  attribute ap_ST_fsm_state68 of inst : label is "85'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state69 : string;
  attribute ap_ST_fsm_state69 of inst : label is "85'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state70 : string;
  attribute ap_ST_fsm_state70 of inst : label is "85'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state71 : string;
  attribute ap_ST_fsm_state71 of inst : label is "85'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state72 : string;
  attribute ap_ST_fsm_state72 of inst : label is "85'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state73 : string;
  attribute ap_ST_fsm_state73 of inst : label is "85'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state74 : string;
  attribute ap_ST_fsm_state74 of inst : label is "85'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state75 : string;
  attribute ap_ST_fsm_state75 of inst : label is "85'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state76 : string;
  attribute ap_ST_fsm_state76 of inst : label is "85'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state77 : string;
  attribute ap_ST_fsm_state77 of inst : label is "85'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state78 : string;
  attribute ap_ST_fsm_state78 of inst : label is "85'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state79 : string;
  attribute ap_ST_fsm_state79 of inst : label is "85'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state80 : string;
  attribute ap_ST_fsm_state80 of inst : label is "85'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state81 : string;
  attribute ap_ST_fsm_state81 of inst : label is "85'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state82 : string;
  attribute ap_ST_fsm_state82 of inst : label is "85'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state83 : string;
  attribute ap_ST_fsm_state83 of inst : label is "85'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state84 : string;
  attribute ap_ST_fsm_state84 of inst : label is "85'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state85 : string;
  attribute ap_ST_fsm_state85 of inst : label is "85'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "85'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_INFO of ap_rst : signal is "xilinx.com:signal:reset:1.0 ap_rst RST";
  attribute X_INTERFACE_PARAMETER of ap_rst : signal is "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of input_0_address0 : signal is "xilinx.com:signal:data:1.0 input_0_address0 DATA";
  attribute X_INTERFACE_PARAMETER of input_0_address0 : signal is "XIL_INTERFACENAME input_0_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_0_address1 : signal is "xilinx.com:signal:data:1.0 input_0_address1 DATA";
  attribute X_INTERFACE_PARAMETER of input_0_address1 : signal is "XIL_INTERFACENAME input_0_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_0_q0 : signal is "xilinx.com:signal:data:1.0 input_0_q0 DATA";
  attribute X_INTERFACE_PARAMETER of input_0_q0 : signal is "XIL_INTERFACENAME input_0_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_0_q1 : signal is "xilinx.com:signal:data:1.0 input_0_q1 DATA";
  attribute X_INTERFACE_PARAMETER of input_0_q1 : signal is "XIL_INTERFACENAME input_0_q1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_1_address0 : signal is "xilinx.com:signal:data:1.0 input_1_address0 DATA";
  attribute X_INTERFACE_PARAMETER of input_1_address0 : signal is "XIL_INTERFACENAME input_1_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_1_address1 : signal is "xilinx.com:signal:data:1.0 input_1_address1 DATA";
  attribute X_INTERFACE_PARAMETER of input_1_address1 : signal is "XIL_INTERFACENAME input_1_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_1_q0 : signal is "xilinx.com:signal:data:1.0 input_1_q0 DATA";
  attribute X_INTERFACE_PARAMETER of input_1_q0 : signal is "XIL_INTERFACENAME input_1_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_1_q1 : signal is "xilinx.com:signal:data:1.0 input_1_q1 DATA";
  attribute X_INTERFACE_PARAMETER of input_1_q1 : signal is "XIL_INTERFACENAME input_1_q1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_2_address0 : signal is "xilinx.com:signal:data:1.0 input_2_address0 DATA";
  attribute X_INTERFACE_PARAMETER of input_2_address0 : signal is "XIL_INTERFACENAME input_2_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_2_address1 : signal is "xilinx.com:signal:data:1.0 input_2_address1 DATA";
  attribute X_INTERFACE_PARAMETER of input_2_address1 : signal is "XIL_INTERFACENAME input_2_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_2_q0 : signal is "xilinx.com:signal:data:1.0 input_2_q0 DATA";
  attribute X_INTERFACE_PARAMETER of input_2_q0 : signal is "XIL_INTERFACENAME input_2_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_2_q1 : signal is "xilinx.com:signal:data:1.0 input_2_q1 DATA";
  attribute X_INTERFACE_PARAMETER of input_2_q1 : signal is "XIL_INTERFACENAME input_2_q1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_3_address0 : signal is "xilinx.com:signal:data:1.0 input_3_address0 DATA";
  attribute X_INTERFACE_PARAMETER of input_3_address0 : signal is "XIL_INTERFACENAME input_3_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_3_address1 : signal is "xilinx.com:signal:data:1.0 input_3_address1 DATA";
  attribute X_INTERFACE_PARAMETER of input_3_address1 : signal is "XIL_INTERFACENAME input_3_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_3_q0 : signal is "xilinx.com:signal:data:1.0 input_3_q0 DATA";
  attribute X_INTERFACE_PARAMETER of input_3_q0 : signal is "XIL_INTERFACENAME input_3_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_3_q1 : signal is "xilinx.com:signal:data:1.0 input_3_q1 DATA";
  attribute X_INTERFACE_PARAMETER of input_3_q1 : signal is "XIL_INTERFACENAME input_3_q1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_4_address0 : signal is "xilinx.com:signal:data:1.0 input_4_address0 DATA";
  attribute X_INTERFACE_PARAMETER of input_4_address0 : signal is "XIL_INTERFACENAME input_4_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_4_address1 : signal is "xilinx.com:signal:data:1.0 input_4_address1 DATA";
  attribute X_INTERFACE_PARAMETER of input_4_address1 : signal is "XIL_INTERFACENAME input_4_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_4_q0 : signal is "xilinx.com:signal:data:1.0 input_4_q0 DATA";
  attribute X_INTERFACE_PARAMETER of input_4_q0 : signal is "XIL_INTERFACENAME input_4_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_4_q1 : signal is "xilinx.com:signal:data:1.0 input_4_q1 DATA";
  attribute X_INTERFACE_PARAMETER of input_4_q1 : signal is "XIL_INTERFACENAME input_4_q1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_5_address0 : signal is "xilinx.com:signal:data:1.0 input_5_address0 DATA";
  attribute X_INTERFACE_PARAMETER of input_5_address0 : signal is "XIL_INTERFACENAME input_5_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_5_address1 : signal is "xilinx.com:signal:data:1.0 input_5_address1 DATA";
  attribute X_INTERFACE_PARAMETER of input_5_address1 : signal is "XIL_INTERFACENAME input_5_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_5_q0 : signal is "xilinx.com:signal:data:1.0 input_5_q0 DATA";
  attribute X_INTERFACE_PARAMETER of input_5_q0 : signal is "XIL_INTERFACENAME input_5_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_5_q1 : signal is "xilinx.com:signal:data:1.0 input_5_q1 DATA";
  attribute X_INTERFACE_PARAMETER of input_5_q1 : signal is "XIL_INTERFACENAME input_5_q1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_6_address0 : signal is "xilinx.com:signal:data:1.0 input_6_address0 DATA";
  attribute X_INTERFACE_PARAMETER of input_6_address0 : signal is "XIL_INTERFACENAME input_6_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_6_address1 : signal is "xilinx.com:signal:data:1.0 input_6_address1 DATA";
  attribute X_INTERFACE_PARAMETER of input_6_address1 : signal is "XIL_INTERFACENAME input_6_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_6_q0 : signal is "xilinx.com:signal:data:1.0 input_6_q0 DATA";
  attribute X_INTERFACE_PARAMETER of input_6_q0 : signal is "XIL_INTERFACENAME input_6_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_6_q1 : signal is "xilinx.com:signal:data:1.0 input_6_q1 DATA";
  attribute X_INTERFACE_PARAMETER of input_6_q1 : signal is "XIL_INTERFACENAME input_6_q1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_7_address0 : signal is "xilinx.com:signal:data:1.0 input_7_address0 DATA";
  attribute X_INTERFACE_PARAMETER of input_7_address0 : signal is "XIL_INTERFACENAME input_7_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_7_address1 : signal is "xilinx.com:signal:data:1.0 input_7_address1 DATA";
  attribute X_INTERFACE_PARAMETER of input_7_address1 : signal is "XIL_INTERFACENAME input_7_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_7_q0 : signal is "xilinx.com:signal:data:1.0 input_7_q0 DATA";
  attribute X_INTERFACE_PARAMETER of input_7_q0 : signal is "XIL_INTERFACENAME input_7_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of input_7_q1 : signal is "xilinx.com:signal:data:1.0 input_7_q1 DATA";
  attribute X_INTERFACE_PARAMETER of input_7_q1 : signal is "XIL_INTERFACENAME input_7_q1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_0_address0 : signal is "xilinx.com:signal:data:1.0 output_0_address0 DATA";
  attribute X_INTERFACE_PARAMETER of output_0_address0 : signal is "XIL_INTERFACENAME output_0_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_0_address1 : signal is "xilinx.com:signal:data:1.0 output_0_address1 DATA";
  attribute X_INTERFACE_PARAMETER of output_0_address1 : signal is "XIL_INTERFACENAME output_0_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_0_d0 : signal is "xilinx.com:signal:data:1.0 output_0_d0 DATA";
  attribute X_INTERFACE_PARAMETER of output_0_d0 : signal is "XIL_INTERFACENAME output_0_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_0_d1 : signal is "xilinx.com:signal:data:1.0 output_0_d1 DATA";
  attribute X_INTERFACE_PARAMETER of output_0_d1 : signal is "XIL_INTERFACENAME output_0_d1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_1_address0 : signal is "xilinx.com:signal:data:1.0 output_1_address0 DATA";
  attribute X_INTERFACE_PARAMETER of output_1_address0 : signal is "XIL_INTERFACENAME output_1_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_1_address1 : signal is "xilinx.com:signal:data:1.0 output_1_address1 DATA";
  attribute X_INTERFACE_PARAMETER of output_1_address1 : signal is "XIL_INTERFACENAME output_1_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_1_d0 : signal is "xilinx.com:signal:data:1.0 output_1_d0 DATA";
  attribute X_INTERFACE_PARAMETER of output_1_d0 : signal is "XIL_INTERFACENAME output_1_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_1_d1 : signal is "xilinx.com:signal:data:1.0 output_1_d1 DATA";
  attribute X_INTERFACE_PARAMETER of output_1_d1 : signal is "XIL_INTERFACENAME output_1_d1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_2_address0 : signal is "xilinx.com:signal:data:1.0 output_2_address0 DATA";
  attribute X_INTERFACE_PARAMETER of output_2_address0 : signal is "XIL_INTERFACENAME output_2_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_2_address1 : signal is "xilinx.com:signal:data:1.0 output_2_address1 DATA";
  attribute X_INTERFACE_PARAMETER of output_2_address1 : signal is "XIL_INTERFACENAME output_2_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_2_d0 : signal is "xilinx.com:signal:data:1.0 output_2_d0 DATA";
  attribute X_INTERFACE_PARAMETER of output_2_d0 : signal is "XIL_INTERFACENAME output_2_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_2_d1 : signal is "xilinx.com:signal:data:1.0 output_2_d1 DATA";
  attribute X_INTERFACE_PARAMETER of output_2_d1 : signal is "XIL_INTERFACENAME output_2_d1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_3_address0 : signal is "xilinx.com:signal:data:1.0 output_3_address0 DATA";
  attribute X_INTERFACE_PARAMETER of output_3_address0 : signal is "XIL_INTERFACENAME output_3_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_3_address1 : signal is "xilinx.com:signal:data:1.0 output_3_address1 DATA";
  attribute X_INTERFACE_PARAMETER of output_3_address1 : signal is "XIL_INTERFACENAME output_3_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_3_d0 : signal is "xilinx.com:signal:data:1.0 output_3_d0 DATA";
  attribute X_INTERFACE_PARAMETER of output_3_d0 : signal is "XIL_INTERFACENAME output_3_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_3_d1 : signal is "xilinx.com:signal:data:1.0 output_3_d1 DATA";
  attribute X_INTERFACE_PARAMETER of output_3_d1 : signal is "XIL_INTERFACENAME output_3_d1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_4_address0 : signal is "xilinx.com:signal:data:1.0 output_4_address0 DATA";
  attribute X_INTERFACE_PARAMETER of output_4_address0 : signal is "XIL_INTERFACENAME output_4_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_4_address1 : signal is "xilinx.com:signal:data:1.0 output_4_address1 DATA";
  attribute X_INTERFACE_PARAMETER of output_4_address1 : signal is "XIL_INTERFACENAME output_4_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_4_d0 : signal is "xilinx.com:signal:data:1.0 output_4_d0 DATA";
  attribute X_INTERFACE_PARAMETER of output_4_d0 : signal is "XIL_INTERFACENAME output_4_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_4_d1 : signal is "xilinx.com:signal:data:1.0 output_4_d1 DATA";
  attribute X_INTERFACE_PARAMETER of output_4_d1 : signal is "XIL_INTERFACENAME output_4_d1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_5_address0 : signal is "xilinx.com:signal:data:1.0 output_5_address0 DATA";
  attribute X_INTERFACE_PARAMETER of output_5_address0 : signal is "XIL_INTERFACENAME output_5_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_5_address1 : signal is "xilinx.com:signal:data:1.0 output_5_address1 DATA";
  attribute X_INTERFACE_PARAMETER of output_5_address1 : signal is "XIL_INTERFACENAME output_5_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_5_d0 : signal is "xilinx.com:signal:data:1.0 output_5_d0 DATA";
  attribute X_INTERFACE_PARAMETER of output_5_d0 : signal is "XIL_INTERFACENAME output_5_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_5_d1 : signal is "xilinx.com:signal:data:1.0 output_5_d1 DATA";
  attribute X_INTERFACE_PARAMETER of output_5_d1 : signal is "XIL_INTERFACENAME output_5_d1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_6_address0 : signal is "xilinx.com:signal:data:1.0 output_6_address0 DATA";
  attribute X_INTERFACE_PARAMETER of output_6_address0 : signal is "XIL_INTERFACENAME output_6_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_6_address1 : signal is "xilinx.com:signal:data:1.0 output_6_address1 DATA";
  attribute X_INTERFACE_PARAMETER of output_6_address1 : signal is "XIL_INTERFACENAME output_6_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_6_d0 : signal is "xilinx.com:signal:data:1.0 output_6_d0 DATA";
  attribute X_INTERFACE_PARAMETER of output_6_d0 : signal is "XIL_INTERFACENAME output_6_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_6_d1 : signal is "xilinx.com:signal:data:1.0 output_6_d1 DATA";
  attribute X_INTERFACE_PARAMETER of output_6_d1 : signal is "XIL_INTERFACENAME output_6_d1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_7_address0 : signal is "xilinx.com:signal:data:1.0 output_7_address0 DATA";
  attribute X_INTERFACE_PARAMETER of output_7_address0 : signal is "XIL_INTERFACENAME output_7_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_7_address1 : signal is "xilinx.com:signal:data:1.0 output_7_address1 DATA";
  attribute X_INTERFACE_PARAMETER of output_7_address1 : signal is "XIL_INTERFACENAME output_7_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_7_d0 : signal is "xilinx.com:signal:data:1.0 output_7_d0 DATA";
  attribute X_INTERFACE_PARAMETER of output_7_d0 : signal is "XIL_INTERFACENAME output_7_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of output_7_d1 : signal is "xilinx.com:signal:data:1.0 output_7_d1 DATA";
  attribute X_INTERFACE_PARAMETER of output_7_d1 : signal is "XIL_INTERFACENAME output_7_d1, LAYERED_METADATA undef";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCT
     port map (
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst => ap_rst,
      ap_start => ap_start,
      input_0_address0(2 downto 0) => input_0_address0(2 downto 0),
      input_0_address1(2 downto 0) => input_0_address1(2 downto 0),
      input_0_ce0 => input_0_ce0,
      input_0_ce1 => input_0_ce1,
      input_0_q0(15 downto 0) => input_0_q0(15 downto 0),
      input_0_q1(15 downto 0) => input_0_q1(15 downto 0),
      input_1_address0(2 downto 0) => input_1_address0(2 downto 0),
      input_1_address1(2 downto 0) => input_1_address1(2 downto 0),
      input_1_ce0 => input_1_ce0,
      input_1_ce1 => input_1_ce1,
      input_1_q0(15 downto 0) => input_1_q0(15 downto 0),
      input_1_q1(15 downto 0) => input_1_q1(15 downto 0),
      input_2_address0(2 downto 0) => input_2_address0(2 downto 0),
      input_2_address1(2 downto 0) => input_2_address1(2 downto 0),
      input_2_ce0 => input_2_ce0,
      input_2_ce1 => input_2_ce1,
      input_2_q0(15 downto 0) => input_2_q0(15 downto 0),
      input_2_q1(15 downto 0) => input_2_q1(15 downto 0),
      input_3_address0(2 downto 0) => input_3_address0(2 downto 0),
      input_3_address1(2 downto 0) => input_3_address1(2 downto 0),
      input_3_ce0 => input_3_ce0,
      input_3_ce1 => input_3_ce1,
      input_3_q0(15 downto 0) => input_3_q0(15 downto 0),
      input_3_q1(15 downto 0) => input_3_q1(15 downto 0),
      input_4_address0(2 downto 0) => input_4_address0(2 downto 0),
      input_4_address1(2 downto 0) => input_4_address1(2 downto 0),
      input_4_ce0 => input_4_ce0,
      input_4_ce1 => input_4_ce1,
      input_4_q0(15 downto 0) => input_4_q0(15 downto 0),
      input_4_q1(15 downto 0) => input_4_q1(15 downto 0),
      input_5_address0(2 downto 0) => input_5_address0(2 downto 0),
      input_5_address1(2 downto 0) => input_5_address1(2 downto 0),
      input_5_ce0 => input_5_ce0,
      input_5_ce1 => input_5_ce1,
      input_5_q0(15 downto 0) => input_5_q0(15 downto 0),
      input_5_q1(15 downto 0) => input_5_q1(15 downto 0),
      input_6_address0(2 downto 0) => input_6_address0(2 downto 0),
      input_6_address1(2 downto 0) => input_6_address1(2 downto 0),
      input_6_ce0 => input_6_ce0,
      input_6_ce1 => input_6_ce1,
      input_6_q0(15 downto 0) => input_6_q0(15 downto 0),
      input_6_q1(15 downto 0) => input_6_q1(15 downto 0),
      input_7_address0(2 downto 0) => input_7_address0(2 downto 0),
      input_7_address1(2 downto 0) => input_7_address1(2 downto 0),
      input_7_ce0 => input_7_ce0,
      input_7_ce1 => input_7_ce1,
      input_7_q0(15 downto 0) => input_7_q0(15 downto 0),
      input_7_q1(15 downto 0) => input_7_q1(15 downto 0),
      output_0_address0(2 downto 0) => output_0_address0(2 downto 0),
      output_0_address1(2 downto 0) => output_0_address1(2 downto 0),
      output_0_ce0 => output_0_ce0,
      output_0_ce1 => output_0_ce1,
      output_0_d0(15 downto 0) => output_0_d0(15 downto 0),
      output_0_d1(15 downto 0) => output_0_d1(15 downto 0),
      output_0_we0 => output_0_we0,
      output_0_we1 => output_0_we1,
      output_1_address0(2 downto 0) => output_1_address0(2 downto 0),
      output_1_address1(2 downto 0) => output_1_address1(2 downto 0),
      output_1_ce0 => output_1_ce0,
      output_1_ce1 => output_1_ce1,
      output_1_d0(15 downto 0) => output_1_d0(15 downto 0),
      output_1_d1(15 downto 0) => output_1_d1(15 downto 0),
      output_1_we0 => output_1_we0,
      output_1_we1 => output_1_we1,
      output_2_address0(2 downto 0) => output_2_address0(2 downto 0),
      output_2_address1(2 downto 0) => output_2_address1(2 downto 0),
      output_2_ce0 => output_2_ce0,
      output_2_ce1 => output_2_ce1,
      output_2_d0(15 downto 0) => output_2_d0(15 downto 0),
      output_2_d1(15 downto 0) => output_2_d1(15 downto 0),
      output_2_we0 => output_2_we0,
      output_2_we1 => output_2_we1,
      output_3_address0(2 downto 0) => output_3_address0(2 downto 0),
      output_3_address1(2 downto 0) => output_3_address1(2 downto 0),
      output_3_ce0 => output_3_ce0,
      output_3_ce1 => output_3_ce1,
      output_3_d0(15 downto 0) => output_3_d0(15 downto 0),
      output_3_d1(15 downto 0) => output_3_d1(15 downto 0),
      output_3_we0 => output_3_we0,
      output_3_we1 => output_3_we1,
      output_4_address0(2 downto 0) => output_4_address0(2 downto 0),
      output_4_address1(2 downto 0) => output_4_address1(2 downto 0),
      output_4_ce0 => output_4_ce0,
      output_4_ce1 => output_4_ce1,
      output_4_d0(15 downto 0) => output_4_d0(15 downto 0),
      output_4_d1(15 downto 0) => output_4_d1(15 downto 0),
      output_4_we0 => output_4_we0,
      output_4_we1 => output_4_we1,
      output_5_address0(2 downto 0) => output_5_address0(2 downto 0),
      output_5_address1(2 downto 0) => output_5_address1(2 downto 0),
      output_5_ce0 => output_5_ce0,
      output_5_ce1 => output_5_ce1,
      output_5_d0(15 downto 0) => output_5_d0(15 downto 0),
      output_5_d1(15 downto 0) => output_5_d1(15 downto 0),
      output_5_we0 => output_5_we0,
      output_5_we1 => output_5_we1,
      output_6_address0(2 downto 0) => output_6_address0(2 downto 0),
      output_6_address1(2 downto 0) => output_6_address1(2 downto 0),
      output_6_ce0 => output_6_ce0,
      output_6_ce1 => output_6_ce1,
      output_6_d0(15 downto 0) => output_6_d0(15 downto 0),
      output_6_d1(15 downto 0) => output_6_d1(15 downto 0),
      output_6_we0 => output_6_we0,
      output_6_we1 => output_6_we1,
      output_7_address0(2 downto 0) => output_7_address0(2 downto 0),
      output_7_address1(2 downto 0) => output_7_address1(2 downto 0),
      output_7_ce0 => output_7_ce0,
      output_7_ce1 => output_7_ce1,
      output_7_d0(15 downto 0) => output_7_d0(15 downto 0),
      output_7_d1(15 downto 0) => output_7_d1(15 downto 0),
      output_7_we0 => output_7_we0,
      output_7_we1 => output_7_we1
    );
end STRUCTURE;
