Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 17 04:24:50 2020
| Host         : ESL16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: BTNC_debouncer/pulse_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PromptCounter/tmp_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PromptCounter/tmp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PromptCounter/tmp_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PromptCounter/tmp_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: bit_counter0/tmpD_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: bit_counter1/tmpD_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bit_counter2/tmpD_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: count_divider/out_clock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: prompt_divider/out_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: prompt_done_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.803        0.000                      0                  200        0.133        0.000                      0                  200        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.803        0.000                      0                  200        0.133        0.000                      0                  200        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.826ns (22.286%)  route 2.880ns (77.714%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.299     4.230    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.393     4.623 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.756     5.379    BTNC_debouncer/sel0[26]
    SLICE_X7Y95          LUT4 (Prop_lut4_I0_O)        0.097     5.476 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           1.129     6.604    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.097     6.701 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.517     7.218    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I2_O)        0.239     7.457 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.479     7.936    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  BTNC_debouncer/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  BTNC_debouncer/count_reg[10]/C
                         clock pessimism              0.153    14.148    
                         clock uncertainty           -0.035    14.113    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.373    13.740    BTNC_debouncer/count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.826ns (22.286%)  route 2.880ns (77.714%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.299     4.230    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.393     4.623 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.756     5.379    BTNC_debouncer/sel0[26]
    SLICE_X7Y95          LUT4 (Prop_lut4_I0_O)        0.097     5.476 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           1.129     6.604    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.097     6.701 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.517     7.218    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I2_O)        0.239     7.457 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.479     7.936    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  BTNC_debouncer/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  BTNC_debouncer/count_reg[11]/C
                         clock pessimism              0.153    14.148    
                         clock uncertainty           -0.035    14.113    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.373    13.740    BTNC_debouncer/count_reg[11]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.826ns (22.286%)  route 2.880ns (77.714%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.299     4.230    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.393     4.623 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.756     5.379    BTNC_debouncer/sel0[26]
    SLICE_X7Y95          LUT4 (Prop_lut4_I0_O)        0.097     5.476 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           1.129     6.604    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.097     6.701 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.517     7.218    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I2_O)        0.239     7.457 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.479     7.936    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  BTNC_debouncer/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  BTNC_debouncer/count_reg[12]/C
                         clock pessimism              0.153    14.148    
                         clock uncertainty           -0.035    14.113    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.373    13.740    BTNC_debouncer/count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.826ns (22.286%)  route 2.880ns (77.714%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.299     4.230    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.393     4.623 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.756     5.379    BTNC_debouncer/sel0[26]
    SLICE_X7Y95          LUT4 (Prop_lut4_I0_O)        0.097     5.476 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           1.129     6.604    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.097     6.701 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.517     7.218    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I2_O)        0.239     7.457 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.479     7.936    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  BTNC_debouncer/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  BTNC_debouncer/count_reg[9]/C
                         clock pessimism              0.153    14.148    
                         clock uncertainty           -0.035    14.113    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.373    13.740    BTNC_debouncer/count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.826ns (22.334%)  route 2.872ns (77.666%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.299     4.230    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.393     4.623 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.756     5.379    BTNC_debouncer/sel0[26]
    SLICE_X7Y95          LUT4 (Prop_lut4_I0_O)        0.097     5.476 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           1.129     6.604    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.097     6.701 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.517     7.218    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I2_O)        0.239     7.457 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.471     7.928    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  BTNC_debouncer/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  BTNC_debouncer/count_reg[21]/C
                         clock pessimism              0.153    14.148    
                         clock uncertainty           -0.035    14.113    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.373    13.740    BTNC_debouncer/count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.826ns (22.334%)  route 2.872ns (77.666%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.299     4.230    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.393     4.623 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.756     5.379    BTNC_debouncer/sel0[26]
    SLICE_X7Y95          LUT4 (Prop_lut4_I0_O)        0.097     5.476 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           1.129     6.604    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.097     6.701 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.517     7.218    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I2_O)        0.239     7.457 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.471     7.928    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  BTNC_debouncer/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  BTNC_debouncer/count_reg[22]/C
                         clock pessimism              0.153    14.148    
                         clock uncertainty           -0.035    14.113    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.373    13.740    BTNC_debouncer/count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.826ns (22.334%)  route 2.872ns (77.666%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.299     4.230    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.393     4.623 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.756     5.379    BTNC_debouncer/sel0[26]
    SLICE_X7Y95          LUT4 (Prop_lut4_I0_O)        0.097     5.476 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           1.129     6.604    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.097     6.701 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.517     7.218    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I2_O)        0.239     7.457 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.471     7.928    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  BTNC_debouncer/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  BTNC_debouncer/count_reg[23]/C
                         clock pessimism              0.153    14.148    
                         clock uncertainty           -0.035    14.113    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.373    13.740    BTNC_debouncer/count_reg[23]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.826ns (22.334%)  route 2.872ns (77.666%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.299     4.230    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.393     4.623 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.756     5.379    BTNC_debouncer/sel0[26]
    SLICE_X7Y95          LUT4 (Prop_lut4_I0_O)        0.097     5.476 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           1.129     6.604    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.097     6.701 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.517     7.218    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I2_O)        0.239     7.457 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.471     7.928    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  BTNC_debouncer/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.217    13.995    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  BTNC_debouncer/count_reg[24]/C
                         clock pessimism              0.153    14.148    
                         clock uncertainty           -0.035    14.113    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.373    13.740    BTNC_debouncer/count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.826ns (22.078%)  route 2.915ns (77.922%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.299     4.230    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.393     4.623 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.756     5.379    BTNC_debouncer/sel0[26]
    SLICE_X7Y95          LUT4 (Prop_lut4_I0_O)        0.097     5.476 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           1.129     6.604    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.097     6.701 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.517     7.218    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I2_O)        0.239     7.457 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.514     7.971    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.196    13.974    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[25]/C
                         clock pessimism              0.256    14.230    
                         clock uncertainty           -0.035    14.195    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.373    13.822    BTNC_debouncer/count_reg[25]
  -------------------------------------------------------------------
                         required time                         13.822    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.826ns (22.078%)  route 2.915ns (77.922%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.299     4.230    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.393     4.623 r  BTNC_debouncer/count_reg[26]/Q
                         net (fo=2, routed)           0.756     5.379    BTNC_debouncer/sel0[26]
    SLICE_X7Y95          LUT4 (Prop_lut4_I0_O)        0.097     5.476 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           1.129     6.604    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.097     6.701 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.517     7.218    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I2_O)        0.239     7.457 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.514     7.971    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.196    13.974    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[26]/C
                         clock pessimism              0.256    14.230    
                         clock uncertainty           -0.035    14.195    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.373    13.822    BTNC_debouncer/count_reg[26]
  -------------------------------------------------------------------
                         required time                         13.822    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  5.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.413ns (77.315%)  route 0.121ns (22.685%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  disp_divider/clk_ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  disp_divider/clk_ctr_reg[18]/Q
                         net (fo=2, routed)           0.120     1.809    disp_divider/clk_ctr_reg[18]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  disp_divider/clk_ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.965    disp_divider/clk_ctr_reg[16]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  disp_divider/clk_ctr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.006    disp_divider/clk_ctr_reg[20]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.059 r  disp_divider/clk_ctr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.059    disp_divider/clk_ctr_reg[24]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  disp_divider/clk_ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  disp_divider/clk_ctr_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    disp_divider/clk_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 BTNC_debouncer/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.413ns (77.516%)  route 0.120ns (22.483%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.604     1.523    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  BTNC_debouncer/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  BTNC_debouncer/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.806    BTNC_debouncer/sel0[19]
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.962 r  BTNC_debouncer/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.962    BTNC_debouncer/count0_carry__3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.002 r  BTNC_debouncer/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.003    BTNC_debouncer/count0_carry__4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.056 r  BTNC_debouncer/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.056    BTNC_debouncer/count0_carry__5_n_7
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.868     2.034    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[25]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    BTNC_debouncer/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.426ns (77.854%)  route 0.121ns (22.146%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  disp_divider/clk_ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  disp_divider/clk_ctr_reg[18]/Q
                         net (fo=2, routed)           0.120     1.809    disp_divider/clk_ctr_reg[18]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  disp_divider/clk_ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.965    disp_divider/clk_ctr_reg[16]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  disp_divider/clk_ctr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.006    disp_divider/clk_ctr_reg[20]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.072 r  disp_divider/clk_ctr_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.072    disp_divider/clk_ctr_reg[24]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  disp_divider/clk_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  disp_divider/clk_ctr_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    disp_divider/clk_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 BTNC_debouncer/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.426ns (78.052%)  route 0.120ns (21.948%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.604     1.523    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  BTNC_debouncer/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  BTNC_debouncer/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.806    BTNC_debouncer/sel0[19]
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.962 r  BTNC_debouncer/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.962    BTNC_debouncer/count0_carry__3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.002 r  BTNC_debouncer/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.003    BTNC_debouncer/count0_carry__4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.069 r  BTNC_debouncer/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.069    BTNC_debouncer/count0_carry__5_n_5
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.868     2.034    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[27]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    BTNC_debouncer/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.449ns (78.747%)  route 0.121ns (21.253%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  disp_divider/clk_ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  disp_divider/clk_ctr_reg[18]/Q
                         net (fo=2, routed)           0.120     1.809    disp_divider/clk_ctr_reg[18]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  disp_divider/clk_ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.965    disp_divider/clk_ctr_reg[16]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  disp_divider/clk_ctr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.006    disp_divider/clk_ctr_reg[20]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.095 r  disp_divider/clk_ctr_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.095    disp_divider/clk_ctr_reg[24]_i_1_n_6
    SLICE_X2Y100         FDRE                                         r  disp_divider/clk_ctr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  disp_divider/clk_ctr_reg[25]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    disp_divider/clk_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 BTNC_debouncer/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.449ns (78.940%)  route 0.120ns (21.060%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.604     1.523    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  BTNC_debouncer/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  BTNC_debouncer/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.806    BTNC_debouncer/sel0[19]
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.962 r  BTNC_debouncer/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.962    BTNC_debouncer/count0_carry__3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.002 r  BTNC_debouncer/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.003    BTNC_debouncer/count0_carry__4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.092 r  BTNC_debouncer/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.092    BTNC_debouncer/count0_carry__5_n_6
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.868     2.034    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[26]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    BTNC_debouncer/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.451ns (78.822%)  route 0.121ns (21.178%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  disp_divider/clk_ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  disp_divider/clk_ctr_reg[18]/Q
                         net (fo=2, routed)           0.120     1.809    disp_divider/clk_ctr_reg[18]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  disp_divider/clk_ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.965    disp_divider/clk_ctr_reg[16]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  disp_divider/clk_ctr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.006    disp_divider/clk_ctr_reg[20]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.097 r  disp_divider/clk_ctr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.097    disp_divider/clk_ctr_reg[24]_i_1_n_4
    SLICE_X2Y100         FDRE                                         r  disp_divider/clk_ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  disp_divider/clk_ctr_reg[27]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    disp_divider/clk_ctr_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 BTNC_debouncer/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.451ns (79.013%)  route 0.120ns (20.987%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.604     1.523    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  BTNC_debouncer/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  BTNC_debouncer/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.806    BTNC_debouncer/sel0[19]
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.962 r  BTNC_debouncer/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.962    BTNC_debouncer/count0_carry__3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.002 r  BTNC_debouncer/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.003    BTNC_debouncer/count0_carry__4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.094 r  BTNC_debouncer/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.094    BTNC_debouncer/count0_carry__5_n_4
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.868     2.034    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  BTNC_debouncer/count_reg[28]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    BTNC_debouncer/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 BTNC_debouncer/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.453ns (79.087%)  route 0.120ns (20.913%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.604     1.523    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  BTNC_debouncer/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  BTNC_debouncer/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.806    BTNC_debouncer/sel0[19]
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.962 r  BTNC_debouncer/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.962    BTNC_debouncer/count0_carry__3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.002 r  BTNC_debouncer/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.003    BTNC_debouncer/count0_carry__4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.043 r  BTNC_debouncer/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.043    BTNC_debouncer/count0_carry__5_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.096 r  BTNC_debouncer/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.096    BTNC_debouncer/count0_carry__6_n_7
    SLICE_X6Y101         FDRE                                         r  BTNC_debouncer/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.868     2.034    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  BTNC_debouncer/count_reg[29]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    BTNC_debouncer/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 BTNC_debouncer/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.466ns (79.551%)  route 0.120ns (20.449%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.604     1.523    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  BTNC_debouncer/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  BTNC_debouncer/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.806    BTNC_debouncer/sel0[19]
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.962 r  BTNC_debouncer/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.962    BTNC_debouncer/count0_carry__3_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.002 r  BTNC_debouncer/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.003    BTNC_debouncer/count0_carry__4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.043 r  BTNC_debouncer/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.043    BTNC_debouncer/count0_carry__5_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.109 r  BTNC_debouncer/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.109    BTNC_debouncer/count0_carry__6_n_5
    SLICE_X6Y101         FDRE                                         r  BTNC_debouncer/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.868     2.034    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  BTNC_debouncer/count_reg[31]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    BTNC_debouncer/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y96     BTNC_debouncer/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96     BTNC_debouncer/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96     BTNC_debouncer/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96     BTNC_debouncer/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     BTNC_debouncer/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     BTNC_debouncer/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     BTNC_debouncer/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     BTNC_debouncer/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y98     BTNC_debouncer/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     BTNC_debouncer/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     BTNC_debouncer/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     BTNC_debouncer/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     BTNC_debouncer/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     BTNC_debouncer/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     BTNC_debouncer/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     BTNC_debouncer/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     BTNC_debouncer/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     BTNC_debouncer/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     BTNC_debouncer/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    BTNC_debouncer/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    BTNC_debouncer/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    BTNC_debouncer/count_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y102    count_divider/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y103   count_divider/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y102    count_divider/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y103    count_divider/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y103    count_divider/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y102    count_divider/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y103   count_divider/count_reg[8]/C



