Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deulamco/Vivado_2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot XADC_TestBench_Sim_behav xil_defaultlib.XADC_TestBench_Sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'v_positive_in' [/home/deulamco/Documents/FPGAs/xadc-test/xadc-test.srcs/sim_1/new/XADC_TestBench_Sim.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'v_negative_in' [/home/deulamco/Documents/FPGAs/xadc-test/xadc-test.srcs/sim_1/new/XADC_TestBench_Sim.v:76]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.XADC(INIT_41=16'b010000110100001...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.XADC_TestBench
Compiling module xil_defaultlib.XADC_TestBench_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot XADC_TestBench_Sim_behav
