
CONTROL_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000025ee  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  000025ee  00002682  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  00800078  00800078  0000269a  2**0
                  ALLOC
  3 .stab         000029a0  00000000  00000000  0000269c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000152c  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00006568  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000066a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00006818  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00008461  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000934c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000a0fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000a25c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000a4e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000acb7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 06 0f 	jmp	0x1e0c	; 0x1e0c <__vector_4>
      14:	0c 94 d3 0e 	jmp	0x1da6	; 0x1da6 <__vector_5>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 a0 0e 	jmp	0x1d40	; 0x1d40 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 6d 0e 	jmp	0x1cda	; 0x1cda <__vector_9>
      28:	0c 94 3a 0e 	jmp	0x1c74	; 0x1c74 <__vector_10>
      2c:	0c 94 07 0e 	jmp	0x1c0e	; 0x1c0e <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee ee       	ldi	r30, 0xEE	; 238
      68:	f5 e2       	ldi	r31, 0x25	; 37
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a8 e7       	ldi	r26, 0x78	; 120
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a0 38       	cpi	r26, 0x80	; 128
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a7 07 	call	0xf4e	; 0xf4e <main>
      8a:	0c 94 f5 12 	jmp	0x25ea	; 0x25ea <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 be 12 	jmp	0x257c	; 0x257c <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 da 12 	jmp	0x25b4	; 0x25b4 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 ca 12 	jmp	0x2594	; 0x2594 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 e6 12 	jmp	0x25cc	; 0x25cc <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 ca 12 	jmp	0x2594	; 0x2594 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 e6 12 	jmp	0x25cc	; 0x25cc <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 be 12 	jmp	0x257c	; 0x257c <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 da 12 	jmp	0x25b4	; 0x25b4 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 ca 12 	jmp	0x2594	; 0x2594 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 e6 12 	jmp	0x25cc	; 0x25cc <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 ca 12 	jmp	0x2594	; 0x2594 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 e6 12 	jmp	0x25cc	; 0x25cc <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 ca 12 	jmp	0x2594	; 0x2594 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 e6 12 	jmp	0x25cc	; 0x25cc <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 ce 12 	jmp	0x259c	; 0x259c <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 ea 12 	jmp	0x25d4	; 0x25d4 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <CONTROL_countSeconds>:

/*
 * Callback function for Timer1, increments the time counter.
 */
void CONTROL_countSeconds(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	time++;
     b4e:	80 91 78 00 	lds	r24, 0x0078
     b52:	8f 5f       	subi	r24, 0xFF	; 255
     b54:	80 93 78 00 	sts	0x0078, r24
}
     b58:	cf 91       	pop	r28
     b5a:	df 91       	pop	r29
     b5c:	08 95       	ret

00000b5e <CONTROL_delaySeconds>:

/*
 * Delay function using Timer1 for a given number of seconds.
 */
void CONTROL_delaySeconds(uint8 seconds)
{
     b5e:	df 93       	push	r29
     b60:	cf 93       	push	r28
     b62:	0f 92       	push	r0
     b64:	cd b7       	in	r28, 0x3d	; 61
     b66:	de b7       	in	r29, 0x3e	; 62
     b68:	89 83       	std	Y+1, r24	; 0x01
	time = 0;
     b6a:	10 92 78 00 	sts	0x0078, r1
	Timer_setCallBack(CONTROL_countSeconds, TIMER_1);
     b6e:	83 ea       	ldi	r24, 0xA3	; 163
     b70:	95 e0       	ldi	r25, 0x05	; 5
     b72:	61 e0       	ldi	r22, 0x01	; 1
     b74:	0e 94 b4 10 	call	0x2168	; 0x2168 <Timer_setCallBack>
	Timer_init(&TIMER1_CONFIG);
     b78:	81 e7       	ldi	r24, 0x71	; 113
     b7a:	90 e0       	ldi	r25, 0x00	; 0
     b7c:	0e 94 39 0f 	call	0x1e72	; 0x1e72 <Timer_init>
	while (time < seconds);
     b80:	90 91 78 00 	lds	r25, 0x0078
     b84:	89 81       	ldd	r24, Y+1	; 0x01
     b86:	98 17       	cp	r25, r24
     b88:	d8 f3       	brcs	.-10     	; 0xb80 <CONTROL_delaySeconds+0x22>
	time = 0;
     b8a:	10 92 78 00 	sts	0x0078, r1
	Timer_deInit(TIMER_1);
     b8e:	81 e0       	ldi	r24, 0x01	; 1
     b90:	0e 94 50 10 	call	0x20a0	; 0x20a0 <Timer_deInit>
}
     b94:	0f 90       	pop	r0
     b96:	cf 91       	pop	r28
     b98:	df 91       	pop	r29
     b9a:	08 95       	ret

00000b9c <CONTROL_updatePassword>:

/*
 * Read the current password from EEPROM and store it into a buffer.
 */
void CONTROL_updatePassword(uint8 * password)
{
     b9c:	df 93       	push	r29
     b9e:	cf 93       	push	r28
     ba0:	cd b7       	in	r28, 0x3d	; 61
     ba2:	de b7       	in	r29, 0x3e	; 62
     ba4:	61 97       	sbiw	r28, 0x11	; 17
     ba6:	0f b6       	in	r0, 0x3f	; 63
     ba8:	f8 94       	cli
     baa:	de bf       	out	0x3e, r29	; 62
     bac:	0f be       	out	0x3f, r0	; 63
     bae:	cd bf       	out	0x3d, r28	; 61
     bb0:	99 8b       	std	Y+17, r25	; 0x11
     bb2:	88 8b       	std	Y+16, r24	; 0x10
	volatile uint8 digits = 0;
     bb4:	1f 86       	std	Y+15, r1	; 0x0f
     bb6:	8a c0       	rjmp	.+276    	; 0xccc <CONTROL_updatePassword+0x130>
	while (digits < PASSWORD_DIGITS)
	{
		EEPROM_readByte((uint16)(ptr_to_pass + digits), password + digits);
     bb8:	20 91 68 00 	lds	r18, 0x0068
     bbc:	30 91 69 00 	lds	r19, 0x0069
     bc0:	8f 85       	ldd	r24, Y+15	; 0x0f
     bc2:	88 2f       	mov	r24, r24
     bc4:	90 e0       	ldi	r25, 0x00	; 0
     bc6:	82 0f       	add	r24, r18
     bc8:	93 1f       	adc	r25, r19
     bca:	ac 01       	movw	r20, r24
     bcc:	8f 85       	ldd	r24, Y+15	; 0x0f
     bce:	28 2f       	mov	r18, r24
     bd0:	30 e0       	ldi	r19, 0x00	; 0
     bd2:	88 89       	ldd	r24, Y+16	; 0x10
     bd4:	99 89       	ldd	r25, Y+17	; 0x11
     bd6:	28 0f       	add	r18, r24
     bd8:	39 1f       	adc	r19, r25
     bda:	ca 01       	movw	r24, r20
     bdc:	b9 01       	movw	r22, r18
     bde:	0e 94 14 0a 	call	0x1428	; 0x1428 <EEPROM_readByte>
     be2:	80 e0       	ldi	r24, 0x00	; 0
     be4:	90 e0       	ldi	r25, 0x00	; 0
     be6:	a0 e2       	ldi	r26, 0x20	; 32
     be8:	b1 e4       	ldi	r27, 0x41	; 65
     bea:	8b 87       	std	Y+11, r24	; 0x0b
     bec:	9c 87       	std	Y+12, r25	; 0x0c
     bee:	ad 87       	std	Y+13, r26	; 0x0d
     bf0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     bf2:	6b 85       	ldd	r22, Y+11	; 0x0b
     bf4:	7c 85       	ldd	r23, Y+12	; 0x0c
     bf6:	8d 85       	ldd	r24, Y+13	; 0x0d
     bf8:	9e 85       	ldd	r25, Y+14	; 0x0e
     bfa:	20 e0       	ldi	r18, 0x00	; 0
     bfc:	30 e0       	ldi	r19, 0x00	; 0
     bfe:	4a ef       	ldi	r20, 0xFA	; 250
     c00:	54 e4       	ldi	r21, 0x44	; 68
     c02:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c06:	dc 01       	movw	r26, r24
     c08:	cb 01       	movw	r24, r22
     c0a:	8f 83       	std	Y+7, r24	; 0x07
     c0c:	98 87       	std	Y+8, r25	; 0x08
     c0e:	a9 87       	std	Y+9, r26	; 0x09
     c10:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     c12:	6f 81       	ldd	r22, Y+7	; 0x07
     c14:	78 85       	ldd	r23, Y+8	; 0x08
     c16:	89 85       	ldd	r24, Y+9	; 0x09
     c18:	9a 85       	ldd	r25, Y+10	; 0x0a
     c1a:	20 e0       	ldi	r18, 0x00	; 0
     c1c:	30 e0       	ldi	r19, 0x00	; 0
     c1e:	40 e8       	ldi	r20, 0x80	; 128
     c20:	5f e3       	ldi	r21, 0x3F	; 63
     c22:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     c26:	88 23       	and	r24, r24
     c28:	2c f4       	brge	.+10     	; 0xc34 <CONTROL_updatePassword+0x98>
		__ticks = 1;
     c2a:	81 e0       	ldi	r24, 0x01	; 1
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	9e 83       	std	Y+6, r25	; 0x06
     c30:	8d 83       	std	Y+5, r24	; 0x05
     c32:	3f c0       	rjmp	.+126    	; 0xcb2 <CONTROL_updatePassword+0x116>
	else if (__tmp > 65535)
     c34:	6f 81       	ldd	r22, Y+7	; 0x07
     c36:	78 85       	ldd	r23, Y+8	; 0x08
     c38:	89 85       	ldd	r24, Y+9	; 0x09
     c3a:	9a 85       	ldd	r25, Y+10	; 0x0a
     c3c:	20 e0       	ldi	r18, 0x00	; 0
     c3e:	3f ef       	ldi	r19, 0xFF	; 255
     c40:	4f e7       	ldi	r20, 0x7F	; 127
     c42:	57 e4       	ldi	r21, 0x47	; 71
     c44:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     c48:	18 16       	cp	r1, r24
     c4a:	4c f5       	brge	.+82     	; 0xc9e <CONTROL_updatePassword+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     c4c:	6b 85       	ldd	r22, Y+11	; 0x0b
     c4e:	7c 85       	ldd	r23, Y+12	; 0x0c
     c50:	8d 85       	ldd	r24, Y+13	; 0x0d
     c52:	9e 85       	ldd	r25, Y+14	; 0x0e
     c54:	20 e0       	ldi	r18, 0x00	; 0
     c56:	30 e0       	ldi	r19, 0x00	; 0
     c58:	40 e2       	ldi	r20, 0x20	; 32
     c5a:	51 e4       	ldi	r21, 0x41	; 65
     c5c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c60:	dc 01       	movw	r26, r24
     c62:	cb 01       	movw	r24, r22
     c64:	bc 01       	movw	r22, r24
     c66:	cd 01       	movw	r24, r26
     c68:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c6c:	dc 01       	movw	r26, r24
     c6e:	cb 01       	movw	r24, r22
     c70:	9e 83       	std	Y+6, r25	; 0x06
     c72:	8d 83       	std	Y+5, r24	; 0x05
     c74:	0f c0       	rjmp	.+30     	; 0xc94 <CONTROL_updatePassword+0xf8>
     c76:	88 ec       	ldi	r24, 0xC8	; 200
     c78:	90 e0       	ldi	r25, 0x00	; 0
     c7a:	9c 83       	std	Y+4, r25	; 0x04
     c7c:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c7e:	8b 81       	ldd	r24, Y+3	; 0x03
     c80:	9c 81       	ldd	r25, Y+4	; 0x04
     c82:	01 97       	sbiw	r24, 0x01	; 1
     c84:	f1 f7       	brne	.-4      	; 0xc82 <CONTROL_updatePassword+0xe6>
     c86:	9c 83       	std	Y+4, r25	; 0x04
     c88:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c8a:	8d 81       	ldd	r24, Y+5	; 0x05
     c8c:	9e 81       	ldd	r25, Y+6	; 0x06
     c8e:	01 97       	sbiw	r24, 0x01	; 1
     c90:	9e 83       	std	Y+6, r25	; 0x06
     c92:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c94:	8d 81       	ldd	r24, Y+5	; 0x05
     c96:	9e 81       	ldd	r25, Y+6	; 0x06
     c98:	00 97       	sbiw	r24, 0x00	; 0
     c9a:	69 f7       	brne	.-38     	; 0xc76 <CONTROL_updatePassword+0xda>
     c9c:	14 c0       	rjmp	.+40     	; 0xcc6 <CONTROL_updatePassword+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     c9e:	6f 81       	ldd	r22, Y+7	; 0x07
     ca0:	78 85       	ldd	r23, Y+8	; 0x08
     ca2:	89 85       	ldd	r24, Y+9	; 0x09
     ca4:	9a 85       	ldd	r25, Y+10	; 0x0a
     ca6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     caa:	dc 01       	movw	r26, r24
     cac:	cb 01       	movw	r24, r22
     cae:	9e 83       	std	Y+6, r25	; 0x06
     cb0:	8d 83       	std	Y+5, r24	; 0x05
     cb2:	8d 81       	ldd	r24, Y+5	; 0x05
     cb4:	9e 81       	ldd	r25, Y+6	; 0x06
     cb6:	9a 83       	std	Y+2, r25	; 0x02
     cb8:	89 83       	std	Y+1, r24	; 0x01
     cba:	89 81       	ldd	r24, Y+1	; 0x01
     cbc:	9a 81       	ldd	r25, Y+2	; 0x02
     cbe:	01 97       	sbiw	r24, 0x01	; 1
     cc0:	f1 f7       	brne	.-4      	; 0xcbe <CONTROL_updatePassword+0x122>
     cc2:	9a 83       	std	Y+2, r25	; 0x02
     cc4:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(10);
		digits++;
     cc6:	8f 85       	ldd	r24, Y+15	; 0x0f
     cc8:	8f 5f       	subi	r24, 0xFF	; 255
     cca:	8f 87       	std	Y+15, r24	; 0x0f
 * Read the current password from EEPROM and store it into a buffer.
 */
void CONTROL_updatePassword(uint8 * password)
{
	volatile uint8 digits = 0;
	while (digits < PASSWORD_DIGITS)
     ccc:	8f 85       	ldd	r24, Y+15	; 0x0f
     cce:	85 30       	cpi	r24, 0x05	; 5
     cd0:	08 f4       	brcc	.+2      	; 0xcd4 <CONTROL_updatePassword+0x138>
     cd2:	72 cf       	rjmp	.-284    	; 0xbb8 <CONTROL_updatePassword+0x1c>
		_delay_ms(10);
		digits++;
	}

	/* Add terminator character at the end */
	password[digits] = '#';
     cd4:	8f 85       	ldd	r24, Y+15	; 0x0f
     cd6:	28 2f       	mov	r18, r24
     cd8:	30 e0       	ldi	r19, 0x00	; 0
     cda:	88 89       	ldd	r24, Y+16	; 0x10
     cdc:	99 89       	ldd	r25, Y+17	; 0x11
     cde:	fc 01       	movw	r30, r24
     ce0:	e2 0f       	add	r30, r18
     ce2:	f3 1f       	adc	r31, r19
     ce4:	83 e2       	ldi	r24, 0x23	; 35
     ce6:	80 83       	st	Z, r24
}
     ce8:	61 96       	adiw	r28, 0x11	; 17
     cea:	0f b6       	in	r0, 0x3f	; 63
     cec:	f8 94       	cli
     cee:	de bf       	out	0x3e, r29	; 62
     cf0:	0f be       	out	0x3f, r0	; 63
     cf2:	cd bf       	out	0x3d, r28	; 61
     cf4:	cf 91       	pop	r28
     cf6:	df 91       	pop	r29
     cf8:	08 95       	ret

00000cfa <CONTROL_receivePassword>:

/*
 * Receive password from UART (sent by HMI ECU).
 */
void CONTROL_receivePassword(uint8 * password)
{
     cfa:	0f 93       	push	r16
     cfc:	1f 93       	push	r17
     cfe:	df 93       	push	r29
     d00:	cf 93       	push	r28
     d02:	00 d0       	rcall	.+0      	; 0xd04 <CONTROL_receivePassword+0xa>
     d04:	0f 92       	push	r0
     d06:	cd b7       	in	r28, 0x3d	; 61
     d08:	de b7       	in	r29, 0x3e	; 62
     d0a:	9b 83       	std	Y+3, r25	; 0x03
     d0c:	8a 83       	std	Y+2, r24	; 0x02
	volatile uint8 digits = 0;
     d0e:	19 82       	std	Y+1, r1	; 0x01
     d10:	12 c0       	rjmp	.+36     	; 0xd36 <CONTROL_receivePassword+0x3c>
	while (digits < PASSWORD_DIGITS)
	{
		password[digits] = UART_recieveByte();
     d12:	89 81       	ldd	r24, Y+1	; 0x01
     d14:	28 2f       	mov	r18, r24
     d16:	30 e0       	ldi	r19, 0x00	; 0
     d18:	8a 81       	ldd	r24, Y+2	; 0x02
     d1a:	9b 81       	ldd	r25, Y+3	; 0x03
     d1c:	8c 01       	movw	r16, r24
     d1e:	02 0f       	add	r16, r18
     d20:	13 1f       	adc	r17, r19
     d22:	0e 94 0d 12 	call	0x241a	; 0x241a <UART_recieveByte>
     d26:	f8 01       	movw	r30, r16
     d28:	80 83       	st	Z, r24
		UART_sendByte(NEXT_DIGIT);
     d2a:	83 ee       	ldi	r24, 0xE3	; 227
     d2c:	0e 94 f6 11 	call	0x23ec	; 0x23ec <UART_sendByte>
		digits++;
     d30:	89 81       	ldd	r24, Y+1	; 0x01
     d32:	8f 5f       	subi	r24, 0xFF	; 255
     d34:	89 83       	std	Y+1, r24	; 0x01
 * Receive password from UART (sent by HMI ECU).
 */
void CONTROL_receivePassword(uint8 * password)
{
	volatile uint8 digits = 0;
	while (digits < PASSWORD_DIGITS)
     d36:	89 81       	ldd	r24, Y+1	; 0x01
     d38:	85 30       	cpi	r24, 0x05	; 5
     d3a:	58 f3       	brcs	.-42     	; 0xd12 <CONTROL_receivePassword+0x18>
		UART_sendByte(NEXT_DIGIT);
		digits++;
	}

	/* Read the final terminator byte */
	password[digits] = UART_recieveByte();
     d3c:	89 81       	ldd	r24, Y+1	; 0x01
     d3e:	28 2f       	mov	r18, r24
     d40:	30 e0       	ldi	r19, 0x00	; 0
     d42:	8a 81       	ldd	r24, Y+2	; 0x02
     d44:	9b 81       	ldd	r25, Y+3	; 0x03
     d46:	8c 01       	movw	r16, r24
     d48:	02 0f       	add	r16, r18
     d4a:	13 1f       	adc	r17, r19
     d4c:	0e 94 0d 12 	call	0x241a	; 0x241a <UART_recieveByte>
     d50:	f8 01       	movw	r30, r16
     d52:	80 83       	st	Z, r24
}
     d54:	0f 90       	pop	r0
     d56:	0f 90       	pop	r0
     d58:	0f 90       	pop	r0
     d5a:	cf 91       	pop	r28
     d5c:	df 91       	pop	r29
     d5e:	1f 91       	pop	r17
     d60:	0f 91       	pop	r16
     d62:	08 95       	ret

00000d64 <CONTROL_savePassword>:

/*
 * Save the password into EEPROM memory.
 */
void CONTROL_savePassword(uint8 * password)
{
     d64:	df 93       	push	r29
     d66:	cf 93       	push	r28
     d68:	cd b7       	in	r28, 0x3d	; 61
     d6a:	de b7       	in	r29, 0x3e	; 62
     d6c:	61 97       	sbiw	r28, 0x11	; 17
     d6e:	0f b6       	in	r0, 0x3f	; 63
     d70:	f8 94       	cli
     d72:	de bf       	out	0x3e, r29	; 62
     d74:	0f be       	out	0x3f, r0	; 63
     d76:	cd bf       	out	0x3d, r28	; 61
     d78:	99 8b       	std	Y+17, r25	; 0x11
     d7a:	88 8b       	std	Y+16, r24	; 0x10
	uint8 digits = 0;
     d7c:	1f 86       	std	Y+15, r1	; 0x0f
     d7e:	8c c0       	rjmp	.+280    	; 0xe98 <CONTROL_savePassword+0x134>
	while (digits < PASSWORD_DIGITS)
	{
		EEPROM_writeByte((uint16)(ptr_to_pass + digits), password[digits]);
     d80:	20 91 68 00 	lds	r18, 0x0068
     d84:	30 91 69 00 	lds	r19, 0x0069
     d88:	8f 85       	ldd	r24, Y+15	; 0x0f
     d8a:	88 2f       	mov	r24, r24
     d8c:	90 e0       	ldi	r25, 0x00	; 0
     d8e:	82 0f       	add	r24, r18
     d90:	93 1f       	adc	r25, r19
     d92:	ac 01       	movw	r20, r24
     d94:	8f 85       	ldd	r24, Y+15	; 0x0f
     d96:	28 2f       	mov	r18, r24
     d98:	30 e0       	ldi	r19, 0x00	; 0
     d9a:	88 89       	ldd	r24, Y+16	; 0x10
     d9c:	99 89       	ldd	r25, Y+17	; 0x11
     d9e:	fc 01       	movw	r30, r24
     da0:	e2 0f       	add	r30, r18
     da2:	f3 1f       	adc	r31, r19
     da4:	20 81       	ld	r18, Z
     da6:	ca 01       	movw	r24, r20
     da8:	62 2f       	mov	r22, r18
     daa:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <EEPROM_writeByte>
     dae:	80 e0       	ldi	r24, 0x00	; 0
     db0:	90 e0       	ldi	r25, 0x00	; 0
     db2:	a0 e2       	ldi	r26, 0x20	; 32
     db4:	b1 e4       	ldi	r27, 0x41	; 65
     db6:	8b 87       	std	Y+11, r24	; 0x0b
     db8:	9c 87       	std	Y+12, r25	; 0x0c
     dba:	ad 87       	std	Y+13, r26	; 0x0d
     dbc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     dbe:	6b 85       	ldd	r22, Y+11	; 0x0b
     dc0:	7c 85       	ldd	r23, Y+12	; 0x0c
     dc2:	8d 85       	ldd	r24, Y+13	; 0x0d
     dc4:	9e 85       	ldd	r25, Y+14	; 0x0e
     dc6:	20 e0       	ldi	r18, 0x00	; 0
     dc8:	30 e0       	ldi	r19, 0x00	; 0
     dca:	4a ef       	ldi	r20, 0xFA	; 250
     dcc:	54 e4       	ldi	r21, 0x44	; 68
     dce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     dd2:	dc 01       	movw	r26, r24
     dd4:	cb 01       	movw	r24, r22
     dd6:	8f 83       	std	Y+7, r24	; 0x07
     dd8:	98 87       	std	Y+8, r25	; 0x08
     dda:	a9 87       	std	Y+9, r26	; 0x09
     ddc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     dde:	6f 81       	ldd	r22, Y+7	; 0x07
     de0:	78 85       	ldd	r23, Y+8	; 0x08
     de2:	89 85       	ldd	r24, Y+9	; 0x09
     de4:	9a 85       	ldd	r25, Y+10	; 0x0a
     de6:	20 e0       	ldi	r18, 0x00	; 0
     de8:	30 e0       	ldi	r19, 0x00	; 0
     dea:	40 e8       	ldi	r20, 0x80	; 128
     dec:	5f e3       	ldi	r21, 0x3F	; 63
     dee:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     df2:	88 23       	and	r24, r24
     df4:	2c f4       	brge	.+10     	; 0xe00 <CONTROL_savePassword+0x9c>
		__ticks = 1;
     df6:	81 e0       	ldi	r24, 0x01	; 1
     df8:	90 e0       	ldi	r25, 0x00	; 0
     dfa:	9e 83       	std	Y+6, r25	; 0x06
     dfc:	8d 83       	std	Y+5, r24	; 0x05
     dfe:	3f c0       	rjmp	.+126    	; 0xe7e <CONTROL_savePassword+0x11a>
	else if (__tmp > 65535)
     e00:	6f 81       	ldd	r22, Y+7	; 0x07
     e02:	78 85       	ldd	r23, Y+8	; 0x08
     e04:	89 85       	ldd	r24, Y+9	; 0x09
     e06:	9a 85       	ldd	r25, Y+10	; 0x0a
     e08:	20 e0       	ldi	r18, 0x00	; 0
     e0a:	3f ef       	ldi	r19, 0xFF	; 255
     e0c:	4f e7       	ldi	r20, 0x7F	; 127
     e0e:	57 e4       	ldi	r21, 0x47	; 71
     e10:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     e14:	18 16       	cp	r1, r24
     e16:	4c f5       	brge	.+82     	; 0xe6a <CONTROL_savePassword+0x106>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e18:	6b 85       	ldd	r22, Y+11	; 0x0b
     e1a:	7c 85       	ldd	r23, Y+12	; 0x0c
     e1c:	8d 85       	ldd	r24, Y+13	; 0x0d
     e1e:	9e 85       	ldd	r25, Y+14	; 0x0e
     e20:	20 e0       	ldi	r18, 0x00	; 0
     e22:	30 e0       	ldi	r19, 0x00	; 0
     e24:	40 e2       	ldi	r20, 0x20	; 32
     e26:	51 e4       	ldi	r21, 0x41	; 65
     e28:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e2c:	dc 01       	movw	r26, r24
     e2e:	cb 01       	movw	r24, r22
     e30:	bc 01       	movw	r22, r24
     e32:	cd 01       	movw	r24, r26
     e34:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e38:	dc 01       	movw	r26, r24
     e3a:	cb 01       	movw	r24, r22
     e3c:	9e 83       	std	Y+6, r25	; 0x06
     e3e:	8d 83       	std	Y+5, r24	; 0x05
     e40:	0f c0       	rjmp	.+30     	; 0xe60 <CONTROL_savePassword+0xfc>
     e42:	88 ec       	ldi	r24, 0xC8	; 200
     e44:	90 e0       	ldi	r25, 0x00	; 0
     e46:	9c 83       	std	Y+4, r25	; 0x04
     e48:	8b 83       	std	Y+3, r24	; 0x03
     e4a:	8b 81       	ldd	r24, Y+3	; 0x03
     e4c:	9c 81       	ldd	r25, Y+4	; 0x04
     e4e:	01 97       	sbiw	r24, 0x01	; 1
     e50:	f1 f7       	brne	.-4      	; 0xe4e <CONTROL_savePassword+0xea>
     e52:	9c 83       	std	Y+4, r25	; 0x04
     e54:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e56:	8d 81       	ldd	r24, Y+5	; 0x05
     e58:	9e 81       	ldd	r25, Y+6	; 0x06
     e5a:	01 97       	sbiw	r24, 0x01	; 1
     e5c:	9e 83       	std	Y+6, r25	; 0x06
     e5e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e60:	8d 81       	ldd	r24, Y+5	; 0x05
     e62:	9e 81       	ldd	r25, Y+6	; 0x06
     e64:	00 97       	sbiw	r24, 0x00	; 0
     e66:	69 f7       	brne	.-38     	; 0xe42 <CONTROL_savePassword+0xde>
     e68:	14 c0       	rjmp	.+40     	; 0xe92 <CONTROL_savePassword+0x12e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e6a:	6f 81       	ldd	r22, Y+7	; 0x07
     e6c:	78 85       	ldd	r23, Y+8	; 0x08
     e6e:	89 85       	ldd	r24, Y+9	; 0x09
     e70:	9a 85       	ldd	r25, Y+10	; 0x0a
     e72:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e76:	dc 01       	movw	r26, r24
     e78:	cb 01       	movw	r24, r22
     e7a:	9e 83       	std	Y+6, r25	; 0x06
     e7c:	8d 83       	std	Y+5, r24	; 0x05
     e7e:	8d 81       	ldd	r24, Y+5	; 0x05
     e80:	9e 81       	ldd	r25, Y+6	; 0x06
     e82:	9a 83       	std	Y+2, r25	; 0x02
     e84:	89 83       	std	Y+1, r24	; 0x01
     e86:	89 81       	ldd	r24, Y+1	; 0x01
     e88:	9a 81       	ldd	r25, Y+2	; 0x02
     e8a:	01 97       	sbiw	r24, 0x01	; 1
     e8c:	f1 f7       	brne	.-4      	; 0xe8a <CONTROL_savePassword+0x126>
     e8e:	9a 83       	std	Y+2, r25	; 0x02
     e90:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(10);
		digits++;
     e92:	8f 85       	ldd	r24, Y+15	; 0x0f
     e94:	8f 5f       	subi	r24, 0xFF	; 255
     e96:	8f 87       	std	Y+15, r24	; 0x0f
 * Save the password into EEPROM memory.
 */
void CONTROL_savePassword(uint8 * password)
{
	uint8 digits = 0;
	while (digits < PASSWORD_DIGITS)
     e98:	8f 85       	ldd	r24, Y+15	; 0x0f
     e9a:	85 30       	cpi	r24, 0x05	; 5
     e9c:	08 f4       	brcc	.+2      	; 0xea0 <CONTROL_savePassword+0x13c>
     e9e:	70 cf       	rjmp	.-288    	; 0xd80 <CONTROL_savePassword+0x1c>
		_delay_ms(10);
		digits++;
	}

	/* Store terminator */
	EEPROM_writeByte((uint16)(ptr_to_pass + PASSWORD_DIGITS), password[digits]);
     ea0:	80 91 68 00 	lds	r24, 0x0068
     ea4:	90 91 69 00 	lds	r25, 0x0069
     ea8:	05 96       	adiw	r24, 0x05	; 5
     eaa:	ac 01       	movw	r20, r24
     eac:	8f 85       	ldd	r24, Y+15	; 0x0f
     eae:	28 2f       	mov	r18, r24
     eb0:	30 e0       	ldi	r19, 0x00	; 0
     eb2:	88 89       	ldd	r24, Y+16	; 0x10
     eb4:	99 89       	ldd	r25, Y+17	; 0x11
     eb6:	fc 01       	movw	r30, r24
     eb8:	e2 0f       	add	r30, r18
     eba:	f3 1f       	adc	r31, r19
     ebc:	20 81       	ld	r18, Z
     ebe:	ca 01       	movw	r24, r20
     ec0:	62 2f       	mov	r22, r18
     ec2:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <EEPROM_writeByte>
}
     ec6:	61 96       	adiw	r28, 0x11	; 17
     ec8:	0f b6       	in	r0, 0x3f	; 63
     eca:	f8 94       	cli
     ecc:	de bf       	out	0x3e, r29	; 62
     ece:	0f be       	out	0x3f, r0	; 63
     ed0:	cd bf       	out	0x3d, r28	; 61
     ed2:	cf 91       	pop	r28
     ed4:	df 91       	pop	r29
     ed6:	08 95       	ret

00000ed8 <CONTROL_comparePasswords>:

/*
 * Compare two passwords, return TRUE if they match, FALSE otherwise.
 */
uint8 CONTROL_comparePasswords(uint8 * password, uint8 * other_password)
{
     ed8:	df 93       	push	r29
     eda:	cf 93       	push	r28
     edc:	cd b7       	in	r28, 0x3d	; 61
     ede:	de b7       	in	r29, 0x3e	; 62
     ee0:	27 97       	sbiw	r28, 0x07	; 7
     ee2:	0f b6       	in	r0, 0x3f	; 63
     ee4:	f8 94       	cli
     ee6:	de bf       	out	0x3e, r29	; 62
     ee8:	0f be       	out	0x3f, r0	; 63
     eea:	cd bf       	out	0x3d, r28	; 61
     eec:	9c 83       	std	Y+4, r25	; 0x04
     eee:	8b 83       	std	Y+3, r24	; 0x03
     ef0:	7e 83       	std	Y+6, r23	; 0x06
     ef2:	6d 83       	std	Y+5, r22	; 0x05
	int i = 0;
     ef4:	1a 82       	std	Y+2, r1	; 0x02
     ef6:	19 82       	std	Y+1, r1	; 0x01
     ef8:	19 c0       	rjmp	.+50     	; 0xf2c <CONTROL_comparePasswords+0x54>
	while (i < PASSWORD_DIGITS)
	{
		if (password[i] != other_password[i])
     efa:	29 81       	ldd	r18, Y+1	; 0x01
     efc:	3a 81       	ldd	r19, Y+2	; 0x02
     efe:	8b 81       	ldd	r24, Y+3	; 0x03
     f00:	9c 81       	ldd	r25, Y+4	; 0x04
     f02:	fc 01       	movw	r30, r24
     f04:	e2 0f       	add	r30, r18
     f06:	f3 1f       	adc	r31, r19
     f08:	40 81       	ld	r20, Z
     f0a:	29 81       	ldd	r18, Y+1	; 0x01
     f0c:	3a 81       	ldd	r19, Y+2	; 0x02
     f0e:	8d 81       	ldd	r24, Y+5	; 0x05
     f10:	9e 81       	ldd	r25, Y+6	; 0x06
     f12:	fc 01       	movw	r30, r24
     f14:	e2 0f       	add	r30, r18
     f16:	f3 1f       	adc	r31, r19
     f18:	80 81       	ld	r24, Z
     f1a:	48 17       	cp	r20, r24
     f1c:	11 f0       	breq	.+4      	; 0xf22 <CONTROL_comparePasswords+0x4a>
			return FALSE;
     f1e:	1f 82       	std	Y+7, r1	; 0x07
     f20:	0c c0       	rjmp	.+24     	; 0xf3a <CONTROL_comparePasswords+0x62>
		i++;
     f22:	89 81       	ldd	r24, Y+1	; 0x01
     f24:	9a 81       	ldd	r25, Y+2	; 0x02
     f26:	01 96       	adiw	r24, 0x01	; 1
     f28:	9a 83       	std	Y+2, r25	; 0x02
     f2a:	89 83       	std	Y+1, r24	; 0x01
 * Compare two passwords, return TRUE if they match, FALSE otherwise.
 */
uint8 CONTROL_comparePasswords(uint8 * password, uint8 * other_password)
{
	int i = 0;
	while (i < PASSWORD_DIGITS)
     f2c:	89 81       	ldd	r24, Y+1	; 0x01
     f2e:	9a 81       	ldd	r25, Y+2	; 0x02
     f30:	85 30       	cpi	r24, 0x05	; 5
     f32:	91 05       	cpc	r25, r1
     f34:	14 f3       	brlt	.-60     	; 0xefa <CONTROL_comparePasswords+0x22>
	{
		if (password[i] != other_password[i])
			return FALSE;
		i++;
	}
	return TRUE;
     f36:	81 e0       	ldi	r24, 0x01	; 1
     f38:	8f 83       	std	Y+7, r24	; 0x07
     f3a:	8f 81       	ldd	r24, Y+7	; 0x07
}
     f3c:	27 96       	adiw	r28, 0x07	; 7
     f3e:	0f b6       	in	r0, 0x3f	; 63
     f40:	f8 94       	cli
     f42:	de bf       	out	0x3e, r29	; 62
     f44:	0f be       	out	0x3f, r0	; 63
     f46:	cd bf       	out	0x3d, r28	; 61
     f48:	cf 91       	pop	r28
     f4a:	df 91       	pop	r29
     f4c:	08 95       	ret

00000f4e <main>:

/* ---------------------- MAIN FUNCTION ---------------------- */

int main(void)
{
     f4e:	df 93       	push	r29
     f50:	cf 93       	push	r28
     f52:	cd b7       	in	r28, 0x3d	; 61
     f54:	de b7       	in	r29, 0x3e	; 62
     f56:	af 97       	sbiw	r28, 0x2f	; 47
     f58:	0f b6       	in	r0, 0x3f	; 63
     f5a:	f8 94       	cli
     f5c:	de bf       	out	0x3e, r29	; 62
     f5e:	0f be       	out	0x3f, r0	; 63
     f60:	cd bf       	out	0x3d, r28	; 61
	/* System status, password buffers */
	uint8 status = 0;
     f62:	1d 8e       	std	Y+29, r1	; 0x1d
	uint8 new_password[PASSWORD_DIGITS + 1];
	uint8 current_password[PASSWORD_DIGITS + 1];
	uint8 confirm_password[PASSWORD_DIGITS + 1];

	/* Initialize system peripherals */
	Enable_Global_Interrupt();
     f64:	af e5       	ldi	r26, 0x5F	; 95
     f66:	b0 e0       	ldi	r27, 0x00	; 0
     f68:	ef e5       	ldi	r30, 0x5F	; 95
     f6a:	f0 e0       	ldi	r31, 0x00	; 0
     f6c:	80 81       	ld	r24, Z
     f6e:	80 68       	ori	r24, 0x80	; 128
     f70:	8c 93       	st	X, r24
	UART_init(&UART_CONFIG);
     f72:	8a e6       	ldi	r24, 0x6A	; 106
     f74:	90 e0       	ldi	r25, 0x00	; 0
     f76:	0e 94 8d 11 	call	0x231a	; 0x231a <UART_init>
	UART_sendByte(MC2_READY);    /* Notify HMI ECU we're ready */
     f7a:	80 ee       	ldi	r24, 0xE0	; 224
     f7c:	0e 94 f6 11 	call	0x23ec	; 0x23ec <UART_sendByte>
	Buzzer_init();
     f80:	0e 94 45 09 	call	0x128a	; 0x128a <Buzzer_init>
	DcMotor_Init();
     f84:	0e 94 6e 09 	call	0x12dc	; 0x12dc <DcMotor_Init>
	PIR_init();
     f88:	0e 94 b6 0d 	call	0x1b6c	; 0x1b6c <PIR_init>

	while (1)
	{
		/* Wait for command from HMI ECU */
		received_key = UART_recieveByte();
     f8c:	0e 94 0d 12 	call	0x241a	; 0x241a <UART_recieveByte>
     f90:	80 93 7f 00 	sts	0x007F, r24

		if (received_key != 0xFF)
     f94:	80 91 7f 00 	lds	r24, 0x007F
     f98:	8f 3f       	cpi	r24, 0xFF	; 255
     f9a:	c1 f3       	breq	.-16     	; 0xf8c <main+0x3e>
		{
			if (received_key == GET_STATUS)
     f9c:	80 91 7f 00 	lds	r24, 0x007F
     fa0:	81 3e       	cpi	r24, 0xE1	; 225
     fa2:	09 f0       	breq	.+2      	; 0xfa6 <main+0x58>
     fa4:	89 c0       	rjmp	.+274    	; 0x10b8 <main+0x16a>
			{
				/* Respond with system status */
				EEPROM_readByte((uint16)(ptr_to_pass + 5), &status);
     fa6:	80 91 68 00 	lds	r24, 0x0068
     faa:	90 91 69 00 	lds	r25, 0x0069
     fae:	05 96       	adiw	r24, 0x05	; 5
     fb0:	9e 01       	movw	r18, r28
     fb2:	23 5e       	subi	r18, 0xE3	; 227
     fb4:	3f 4f       	sbci	r19, 0xFF	; 255
     fb6:	b9 01       	movw	r22, r18
     fb8:	0e 94 14 0a 	call	0x1428	; 0x1428 <EEPROM_readByte>
     fbc:	80 e0       	ldi	r24, 0x00	; 0
     fbe:	90 e0       	ldi	r25, 0x00	; 0
     fc0:	a0 e2       	ldi	r26, 0x20	; 32
     fc2:	b1 e4       	ldi	r27, 0x41	; 65
     fc4:	89 8f       	std	Y+25, r24	; 0x19
     fc6:	9a 8f       	std	Y+26, r25	; 0x1a
     fc8:	ab 8f       	std	Y+27, r26	; 0x1b
     fca:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     fcc:	69 8d       	ldd	r22, Y+25	; 0x19
     fce:	7a 8d       	ldd	r23, Y+26	; 0x1a
     fd0:	8b 8d       	ldd	r24, Y+27	; 0x1b
     fd2:	9c 8d       	ldd	r25, Y+28	; 0x1c
     fd4:	20 e0       	ldi	r18, 0x00	; 0
     fd6:	30 e0       	ldi	r19, 0x00	; 0
     fd8:	4a ef       	ldi	r20, 0xFA	; 250
     fda:	54 e4       	ldi	r21, 0x44	; 68
     fdc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fe0:	dc 01       	movw	r26, r24
     fe2:	cb 01       	movw	r24, r22
     fe4:	8d 8b       	std	Y+21, r24	; 0x15
     fe6:	9e 8b       	std	Y+22, r25	; 0x16
     fe8:	af 8b       	std	Y+23, r26	; 0x17
     fea:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     fec:	6d 89       	ldd	r22, Y+21	; 0x15
     fee:	7e 89       	ldd	r23, Y+22	; 0x16
     ff0:	8f 89       	ldd	r24, Y+23	; 0x17
     ff2:	98 8d       	ldd	r25, Y+24	; 0x18
     ff4:	20 e0       	ldi	r18, 0x00	; 0
     ff6:	30 e0       	ldi	r19, 0x00	; 0
     ff8:	40 e8       	ldi	r20, 0x80	; 128
     ffa:	5f e3       	ldi	r21, 0x3F	; 63
     ffc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1000:	88 23       	and	r24, r24
    1002:	2c f4       	brge	.+10     	; 0x100e <main+0xc0>
		__ticks = 1;
    1004:	81 e0       	ldi	r24, 0x01	; 1
    1006:	90 e0       	ldi	r25, 0x00	; 0
    1008:	9c 8b       	std	Y+20, r25	; 0x14
    100a:	8b 8b       	std	Y+19, r24	; 0x13
    100c:	3f c0       	rjmp	.+126    	; 0x108c <main+0x13e>
	else if (__tmp > 65535)
    100e:	6d 89       	ldd	r22, Y+21	; 0x15
    1010:	7e 89       	ldd	r23, Y+22	; 0x16
    1012:	8f 89       	ldd	r24, Y+23	; 0x17
    1014:	98 8d       	ldd	r25, Y+24	; 0x18
    1016:	20 e0       	ldi	r18, 0x00	; 0
    1018:	3f ef       	ldi	r19, 0xFF	; 255
    101a:	4f e7       	ldi	r20, 0x7F	; 127
    101c:	57 e4       	ldi	r21, 0x47	; 71
    101e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1022:	18 16       	cp	r1, r24
    1024:	4c f5       	brge	.+82     	; 0x1078 <main+0x12a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1026:	69 8d       	ldd	r22, Y+25	; 0x19
    1028:	7a 8d       	ldd	r23, Y+26	; 0x1a
    102a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    102c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    102e:	20 e0       	ldi	r18, 0x00	; 0
    1030:	30 e0       	ldi	r19, 0x00	; 0
    1032:	40 e2       	ldi	r20, 0x20	; 32
    1034:	51 e4       	ldi	r21, 0x41	; 65
    1036:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    103a:	dc 01       	movw	r26, r24
    103c:	cb 01       	movw	r24, r22
    103e:	bc 01       	movw	r22, r24
    1040:	cd 01       	movw	r24, r26
    1042:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1046:	dc 01       	movw	r26, r24
    1048:	cb 01       	movw	r24, r22
    104a:	9c 8b       	std	Y+20, r25	; 0x14
    104c:	8b 8b       	std	Y+19, r24	; 0x13
    104e:	0f c0       	rjmp	.+30     	; 0x106e <main+0x120>
    1050:	88 ec       	ldi	r24, 0xC8	; 200
    1052:	90 e0       	ldi	r25, 0x00	; 0
    1054:	9a 8b       	std	Y+18, r25	; 0x12
    1056:	89 8b       	std	Y+17, r24	; 0x11
    1058:	89 89       	ldd	r24, Y+17	; 0x11
    105a:	9a 89       	ldd	r25, Y+18	; 0x12
    105c:	01 97       	sbiw	r24, 0x01	; 1
    105e:	f1 f7       	brne	.-4      	; 0x105c <main+0x10e>
    1060:	9a 8b       	std	Y+18, r25	; 0x12
    1062:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1064:	8b 89       	ldd	r24, Y+19	; 0x13
    1066:	9c 89       	ldd	r25, Y+20	; 0x14
    1068:	01 97       	sbiw	r24, 0x01	; 1
    106a:	9c 8b       	std	Y+20, r25	; 0x14
    106c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    106e:	8b 89       	ldd	r24, Y+19	; 0x13
    1070:	9c 89       	ldd	r25, Y+20	; 0x14
    1072:	00 97       	sbiw	r24, 0x00	; 0
    1074:	69 f7       	brne	.-38     	; 0x1050 <main+0x102>
    1076:	14 c0       	rjmp	.+40     	; 0x10a0 <main+0x152>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1078:	6d 89       	ldd	r22, Y+21	; 0x15
    107a:	7e 89       	ldd	r23, Y+22	; 0x16
    107c:	8f 89       	ldd	r24, Y+23	; 0x17
    107e:	98 8d       	ldd	r25, Y+24	; 0x18
    1080:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1084:	dc 01       	movw	r26, r24
    1086:	cb 01       	movw	r24, r22
    1088:	9c 8b       	std	Y+20, r25	; 0x14
    108a:	8b 8b       	std	Y+19, r24	; 0x13
    108c:	8b 89       	ldd	r24, Y+19	; 0x13
    108e:	9c 89       	ldd	r25, Y+20	; 0x14
    1090:	98 8b       	std	Y+16, r25	; 0x10
    1092:	8f 87       	std	Y+15, r24	; 0x0f
    1094:	8f 85       	ldd	r24, Y+15	; 0x0f
    1096:	98 89       	ldd	r25, Y+16	; 0x10
    1098:	01 97       	sbiw	r24, 0x01	; 1
    109a:	f1 f7       	brne	.-4      	; 0x1098 <main+0x14a>
    109c:	98 8b       	std	Y+16, r25	; 0x10
    109e:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(10);
				UART_sendByte(status);
    10a0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    10a2:	0e 94 f6 11 	call	0x23ec	; 0x23ec <UART_sendByte>

				/* If password is already saved, update the buffer */
				if (status == PASSWORD_SAVED)
    10a6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    10a8:	83 32       	cpi	r24, 0x23	; 35
    10aa:	09 f0       	breq	.+2      	; 0x10ae <main+0x160>
    10ac:	ea c0       	rjmp	.+468    	; 0x1282 <main+0x334>
				{
					CONTROL_updatePassword(current_password);
    10ae:	ce 01       	movw	r24, r28
    10b0:	84 96       	adiw	r24, 0x24	; 36
    10b2:	0e 94 ce 05 	call	0xb9c	; 0xb9c <CONTROL_updatePassword>
    10b6:	e5 c0       	rjmp	.+458    	; 0x1282 <main+0x334>
				}
			}
			else if (received_key == SET_NEW_PASS)
    10b8:	80 91 7f 00 	lds	r24, 0x007F
    10bc:	82 3e       	cpi	r24, 0xE2	; 226
    10be:	09 f0       	breq	.+2      	; 0x10c2 <main+0x174>
    10c0:	99 c0       	rjmp	.+306    	; 0x11f4 <main+0x2a6>
			{
				/* Receive new password and confirmation */
				CONTROL_receivePassword(new_password);
    10c2:	ce 01       	movw	r24, r28
    10c4:	4e 96       	adiw	r24, 0x1e	; 30
    10c6:	0e 94 7d 06 	call	0xcfa	; 0xcfa <CONTROL_receivePassword>
				while (UART_recieveByte() != CONFIRM_PASS);
    10ca:	0e 94 0d 12 	call	0x241a	; 0x241a <UART_recieveByte>
    10ce:	84 3e       	cpi	r24, 0xE4	; 228
    10d0:	e1 f7       	brne	.-8      	; 0x10ca <main+0x17c>
				CONTROL_receivePassword(confirm_password);
    10d2:	ce 01       	movw	r24, r28
    10d4:	8a 96       	adiw	r24, 0x2a	; 42
    10d6:	0e 94 7d 06 	call	0xcfa	; 0xcfa <CONTROL_receivePassword>

				/* Compare passwords and update if matched */
				if (CONTROL_comparePasswords(new_password, confirm_password) == TRUE)
    10da:	ce 01       	movw	r24, r28
    10dc:	4e 96       	adiw	r24, 0x1e	; 30
    10de:	9e 01       	movw	r18, r28
    10e0:	26 5d       	subi	r18, 0xD6	; 214
    10e2:	3f 4f       	sbci	r19, 0xFF	; 255
    10e4:	b9 01       	movw	r22, r18
    10e6:	0e 94 6c 07 	call	0xed8	; 0xed8 <CONTROL_comparePasswords>
    10ea:	81 30       	cpi	r24, 0x01	; 1
    10ec:	09 f0       	breq	.+2      	; 0x10f0 <main+0x1a2>
    10ee:	7e c0       	rjmp	.+252    	; 0x11ec <main+0x29e>
				{
					UART_sendByte(PASS_MATCH);
    10f0:	85 ee       	ldi	r24, 0xE5	; 229
    10f2:	0e 94 f6 11 	call	0x23ec	; 0x23ec <UART_sendByte>
					CONTROL_savePassword(new_password);
    10f6:	ce 01       	movw	r24, r28
    10f8:	4e 96       	adiw	r24, 0x1e	; 30
    10fa:	0e 94 b2 06 	call	0xd64	; 0xd64 <CONTROL_savePassword>
    10fe:	80 e0       	ldi	r24, 0x00	; 0
    1100:	90 e0       	ldi	r25, 0x00	; 0
    1102:	a0 ef       	ldi	r26, 0xF0	; 240
    1104:	b1 e4       	ldi	r27, 0x41	; 65
    1106:	8b 87       	std	Y+11, r24	; 0x0b
    1108:	9c 87       	std	Y+12, r25	; 0x0c
    110a:	ad 87       	std	Y+13, r26	; 0x0d
    110c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    110e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1110:	7c 85       	ldd	r23, Y+12	; 0x0c
    1112:	8d 85       	ldd	r24, Y+13	; 0x0d
    1114:	9e 85       	ldd	r25, Y+14	; 0x0e
    1116:	20 e0       	ldi	r18, 0x00	; 0
    1118:	30 e0       	ldi	r19, 0x00	; 0
    111a:	4a ef       	ldi	r20, 0xFA	; 250
    111c:	54 e4       	ldi	r21, 0x44	; 68
    111e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1122:	dc 01       	movw	r26, r24
    1124:	cb 01       	movw	r24, r22
    1126:	8f 83       	std	Y+7, r24	; 0x07
    1128:	98 87       	std	Y+8, r25	; 0x08
    112a:	a9 87       	std	Y+9, r26	; 0x09
    112c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    112e:	6f 81       	ldd	r22, Y+7	; 0x07
    1130:	78 85       	ldd	r23, Y+8	; 0x08
    1132:	89 85       	ldd	r24, Y+9	; 0x09
    1134:	9a 85       	ldd	r25, Y+10	; 0x0a
    1136:	20 e0       	ldi	r18, 0x00	; 0
    1138:	30 e0       	ldi	r19, 0x00	; 0
    113a:	40 e8       	ldi	r20, 0x80	; 128
    113c:	5f e3       	ldi	r21, 0x3F	; 63
    113e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1142:	88 23       	and	r24, r24
    1144:	2c f4       	brge	.+10     	; 0x1150 <main+0x202>
		__ticks = 1;
    1146:	81 e0       	ldi	r24, 0x01	; 1
    1148:	90 e0       	ldi	r25, 0x00	; 0
    114a:	9e 83       	std	Y+6, r25	; 0x06
    114c:	8d 83       	std	Y+5, r24	; 0x05
    114e:	3f c0       	rjmp	.+126    	; 0x11ce <main+0x280>
	else if (__tmp > 65535)
    1150:	6f 81       	ldd	r22, Y+7	; 0x07
    1152:	78 85       	ldd	r23, Y+8	; 0x08
    1154:	89 85       	ldd	r24, Y+9	; 0x09
    1156:	9a 85       	ldd	r25, Y+10	; 0x0a
    1158:	20 e0       	ldi	r18, 0x00	; 0
    115a:	3f ef       	ldi	r19, 0xFF	; 255
    115c:	4f e7       	ldi	r20, 0x7F	; 127
    115e:	57 e4       	ldi	r21, 0x47	; 71
    1160:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1164:	18 16       	cp	r1, r24
    1166:	4c f5       	brge	.+82     	; 0x11ba <main+0x26c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1168:	6b 85       	ldd	r22, Y+11	; 0x0b
    116a:	7c 85       	ldd	r23, Y+12	; 0x0c
    116c:	8d 85       	ldd	r24, Y+13	; 0x0d
    116e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1170:	20 e0       	ldi	r18, 0x00	; 0
    1172:	30 e0       	ldi	r19, 0x00	; 0
    1174:	40 e2       	ldi	r20, 0x20	; 32
    1176:	51 e4       	ldi	r21, 0x41	; 65
    1178:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    117c:	dc 01       	movw	r26, r24
    117e:	cb 01       	movw	r24, r22
    1180:	bc 01       	movw	r22, r24
    1182:	cd 01       	movw	r24, r26
    1184:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1188:	dc 01       	movw	r26, r24
    118a:	cb 01       	movw	r24, r22
    118c:	9e 83       	std	Y+6, r25	; 0x06
    118e:	8d 83       	std	Y+5, r24	; 0x05
    1190:	0f c0       	rjmp	.+30     	; 0x11b0 <main+0x262>
    1192:	88 ec       	ldi	r24, 0xC8	; 200
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	9c 83       	std	Y+4, r25	; 0x04
    1198:	8b 83       	std	Y+3, r24	; 0x03
    119a:	8b 81       	ldd	r24, Y+3	; 0x03
    119c:	9c 81       	ldd	r25, Y+4	; 0x04
    119e:	01 97       	sbiw	r24, 0x01	; 1
    11a0:	f1 f7       	brne	.-4      	; 0x119e <main+0x250>
    11a2:	9c 83       	std	Y+4, r25	; 0x04
    11a4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11a6:	8d 81       	ldd	r24, Y+5	; 0x05
    11a8:	9e 81       	ldd	r25, Y+6	; 0x06
    11aa:	01 97       	sbiw	r24, 0x01	; 1
    11ac:	9e 83       	std	Y+6, r25	; 0x06
    11ae:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11b0:	8d 81       	ldd	r24, Y+5	; 0x05
    11b2:	9e 81       	ldd	r25, Y+6	; 0x06
    11b4:	00 97       	sbiw	r24, 0x00	; 0
    11b6:	69 f7       	brne	.-38     	; 0x1192 <main+0x244>
    11b8:	14 c0       	rjmp	.+40     	; 0x11e2 <main+0x294>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11ba:	6f 81       	ldd	r22, Y+7	; 0x07
    11bc:	78 85       	ldd	r23, Y+8	; 0x08
    11be:	89 85       	ldd	r24, Y+9	; 0x09
    11c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    11c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11c6:	dc 01       	movw	r26, r24
    11c8:	cb 01       	movw	r24, r22
    11ca:	9e 83       	std	Y+6, r25	; 0x06
    11cc:	8d 83       	std	Y+5, r24	; 0x05
    11ce:	8d 81       	ldd	r24, Y+5	; 0x05
    11d0:	9e 81       	ldd	r25, Y+6	; 0x06
    11d2:	9a 83       	std	Y+2, r25	; 0x02
    11d4:	89 83       	std	Y+1, r24	; 0x01
    11d6:	89 81       	ldd	r24, Y+1	; 0x01
    11d8:	9a 81       	ldd	r25, Y+2	; 0x02
    11da:	01 97       	sbiw	r24, 0x01	; 1
    11dc:	f1 f7       	brne	.-4      	; 0x11da <main+0x28c>
    11de:	9a 83       	std	Y+2, r25	; 0x02
    11e0:	89 83       	std	Y+1, r24	; 0x01
					_delay_ms(30);
					CONTROL_updatePassword(current_password);
    11e2:	ce 01       	movw	r24, r28
    11e4:	84 96       	adiw	r24, 0x24	; 36
    11e6:	0e 94 ce 05 	call	0xb9c	; 0xb9c <CONTROL_updatePassword>
    11ea:	4b c0       	rjmp	.+150    	; 0x1282 <main+0x334>
				}
				else
				{
					UART_sendByte(PASS_NO_MATCH);
    11ec:	86 ee       	ldi	r24, 0xE6	; 230
    11ee:	0e 94 f6 11 	call	0x23ec	; 0x23ec <UART_sendByte>
    11f2:	47 c0       	rjmp	.+142    	; 0x1282 <main+0x334>
				}
			}
			else if (received_key == CHECK_PASS)
    11f4:	80 91 7f 00 	lds	r24, 0x007F
    11f8:	87 3e       	cpi	r24, 0xE7	; 231
    11fa:	b1 f4       	brne	.+44     	; 0x1228 <main+0x2da>
			{
				/* Validate entered password against saved one */
				CONTROL_receivePassword(confirm_password);
    11fc:	ce 01       	movw	r24, r28
    11fe:	8a 96       	adiw	r24, 0x2a	; 42
    1200:	0e 94 7d 06 	call	0xcfa	; 0xcfa <CONTROL_receivePassword>

				if (CONTROL_comparePasswords(confirm_password, current_password) == TRUE)
    1204:	ce 01       	movw	r24, r28
    1206:	8a 96       	adiw	r24, 0x2a	; 42
    1208:	9e 01       	movw	r18, r28
    120a:	2c 5d       	subi	r18, 0xDC	; 220
    120c:	3f 4f       	sbci	r19, 0xFF	; 255
    120e:	b9 01       	movw	r22, r18
    1210:	0e 94 6c 07 	call	0xed8	; 0xed8 <CONTROL_comparePasswords>
    1214:	81 30       	cpi	r24, 0x01	; 1
    1216:	21 f4       	brne	.+8      	; 0x1220 <main+0x2d2>
				{
					UART_sendByte(PASS_MATCH);
    1218:	85 ee       	ldi	r24, 0xE5	; 229
    121a:	0e 94 f6 11 	call	0x23ec	; 0x23ec <UART_sendByte>
    121e:	31 c0       	rjmp	.+98     	; 0x1282 <main+0x334>
				}
				else
				{
					UART_sendByte(PASS_NO_MATCH);
    1220:	86 ee       	ldi	r24, 0xE6	; 230
    1222:	0e 94 f6 11 	call	0x23ec	; 0x23ec <UART_sendByte>
    1226:	2d c0       	rjmp	.+90     	; 0x1282 <main+0x334>
				}
			}
			else if (received_key == ATTEMPTS_ENDED)
    1228:	80 91 7f 00 	lds	r24, 0x007F
    122c:	80 3f       	cpi	r24, 0xF0	; 240
    122e:	41 f4       	brne	.+16     	; 0x1240 <main+0x2f2>
			{
				/* Trigger buzzer and wait 60 seconds after 3 failed attempts */
				Buzzer_on();
    1230:	0e 94 56 09 	call	0x12ac	; 0x12ac <Buzzer_on>
				CONTROL_delaySeconds(60);
    1234:	8c e3       	ldi	r24, 0x3C	; 60
    1236:	0e 94 af 05 	call	0xb5e	; 0xb5e <CONTROL_delaySeconds>
				Buzzer_off();
    123a:	0e 94 62 09 	call	0x12c4	; 0x12c4 <Buzzer_off>
    123e:	21 c0       	rjmp	.+66     	; 0x1282 <main+0x334>
			}
			else if (received_key == UNLOCK_DOOR)
    1240:	80 91 7f 00 	lds	r24, 0x007F
    1244:	81 3f       	cpi	r24, 0xF1	; 241
    1246:	e9 f4       	brne	.+58     	; 0x1282 <main+0x334>
			{
				/* Rotate motor clockwise to unlock door */
				DcMotor_Rotate(CLOCKWISE, 100);
    1248:	80 e0       	ldi	r24, 0x00	; 0
    124a:	64 e6       	ldi	r22, 0x64	; 100
    124c:	0e 94 8e 09 	call	0x131c	; 0x131c <DcMotor_Rotate>
				CONTROL_delaySeconds(15);
    1250:	8f e0       	ldi	r24, 0x0F	; 15
    1252:	0e 94 af 05 	call	0xb5e	; 0xb5e <CONTROL_delaySeconds>

				/* Stop motor after door is unlocked */
				DcMotor_Rotate(STOP, 0);
    1256:	82 e0       	ldi	r24, 0x02	; 2
    1258:	60 e0       	ldi	r22, 0x00	; 0
    125a:	0e 94 8e 09 	call	0x131c	; 0x131c <DcMotor_Rotate>

				/* Wait until no motion detected */
				while (PIR_getState() == MOTION);
    125e:	0e 94 c2 0d 	call	0x1b84	; 0x1b84 <PIR_getState>
    1262:	81 30       	cpi	r24, 0x01	; 1
    1264:	e1 f3       	breq	.-8      	; 0x125e <main+0x310>

				/* Notify HMI to lock door */
				UART_sendByte(LOCK_DOOR);
    1266:	82 ef       	ldi	r24, 0xF2	; 242
    1268:	0e 94 f6 11 	call	0x23ec	; 0x23ec <UART_sendByte>

				/* Rotate motor anti-clockwise to lock door */
				DcMotor_Rotate(ANTICLOCKWISE, 100);
    126c:	81 e0       	ldi	r24, 0x01	; 1
    126e:	64 e6       	ldi	r22, 0x64	; 100
    1270:	0e 94 8e 09 	call	0x131c	; 0x131c <DcMotor_Rotate>
				CONTROL_delaySeconds(15);
    1274:	8f e0       	ldi	r24, 0x0F	; 15
    1276:	0e 94 af 05 	call	0xb5e	; 0xb5e <CONTROL_delaySeconds>

				/* Stop motor */
				DcMotor_Rotate(STOP, 0);
    127a:	82 e0       	ldi	r24, 0x02	; 2
    127c:	60 e0       	ldi	r22, 0x00	; 0
    127e:	0e 94 8e 09 	call	0x131c	; 0x131c <DcMotor_Rotate>
			}

			/* Reset received key */
			received_key = 0xFF;
    1282:	8f ef       	ldi	r24, 0xFF	; 255
    1284:	80 93 7f 00 	sts	0x007F, r24
    1288:	81 ce       	rjmp	.-766    	; 0xf8c <main+0x3e>

0000128a <Buzzer_init>:
 * Parameters: None
 *
 * Returns: None
 */
void Buzzer_init(void)
{
    128a:	df 93       	push	r29
    128c:	cf 93       	push	r28
    128e:	cd b7       	in	r28, 0x3d	; 61
    1290:	de b7       	in	r29, 0x3e	; 62
    /* Set the buzzer pin as output */
    GPIO_setupPinDirection(BUZZER_PORT_ID, BUZZER_PIN_ID, PIN_OUTPUT);
    1292:	82 e0       	ldi	r24, 0x02	; 2
    1294:	67 e0       	ldi	r22, 0x07	; 7
    1296:	41 e0       	ldi	r20, 0x01	; 1
    1298:	0e 94 74 0a 	call	0x14e8	; 0x14e8 <GPIO_setupPinDirection>

    /* Turn off the buzzer initially */
    GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, BUZZER_OFF);
    129c:	82 e0       	ldi	r24, 0x02	; 2
    129e:	67 e0       	ldi	r22, 0x07	; 7
    12a0:	40 e0       	ldi	r20, 0x00	; 0
    12a2:	0e 94 5f 0b 	call	0x16be	; 0x16be <GPIO_writePin>
}
    12a6:	cf 91       	pop	r28
    12a8:	df 91       	pop	r29
    12aa:	08 95       	ret

000012ac <Buzzer_on>:
 * Parameters: None
 *
 * Returns: None
 */
void Buzzer_on(void)
{
    12ac:	df 93       	push	r29
    12ae:	cf 93       	push	r28
    12b0:	cd b7       	in	r28, 0x3d	; 61
    12b2:	de b7       	in	r29, 0x3e	; 62
    GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, BUZZER_ON);
    12b4:	82 e0       	ldi	r24, 0x02	; 2
    12b6:	67 e0       	ldi	r22, 0x07	; 7
    12b8:	41 e0       	ldi	r20, 0x01	; 1
    12ba:	0e 94 5f 0b 	call	0x16be	; 0x16be <GPIO_writePin>
}
    12be:	cf 91       	pop	r28
    12c0:	df 91       	pop	r29
    12c2:	08 95       	ret

000012c4 <Buzzer_off>:
 * Parameters: None
 *
 * Returns: None
 */
void Buzzer_off(void)
{
    12c4:	df 93       	push	r29
    12c6:	cf 93       	push	r28
    12c8:	cd b7       	in	r28, 0x3d	; 61
    12ca:	de b7       	in	r29, 0x3e	; 62
    GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, BUZZER_OFF);
    12cc:	82 e0       	ldi	r24, 0x02	; 2
    12ce:	67 e0       	ldi	r22, 0x07	; 7
    12d0:	40 e0       	ldi	r20, 0x00	; 0
    12d2:	0e 94 5f 0b 	call	0x16be	; 0x16be <GPIO_writePin>
}
    12d6:	cf 91       	pop	r28
    12d8:	df 91       	pop	r29
    12da:	08 95       	ret

000012dc <DcMotor_Init>:
 * Parameters: None
 *
 * Returns: None
 */
void DcMotor_Init(void)
{
    12dc:	df 93       	push	r29
    12de:	cf 93       	push	r28
    12e0:	cd b7       	in	r28, 0x3d	; 61
    12e2:	de b7       	in	r29, 0x3e	; 62
	/* Set the motor control pins as output */
	GPIO_setupPinDirection(DC_MOTOR_IN1_PORT_ID, DC_MOTOR_IN1_PIN_ID, PIN_OUTPUT);
    12e4:	83 e0       	ldi	r24, 0x03	; 3
    12e6:	66 e0       	ldi	r22, 0x06	; 6
    12e8:	41 e0       	ldi	r20, 0x01	; 1
    12ea:	0e 94 74 0a 	call	0x14e8	; 0x14e8 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_IN2_PORT_ID, DC_MOTOR_IN2_PIN_ID, PIN_OUTPUT);
    12ee:	83 e0       	ldi	r24, 0x03	; 3
    12f0:	67 e0       	ldi	r22, 0x07	; 7
    12f2:	41 e0       	ldi	r20, 0x01	; 1
    12f4:	0e 94 74 0a 	call	0x14e8	; 0x14e8 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_EN1_PORT_ID, DC_MOTOR_EN1_PIN_ID, PIN_OUTPUT);
    12f8:	81 e0       	ldi	r24, 0x01	; 1
    12fa:	63 e0       	ldi	r22, 0x03	; 3
    12fc:	41 e0       	ldi	r20, 0x01	; 1
    12fe:	0e 94 74 0a 	call	0x14e8	; 0x14e8 <GPIO_setupPinDirection>

	/* Stop the motor initially */
	GPIO_writePin(DC_MOTOR_IN1_PORT_ID, DC_MOTOR_IN1_PIN_ID, LOGIC_LOW);
    1302:	83 e0       	ldi	r24, 0x03	; 3
    1304:	66 e0       	ldi	r22, 0x06	; 6
    1306:	40 e0       	ldi	r20, 0x00	; 0
    1308:	0e 94 5f 0b 	call	0x16be	; 0x16be <GPIO_writePin>
	GPIO_writePin(DC_MOTOR_IN2_PORT_ID, DC_MOTOR_IN2_PIN_ID, LOGIC_LOW);
    130c:	83 e0       	ldi	r24, 0x03	; 3
    130e:	67 e0       	ldi	r22, 0x07	; 7
    1310:	40 e0       	ldi	r20, 0x00	; 0
    1312:	0e 94 5f 0b 	call	0x16be	; 0x16be <GPIO_writePin>
}
    1316:	cf 91       	pop	r28
    1318:	df 91       	pop	r29
    131a:	08 95       	ret

0000131c <DcMotor_Rotate>:
 *   speed - The speed of the motor (0-100% duty cycle).
 *
 * Returns: None
 */
void DcMotor_Rotate(DcMotor_State state, uint8 speed)
{
    131c:	df 93       	push	r29
    131e:	cf 93       	push	r28
    1320:	00 d0       	rcall	.+0      	; 0x1322 <DcMotor_Rotate+0x6>
    1322:	00 d0       	rcall	.+0      	; 0x1324 <DcMotor_Rotate+0x8>
    1324:	cd b7       	in	r28, 0x3d	; 61
    1326:	de b7       	in	r29, 0x3e	; 62
    1328:	89 83       	std	Y+1, r24	; 0x01
    132a:	6a 83       	std	Y+2, r22	; 0x02
	/* Start PWM with the specified speed */
	PWM_Timer0_Start(speed);
    132c:	8a 81       	ldd	r24, Y+2	; 0x02
    132e:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <PWM_Timer0_Start>

	/* Set motor rotation direction */
	switch(state)
    1332:	89 81       	ldd	r24, Y+1	; 0x01
    1334:	28 2f       	mov	r18, r24
    1336:	30 e0       	ldi	r19, 0x00	; 0
    1338:	3c 83       	std	Y+4, r19	; 0x04
    133a:	2b 83       	std	Y+3, r18	; 0x03
    133c:	8b 81       	ldd	r24, Y+3	; 0x03
    133e:	9c 81       	ldd	r25, Y+4	; 0x04
    1340:	81 30       	cpi	r24, 0x01	; 1
    1342:	91 05       	cpc	r25, r1
    1344:	a1 f0       	breq	.+40     	; 0x136e <DcMotor_Rotate+0x52>
    1346:	2b 81       	ldd	r18, Y+3	; 0x03
    1348:	3c 81       	ldd	r19, Y+4	; 0x04
    134a:	22 30       	cpi	r18, 0x02	; 2
    134c:	31 05       	cpc	r19, r1
    134e:	d1 f0       	breq	.+52     	; 0x1384 <DcMotor_Rotate+0x68>
    1350:	8b 81       	ldd	r24, Y+3	; 0x03
    1352:	9c 81       	ldd	r25, Y+4	; 0x04
    1354:	00 97       	sbiw	r24, 0x00	; 0
    1356:	01 f5       	brne	.+64     	; 0x1398 <DcMotor_Rotate+0x7c>
	{
	case CLOCKWISE:
		GPIO_writePin(DC_MOTOR_IN1_PORT_ID, DC_MOTOR_IN1_PIN_ID, LOGIC_LOW);
    1358:	83 e0       	ldi	r24, 0x03	; 3
    135a:	66 e0       	ldi	r22, 0x06	; 6
    135c:	40 e0       	ldi	r20, 0x00	; 0
    135e:	0e 94 5f 0b 	call	0x16be	; 0x16be <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_IN2_PORT_ID, DC_MOTOR_IN2_PIN_ID, LOGIC_HIGH);
    1362:	83 e0       	ldi	r24, 0x03	; 3
    1364:	67 e0       	ldi	r22, 0x07	; 7
    1366:	41 e0       	ldi	r20, 0x01	; 1
    1368:	0e 94 5f 0b 	call	0x16be	; 0x16be <GPIO_writePin>
    136c:	15 c0       	rjmp	.+42     	; 0x1398 <DcMotor_Rotate+0x7c>
		break;
	case ANTICLOCKWISE:
		GPIO_writePin(DC_MOTOR_IN1_PORT_ID, DC_MOTOR_IN1_PIN_ID, LOGIC_HIGH);
    136e:	83 e0       	ldi	r24, 0x03	; 3
    1370:	66 e0       	ldi	r22, 0x06	; 6
    1372:	41 e0       	ldi	r20, 0x01	; 1
    1374:	0e 94 5f 0b 	call	0x16be	; 0x16be <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_IN2_PORT_ID, DC_MOTOR_IN2_PIN_ID, LOGIC_LOW);
    1378:	83 e0       	ldi	r24, 0x03	; 3
    137a:	67 e0       	ldi	r22, 0x07	; 7
    137c:	40 e0       	ldi	r20, 0x00	; 0
    137e:	0e 94 5f 0b 	call	0x16be	; 0x16be <GPIO_writePin>
    1382:	0a c0       	rjmp	.+20     	; 0x1398 <DcMotor_Rotate+0x7c>
		break;
	case STOP:
		GPIO_writePin(DC_MOTOR_IN1_PORT_ID, DC_MOTOR_IN1_PIN_ID, LOGIC_LOW);
    1384:	83 e0       	ldi	r24, 0x03	; 3
    1386:	66 e0       	ldi	r22, 0x06	; 6
    1388:	40 e0       	ldi	r20, 0x00	; 0
    138a:	0e 94 5f 0b 	call	0x16be	; 0x16be <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_IN2_PORT_ID, DC_MOTOR_IN2_PIN_ID, LOGIC_LOW);
    138e:	83 e0       	ldi	r24, 0x03	; 3
    1390:	67 e0       	ldi	r22, 0x07	; 7
    1392:	40 e0       	ldi	r20, 0x00	; 0
    1394:	0e 94 5f 0b 	call	0x16be	; 0x16be <GPIO_writePin>
		break;
	}
}
    1398:	0f 90       	pop	r0
    139a:	0f 90       	pop	r0
    139c:	0f 90       	pop	r0
    139e:	0f 90       	pop	r0
    13a0:	cf 91       	pop	r28
    13a2:	df 91       	pop	r29
    13a4:	08 95       	ret

000013a6 <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    13a6:	df 93       	push	r29
    13a8:	cf 93       	push	r28
    13aa:	00 d0       	rcall	.+0      	; 0x13ac <EEPROM_writeByte+0x6>
    13ac:	00 d0       	rcall	.+0      	; 0x13ae <EEPROM_writeByte+0x8>
    13ae:	cd b7       	in	r28, 0x3d	; 61
    13b0:	de b7       	in	r29, 0x3e	; 62
    13b2:	9a 83       	std	Y+2, r25	; 0x02
    13b4:	89 83       	std	Y+1, r24	; 0x01
    13b6:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    13b8:	0e 94 26 11 	call	0x224c	; 0x224c <TWI_start>
    if (TWI_getStatus() != TWI_START)
    13bc:	0e 94 7e 11 	call	0x22fc	; 0x22fc <TWI_getStatus>
    13c0:	88 30       	cpi	r24, 0x08	; 8
    13c2:	11 f0       	breq	.+4      	; 0x13c8 <EEPROM_writeByte+0x22>
        return ERROR;
    13c4:	1c 82       	std	Y+4, r1	; 0x04
    13c6:	28 c0       	rjmp	.+80     	; 0x1418 <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    13c8:	89 81       	ldd	r24, Y+1	; 0x01
    13ca:	9a 81       	ldd	r25, Y+2	; 0x02
    13cc:	80 70       	andi	r24, 0x00	; 0
    13ce:	97 70       	andi	r25, 0x07	; 7
    13d0:	88 0f       	add	r24, r24
    13d2:	89 2f       	mov	r24, r25
    13d4:	88 1f       	adc	r24, r24
    13d6:	99 0b       	sbc	r25, r25
    13d8:	91 95       	neg	r25
    13da:	80 6a       	ori	r24, 0xA0	; 160
    13dc:	0e 94 41 11 	call	0x2282	; 0x2282 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    13e0:	0e 94 7e 11 	call	0x22fc	; 0x22fc <TWI_getStatus>
    13e4:	88 31       	cpi	r24, 0x18	; 24
    13e6:	11 f0       	breq	.+4      	; 0x13ec <EEPROM_writeByte+0x46>
        return ERROR; 
    13e8:	1c 82       	std	Y+4, r1	; 0x04
    13ea:	16 c0       	rjmp	.+44     	; 0x1418 <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    13ec:	89 81       	ldd	r24, Y+1	; 0x01
    13ee:	0e 94 41 11 	call	0x2282	; 0x2282 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    13f2:	0e 94 7e 11 	call	0x22fc	; 0x22fc <TWI_getStatus>
    13f6:	88 32       	cpi	r24, 0x28	; 40
    13f8:	11 f0       	breq	.+4      	; 0x13fe <EEPROM_writeByte+0x58>
        return ERROR;
    13fa:	1c 82       	std	Y+4, r1	; 0x04
    13fc:	0d c0       	rjmp	.+26     	; 0x1418 <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    13fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1400:	0e 94 41 11 	call	0x2282	; 0x2282 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1404:	0e 94 7e 11 	call	0x22fc	; 0x22fc <TWI_getStatus>
    1408:	88 32       	cpi	r24, 0x28	; 40
    140a:	11 f0       	breq	.+4      	; 0x1410 <EEPROM_writeByte+0x6a>
        return ERROR;
    140c:	1c 82       	std	Y+4, r1	; 0x04
    140e:	04 c0       	rjmp	.+8      	; 0x1418 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    1410:	0e 94 36 11 	call	0x226c	; 0x226c <TWI_stop>
	
    return SUCCESS;
    1414:	81 e0       	ldi	r24, 0x01	; 1
    1416:	8c 83       	std	Y+4, r24	; 0x04
    1418:	8c 81       	ldd	r24, Y+4	; 0x04
}
    141a:	0f 90       	pop	r0
    141c:	0f 90       	pop	r0
    141e:	0f 90       	pop	r0
    1420:	0f 90       	pop	r0
    1422:	cf 91       	pop	r28
    1424:	df 91       	pop	r29
    1426:	08 95       	ret

00001428 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    1428:	df 93       	push	r29
    142a:	cf 93       	push	r28
    142c:	00 d0       	rcall	.+0      	; 0x142e <EEPROM_readByte+0x6>
    142e:	00 d0       	rcall	.+0      	; 0x1430 <EEPROM_readByte+0x8>
    1430:	0f 92       	push	r0
    1432:	cd b7       	in	r28, 0x3d	; 61
    1434:	de b7       	in	r29, 0x3e	; 62
    1436:	9a 83       	std	Y+2, r25	; 0x02
    1438:	89 83       	std	Y+1, r24	; 0x01
    143a:	7c 83       	std	Y+4, r23	; 0x04
    143c:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    143e:	0e 94 26 11 	call	0x224c	; 0x224c <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1442:	0e 94 7e 11 	call	0x22fc	; 0x22fc <TWI_getStatus>
    1446:	88 30       	cpi	r24, 0x08	; 8
    1448:	11 f0       	breq	.+4      	; 0x144e <EEPROM_readByte+0x26>
        return ERROR;
    144a:	1d 82       	std	Y+5, r1	; 0x05
    144c:	44 c0       	rjmp	.+136    	; 0x14d6 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    144e:	89 81       	ldd	r24, Y+1	; 0x01
    1450:	9a 81       	ldd	r25, Y+2	; 0x02
    1452:	80 70       	andi	r24, 0x00	; 0
    1454:	97 70       	andi	r25, 0x07	; 7
    1456:	88 0f       	add	r24, r24
    1458:	89 2f       	mov	r24, r25
    145a:	88 1f       	adc	r24, r24
    145c:	99 0b       	sbc	r25, r25
    145e:	91 95       	neg	r25
    1460:	80 6a       	ori	r24, 0xA0	; 160
    1462:	0e 94 41 11 	call	0x2282	; 0x2282 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1466:	0e 94 7e 11 	call	0x22fc	; 0x22fc <TWI_getStatus>
    146a:	88 31       	cpi	r24, 0x18	; 24
    146c:	11 f0       	breq	.+4      	; 0x1472 <EEPROM_readByte+0x4a>
        return ERROR;
    146e:	1d 82       	std	Y+5, r1	; 0x05
    1470:	32 c0       	rjmp	.+100    	; 0x14d6 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1472:	89 81       	ldd	r24, Y+1	; 0x01
    1474:	0e 94 41 11 	call	0x2282	; 0x2282 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1478:	0e 94 7e 11 	call	0x22fc	; 0x22fc <TWI_getStatus>
    147c:	88 32       	cpi	r24, 0x28	; 40
    147e:	11 f0       	breq	.+4      	; 0x1484 <EEPROM_readByte+0x5c>
        return ERROR;
    1480:	1d 82       	std	Y+5, r1	; 0x05
    1482:	29 c0       	rjmp	.+82     	; 0x14d6 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    1484:	0e 94 26 11 	call	0x224c	; 0x224c <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    1488:	0e 94 7e 11 	call	0x22fc	; 0x22fc <TWI_getStatus>
    148c:	80 31       	cpi	r24, 0x10	; 16
    148e:	11 f0       	breq	.+4      	; 0x1494 <EEPROM_readByte+0x6c>
        return ERROR;
    1490:	1d 82       	std	Y+5, r1	; 0x05
    1492:	21 c0       	rjmp	.+66     	; 0x14d6 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    1494:	89 81       	ldd	r24, Y+1	; 0x01
    1496:	9a 81       	ldd	r25, Y+2	; 0x02
    1498:	80 70       	andi	r24, 0x00	; 0
    149a:	97 70       	andi	r25, 0x07	; 7
    149c:	88 0f       	add	r24, r24
    149e:	89 2f       	mov	r24, r25
    14a0:	88 1f       	adc	r24, r24
    14a2:	99 0b       	sbc	r25, r25
    14a4:	91 95       	neg	r25
    14a6:	81 6a       	ori	r24, 0xA1	; 161
    14a8:	0e 94 41 11 	call	0x2282	; 0x2282 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    14ac:	0e 94 7e 11 	call	0x22fc	; 0x22fc <TWI_getStatus>
    14b0:	80 34       	cpi	r24, 0x40	; 64
    14b2:	11 f0       	breq	.+4      	; 0x14b8 <EEPROM_readByte+0x90>
        return ERROR;
    14b4:	1d 82       	std	Y+5, r1	; 0x05
    14b6:	0f c0       	rjmp	.+30     	; 0x14d6 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    14b8:	0e 94 6b 11 	call	0x22d6	; 0x22d6 <TWI_readByteWithNACK>
    14bc:	eb 81       	ldd	r30, Y+3	; 0x03
    14be:	fc 81       	ldd	r31, Y+4	; 0x04
    14c0:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    14c2:	0e 94 7e 11 	call	0x22fc	; 0x22fc <TWI_getStatus>
    14c6:	88 35       	cpi	r24, 0x58	; 88
    14c8:	11 f0       	breq	.+4      	; 0x14ce <EEPROM_readByte+0xa6>
        return ERROR;
    14ca:	1d 82       	std	Y+5, r1	; 0x05
    14cc:	04 c0       	rjmp	.+8      	; 0x14d6 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    14ce:	0e 94 36 11 	call	0x226c	; 0x226c <TWI_stop>

    return SUCCESS;
    14d2:	81 e0       	ldi	r24, 0x01	; 1
    14d4:	8d 83       	std	Y+5, r24	; 0x05
    14d6:	8d 81       	ldd	r24, Y+5	; 0x05
}
    14d8:	0f 90       	pop	r0
    14da:	0f 90       	pop	r0
    14dc:	0f 90       	pop	r0
    14de:	0f 90       	pop	r0
    14e0:	0f 90       	pop	r0
    14e2:	cf 91       	pop	r28
    14e4:	df 91       	pop	r29
    14e6:	08 95       	ret

000014e8 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    14e8:	df 93       	push	r29
    14ea:	cf 93       	push	r28
    14ec:	00 d0       	rcall	.+0      	; 0x14ee <GPIO_setupPinDirection+0x6>
    14ee:	00 d0       	rcall	.+0      	; 0x14f0 <GPIO_setupPinDirection+0x8>
    14f0:	0f 92       	push	r0
    14f2:	cd b7       	in	r28, 0x3d	; 61
    14f4:	de b7       	in	r29, 0x3e	; 62
    14f6:	89 83       	std	Y+1, r24	; 0x01
    14f8:	6a 83       	std	Y+2, r22	; 0x02
    14fa:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    14fc:	8a 81       	ldd	r24, Y+2	; 0x02
    14fe:	88 30       	cpi	r24, 0x08	; 8
    1500:	08 f0       	brcs	.+2      	; 0x1504 <GPIO_setupPinDirection+0x1c>
    1502:	d5 c0       	rjmp	.+426    	; 0x16ae <GPIO_setupPinDirection+0x1c6>
    1504:	89 81       	ldd	r24, Y+1	; 0x01
    1506:	84 30       	cpi	r24, 0x04	; 4
    1508:	08 f0       	brcs	.+2      	; 0x150c <GPIO_setupPinDirection+0x24>
    150a:	d1 c0       	rjmp	.+418    	; 0x16ae <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    150c:	89 81       	ldd	r24, Y+1	; 0x01
    150e:	28 2f       	mov	r18, r24
    1510:	30 e0       	ldi	r19, 0x00	; 0
    1512:	3d 83       	std	Y+5, r19	; 0x05
    1514:	2c 83       	std	Y+4, r18	; 0x04
    1516:	8c 81       	ldd	r24, Y+4	; 0x04
    1518:	9d 81       	ldd	r25, Y+5	; 0x05
    151a:	81 30       	cpi	r24, 0x01	; 1
    151c:	91 05       	cpc	r25, r1
    151e:	09 f4       	brne	.+2      	; 0x1522 <GPIO_setupPinDirection+0x3a>
    1520:	43 c0       	rjmp	.+134    	; 0x15a8 <GPIO_setupPinDirection+0xc0>
    1522:	2c 81       	ldd	r18, Y+4	; 0x04
    1524:	3d 81       	ldd	r19, Y+5	; 0x05
    1526:	22 30       	cpi	r18, 0x02	; 2
    1528:	31 05       	cpc	r19, r1
    152a:	2c f4       	brge	.+10     	; 0x1536 <GPIO_setupPinDirection+0x4e>
    152c:	8c 81       	ldd	r24, Y+4	; 0x04
    152e:	9d 81       	ldd	r25, Y+5	; 0x05
    1530:	00 97       	sbiw	r24, 0x00	; 0
    1532:	71 f0       	breq	.+28     	; 0x1550 <GPIO_setupPinDirection+0x68>
    1534:	bc c0       	rjmp	.+376    	; 0x16ae <GPIO_setupPinDirection+0x1c6>
    1536:	2c 81       	ldd	r18, Y+4	; 0x04
    1538:	3d 81       	ldd	r19, Y+5	; 0x05
    153a:	22 30       	cpi	r18, 0x02	; 2
    153c:	31 05       	cpc	r19, r1
    153e:	09 f4       	brne	.+2      	; 0x1542 <GPIO_setupPinDirection+0x5a>
    1540:	5f c0       	rjmp	.+190    	; 0x1600 <GPIO_setupPinDirection+0x118>
    1542:	8c 81       	ldd	r24, Y+4	; 0x04
    1544:	9d 81       	ldd	r25, Y+5	; 0x05
    1546:	83 30       	cpi	r24, 0x03	; 3
    1548:	91 05       	cpc	r25, r1
    154a:	09 f4       	brne	.+2      	; 0x154e <GPIO_setupPinDirection+0x66>
    154c:	85 c0       	rjmp	.+266    	; 0x1658 <GPIO_setupPinDirection+0x170>
    154e:	af c0       	rjmp	.+350    	; 0x16ae <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    1550:	8b 81       	ldd	r24, Y+3	; 0x03
    1552:	81 30       	cpi	r24, 0x01	; 1
    1554:	a1 f4       	brne	.+40     	; 0x157e <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    1556:	aa e3       	ldi	r26, 0x3A	; 58
    1558:	b0 e0       	ldi	r27, 0x00	; 0
    155a:	ea e3       	ldi	r30, 0x3A	; 58
    155c:	f0 e0       	ldi	r31, 0x00	; 0
    155e:	80 81       	ld	r24, Z
    1560:	48 2f       	mov	r20, r24
    1562:	8a 81       	ldd	r24, Y+2	; 0x02
    1564:	28 2f       	mov	r18, r24
    1566:	30 e0       	ldi	r19, 0x00	; 0
    1568:	81 e0       	ldi	r24, 0x01	; 1
    156a:	90 e0       	ldi	r25, 0x00	; 0
    156c:	02 2e       	mov	r0, r18
    156e:	02 c0       	rjmp	.+4      	; 0x1574 <GPIO_setupPinDirection+0x8c>
    1570:	88 0f       	add	r24, r24
    1572:	99 1f       	adc	r25, r25
    1574:	0a 94       	dec	r0
    1576:	e2 f7       	brpl	.-8      	; 0x1570 <GPIO_setupPinDirection+0x88>
    1578:	84 2b       	or	r24, r20
    157a:	8c 93       	st	X, r24
    157c:	98 c0       	rjmp	.+304    	; 0x16ae <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    157e:	aa e3       	ldi	r26, 0x3A	; 58
    1580:	b0 e0       	ldi	r27, 0x00	; 0
    1582:	ea e3       	ldi	r30, 0x3A	; 58
    1584:	f0 e0       	ldi	r31, 0x00	; 0
    1586:	80 81       	ld	r24, Z
    1588:	48 2f       	mov	r20, r24
    158a:	8a 81       	ldd	r24, Y+2	; 0x02
    158c:	28 2f       	mov	r18, r24
    158e:	30 e0       	ldi	r19, 0x00	; 0
    1590:	81 e0       	ldi	r24, 0x01	; 1
    1592:	90 e0       	ldi	r25, 0x00	; 0
    1594:	02 2e       	mov	r0, r18
    1596:	02 c0       	rjmp	.+4      	; 0x159c <GPIO_setupPinDirection+0xb4>
    1598:	88 0f       	add	r24, r24
    159a:	99 1f       	adc	r25, r25
    159c:	0a 94       	dec	r0
    159e:	e2 f7       	brpl	.-8      	; 0x1598 <GPIO_setupPinDirection+0xb0>
    15a0:	80 95       	com	r24
    15a2:	84 23       	and	r24, r20
    15a4:	8c 93       	st	X, r24
    15a6:	83 c0       	rjmp	.+262    	; 0x16ae <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    15a8:	8b 81       	ldd	r24, Y+3	; 0x03
    15aa:	81 30       	cpi	r24, 0x01	; 1
    15ac:	a1 f4       	brne	.+40     	; 0x15d6 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    15ae:	a7 e3       	ldi	r26, 0x37	; 55
    15b0:	b0 e0       	ldi	r27, 0x00	; 0
    15b2:	e7 e3       	ldi	r30, 0x37	; 55
    15b4:	f0 e0       	ldi	r31, 0x00	; 0
    15b6:	80 81       	ld	r24, Z
    15b8:	48 2f       	mov	r20, r24
    15ba:	8a 81       	ldd	r24, Y+2	; 0x02
    15bc:	28 2f       	mov	r18, r24
    15be:	30 e0       	ldi	r19, 0x00	; 0
    15c0:	81 e0       	ldi	r24, 0x01	; 1
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	02 2e       	mov	r0, r18
    15c6:	02 c0       	rjmp	.+4      	; 0x15cc <GPIO_setupPinDirection+0xe4>
    15c8:	88 0f       	add	r24, r24
    15ca:	99 1f       	adc	r25, r25
    15cc:	0a 94       	dec	r0
    15ce:	e2 f7       	brpl	.-8      	; 0x15c8 <GPIO_setupPinDirection+0xe0>
    15d0:	84 2b       	or	r24, r20
    15d2:	8c 93       	st	X, r24
    15d4:	6c c0       	rjmp	.+216    	; 0x16ae <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    15d6:	a7 e3       	ldi	r26, 0x37	; 55
    15d8:	b0 e0       	ldi	r27, 0x00	; 0
    15da:	e7 e3       	ldi	r30, 0x37	; 55
    15dc:	f0 e0       	ldi	r31, 0x00	; 0
    15de:	80 81       	ld	r24, Z
    15e0:	48 2f       	mov	r20, r24
    15e2:	8a 81       	ldd	r24, Y+2	; 0x02
    15e4:	28 2f       	mov	r18, r24
    15e6:	30 e0       	ldi	r19, 0x00	; 0
    15e8:	81 e0       	ldi	r24, 0x01	; 1
    15ea:	90 e0       	ldi	r25, 0x00	; 0
    15ec:	02 2e       	mov	r0, r18
    15ee:	02 c0       	rjmp	.+4      	; 0x15f4 <GPIO_setupPinDirection+0x10c>
    15f0:	88 0f       	add	r24, r24
    15f2:	99 1f       	adc	r25, r25
    15f4:	0a 94       	dec	r0
    15f6:	e2 f7       	brpl	.-8      	; 0x15f0 <GPIO_setupPinDirection+0x108>
    15f8:	80 95       	com	r24
    15fa:	84 23       	and	r24, r20
    15fc:	8c 93       	st	X, r24
    15fe:	57 c0       	rjmp	.+174    	; 0x16ae <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    1600:	8b 81       	ldd	r24, Y+3	; 0x03
    1602:	81 30       	cpi	r24, 0x01	; 1
    1604:	a1 f4       	brne	.+40     	; 0x162e <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1606:	a4 e3       	ldi	r26, 0x34	; 52
    1608:	b0 e0       	ldi	r27, 0x00	; 0
    160a:	e4 e3       	ldi	r30, 0x34	; 52
    160c:	f0 e0       	ldi	r31, 0x00	; 0
    160e:	80 81       	ld	r24, Z
    1610:	48 2f       	mov	r20, r24
    1612:	8a 81       	ldd	r24, Y+2	; 0x02
    1614:	28 2f       	mov	r18, r24
    1616:	30 e0       	ldi	r19, 0x00	; 0
    1618:	81 e0       	ldi	r24, 0x01	; 1
    161a:	90 e0       	ldi	r25, 0x00	; 0
    161c:	02 2e       	mov	r0, r18
    161e:	02 c0       	rjmp	.+4      	; 0x1624 <GPIO_setupPinDirection+0x13c>
    1620:	88 0f       	add	r24, r24
    1622:	99 1f       	adc	r25, r25
    1624:	0a 94       	dec	r0
    1626:	e2 f7       	brpl	.-8      	; 0x1620 <GPIO_setupPinDirection+0x138>
    1628:	84 2b       	or	r24, r20
    162a:	8c 93       	st	X, r24
    162c:	40 c0       	rjmp	.+128    	; 0x16ae <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    162e:	a4 e3       	ldi	r26, 0x34	; 52
    1630:	b0 e0       	ldi	r27, 0x00	; 0
    1632:	e4 e3       	ldi	r30, 0x34	; 52
    1634:	f0 e0       	ldi	r31, 0x00	; 0
    1636:	80 81       	ld	r24, Z
    1638:	48 2f       	mov	r20, r24
    163a:	8a 81       	ldd	r24, Y+2	; 0x02
    163c:	28 2f       	mov	r18, r24
    163e:	30 e0       	ldi	r19, 0x00	; 0
    1640:	81 e0       	ldi	r24, 0x01	; 1
    1642:	90 e0       	ldi	r25, 0x00	; 0
    1644:	02 2e       	mov	r0, r18
    1646:	02 c0       	rjmp	.+4      	; 0x164c <GPIO_setupPinDirection+0x164>
    1648:	88 0f       	add	r24, r24
    164a:	99 1f       	adc	r25, r25
    164c:	0a 94       	dec	r0
    164e:	e2 f7       	brpl	.-8      	; 0x1648 <GPIO_setupPinDirection+0x160>
    1650:	80 95       	com	r24
    1652:	84 23       	and	r24, r20
    1654:	8c 93       	st	X, r24
    1656:	2b c0       	rjmp	.+86     	; 0x16ae <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    1658:	8b 81       	ldd	r24, Y+3	; 0x03
    165a:	81 30       	cpi	r24, 0x01	; 1
    165c:	a1 f4       	brne	.+40     	; 0x1686 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    165e:	a1 e3       	ldi	r26, 0x31	; 49
    1660:	b0 e0       	ldi	r27, 0x00	; 0
    1662:	e1 e3       	ldi	r30, 0x31	; 49
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	80 81       	ld	r24, Z
    1668:	48 2f       	mov	r20, r24
    166a:	8a 81       	ldd	r24, Y+2	; 0x02
    166c:	28 2f       	mov	r18, r24
    166e:	30 e0       	ldi	r19, 0x00	; 0
    1670:	81 e0       	ldi	r24, 0x01	; 1
    1672:	90 e0       	ldi	r25, 0x00	; 0
    1674:	02 2e       	mov	r0, r18
    1676:	02 c0       	rjmp	.+4      	; 0x167c <GPIO_setupPinDirection+0x194>
    1678:	88 0f       	add	r24, r24
    167a:	99 1f       	adc	r25, r25
    167c:	0a 94       	dec	r0
    167e:	e2 f7       	brpl	.-8      	; 0x1678 <GPIO_setupPinDirection+0x190>
    1680:	84 2b       	or	r24, r20
    1682:	8c 93       	st	X, r24
    1684:	14 c0       	rjmp	.+40     	; 0x16ae <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    1686:	a1 e3       	ldi	r26, 0x31	; 49
    1688:	b0 e0       	ldi	r27, 0x00	; 0
    168a:	e1 e3       	ldi	r30, 0x31	; 49
    168c:	f0 e0       	ldi	r31, 0x00	; 0
    168e:	80 81       	ld	r24, Z
    1690:	48 2f       	mov	r20, r24
    1692:	8a 81       	ldd	r24, Y+2	; 0x02
    1694:	28 2f       	mov	r18, r24
    1696:	30 e0       	ldi	r19, 0x00	; 0
    1698:	81 e0       	ldi	r24, 0x01	; 1
    169a:	90 e0       	ldi	r25, 0x00	; 0
    169c:	02 2e       	mov	r0, r18
    169e:	02 c0       	rjmp	.+4      	; 0x16a4 <GPIO_setupPinDirection+0x1bc>
    16a0:	88 0f       	add	r24, r24
    16a2:	99 1f       	adc	r25, r25
    16a4:	0a 94       	dec	r0
    16a6:	e2 f7       	brpl	.-8      	; 0x16a0 <GPIO_setupPinDirection+0x1b8>
    16a8:	80 95       	com	r24
    16aa:	84 23       	and	r24, r20
    16ac:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    16ae:	0f 90       	pop	r0
    16b0:	0f 90       	pop	r0
    16b2:	0f 90       	pop	r0
    16b4:	0f 90       	pop	r0
    16b6:	0f 90       	pop	r0
    16b8:	cf 91       	pop	r28
    16ba:	df 91       	pop	r29
    16bc:	08 95       	ret

000016be <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    16be:	df 93       	push	r29
    16c0:	cf 93       	push	r28
    16c2:	00 d0       	rcall	.+0      	; 0x16c4 <GPIO_writePin+0x6>
    16c4:	00 d0       	rcall	.+0      	; 0x16c6 <GPIO_writePin+0x8>
    16c6:	0f 92       	push	r0
    16c8:	cd b7       	in	r28, 0x3d	; 61
    16ca:	de b7       	in	r29, 0x3e	; 62
    16cc:	89 83       	std	Y+1, r24	; 0x01
    16ce:	6a 83       	std	Y+2, r22	; 0x02
    16d0:	4b 83       	std	Y+3, r20	; 0x03
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    16d2:	8a 81       	ldd	r24, Y+2	; 0x02
    16d4:	88 30       	cpi	r24, 0x08	; 8
    16d6:	08 f0       	brcs	.+2      	; 0x16da <GPIO_writePin+0x1c>
    16d8:	d5 c0       	rjmp	.+426    	; 0x1884 <GPIO_writePin+0x1c6>
    16da:	89 81       	ldd	r24, Y+1	; 0x01
    16dc:	84 30       	cpi	r24, 0x04	; 4
    16de:	08 f0       	brcs	.+2      	; 0x16e2 <GPIO_writePin+0x24>
    16e0:	d1 c0       	rjmp	.+418    	; 0x1884 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    16e2:	89 81       	ldd	r24, Y+1	; 0x01
    16e4:	28 2f       	mov	r18, r24
    16e6:	30 e0       	ldi	r19, 0x00	; 0
    16e8:	3d 83       	std	Y+5, r19	; 0x05
    16ea:	2c 83       	std	Y+4, r18	; 0x04
    16ec:	8c 81       	ldd	r24, Y+4	; 0x04
    16ee:	9d 81       	ldd	r25, Y+5	; 0x05
    16f0:	81 30       	cpi	r24, 0x01	; 1
    16f2:	91 05       	cpc	r25, r1
    16f4:	09 f4       	brne	.+2      	; 0x16f8 <GPIO_writePin+0x3a>
    16f6:	43 c0       	rjmp	.+134    	; 0x177e <GPIO_writePin+0xc0>
    16f8:	2c 81       	ldd	r18, Y+4	; 0x04
    16fa:	3d 81       	ldd	r19, Y+5	; 0x05
    16fc:	22 30       	cpi	r18, 0x02	; 2
    16fe:	31 05       	cpc	r19, r1
    1700:	2c f4       	brge	.+10     	; 0x170c <GPIO_writePin+0x4e>
    1702:	8c 81       	ldd	r24, Y+4	; 0x04
    1704:	9d 81       	ldd	r25, Y+5	; 0x05
    1706:	00 97       	sbiw	r24, 0x00	; 0
    1708:	71 f0       	breq	.+28     	; 0x1726 <GPIO_writePin+0x68>
    170a:	bc c0       	rjmp	.+376    	; 0x1884 <GPIO_writePin+0x1c6>
    170c:	2c 81       	ldd	r18, Y+4	; 0x04
    170e:	3d 81       	ldd	r19, Y+5	; 0x05
    1710:	22 30       	cpi	r18, 0x02	; 2
    1712:	31 05       	cpc	r19, r1
    1714:	09 f4       	brne	.+2      	; 0x1718 <GPIO_writePin+0x5a>
    1716:	5f c0       	rjmp	.+190    	; 0x17d6 <GPIO_writePin+0x118>
    1718:	8c 81       	ldd	r24, Y+4	; 0x04
    171a:	9d 81       	ldd	r25, Y+5	; 0x05
    171c:	83 30       	cpi	r24, 0x03	; 3
    171e:	91 05       	cpc	r25, r1
    1720:	09 f4       	brne	.+2      	; 0x1724 <GPIO_writePin+0x66>
    1722:	85 c0       	rjmp	.+266    	; 0x182e <GPIO_writePin+0x170>
    1724:	af c0       	rjmp	.+350    	; 0x1884 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value)
    1726:	8b 81       	ldd	r24, Y+3	; 0x03
    1728:	88 23       	and	r24, r24
    172a:	a1 f0       	breq	.+40     	; 0x1754 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    172c:	ab e3       	ldi	r26, 0x3B	; 59
    172e:	b0 e0       	ldi	r27, 0x00	; 0
    1730:	eb e3       	ldi	r30, 0x3B	; 59
    1732:	f0 e0       	ldi	r31, 0x00	; 0
    1734:	80 81       	ld	r24, Z
    1736:	48 2f       	mov	r20, r24
    1738:	8a 81       	ldd	r24, Y+2	; 0x02
    173a:	28 2f       	mov	r18, r24
    173c:	30 e0       	ldi	r19, 0x00	; 0
    173e:	81 e0       	ldi	r24, 0x01	; 1
    1740:	90 e0       	ldi	r25, 0x00	; 0
    1742:	02 2e       	mov	r0, r18
    1744:	02 c0       	rjmp	.+4      	; 0x174a <GPIO_writePin+0x8c>
    1746:	88 0f       	add	r24, r24
    1748:	99 1f       	adc	r25, r25
    174a:	0a 94       	dec	r0
    174c:	e2 f7       	brpl	.-8      	; 0x1746 <GPIO_writePin+0x88>
    174e:	84 2b       	or	r24, r20
    1750:	8c 93       	st	X, r24
    1752:	98 c0       	rjmp	.+304    	; 0x1884 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1754:	ab e3       	ldi	r26, 0x3B	; 59
    1756:	b0 e0       	ldi	r27, 0x00	; 0
    1758:	eb e3       	ldi	r30, 0x3B	; 59
    175a:	f0 e0       	ldi	r31, 0x00	; 0
    175c:	80 81       	ld	r24, Z
    175e:	48 2f       	mov	r20, r24
    1760:	8a 81       	ldd	r24, Y+2	; 0x02
    1762:	28 2f       	mov	r18, r24
    1764:	30 e0       	ldi	r19, 0x00	; 0
    1766:	81 e0       	ldi	r24, 0x01	; 1
    1768:	90 e0       	ldi	r25, 0x00	; 0
    176a:	02 2e       	mov	r0, r18
    176c:	02 c0       	rjmp	.+4      	; 0x1772 <GPIO_writePin+0xb4>
    176e:	88 0f       	add	r24, r24
    1770:	99 1f       	adc	r25, r25
    1772:	0a 94       	dec	r0
    1774:	e2 f7       	brpl	.-8      	; 0x176e <GPIO_writePin+0xb0>
    1776:	80 95       	com	r24
    1778:	84 23       	and	r24, r20
    177a:	8c 93       	st	X, r24
    177c:	83 c0       	rjmp	.+262    	; 0x1884 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value)
    177e:	8b 81       	ldd	r24, Y+3	; 0x03
    1780:	88 23       	and	r24, r24
    1782:	a1 f0       	breq	.+40     	; 0x17ac <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1784:	a8 e3       	ldi	r26, 0x38	; 56
    1786:	b0 e0       	ldi	r27, 0x00	; 0
    1788:	e8 e3       	ldi	r30, 0x38	; 56
    178a:	f0 e0       	ldi	r31, 0x00	; 0
    178c:	80 81       	ld	r24, Z
    178e:	48 2f       	mov	r20, r24
    1790:	8a 81       	ldd	r24, Y+2	; 0x02
    1792:	28 2f       	mov	r18, r24
    1794:	30 e0       	ldi	r19, 0x00	; 0
    1796:	81 e0       	ldi	r24, 0x01	; 1
    1798:	90 e0       	ldi	r25, 0x00	; 0
    179a:	02 2e       	mov	r0, r18
    179c:	02 c0       	rjmp	.+4      	; 0x17a2 <GPIO_writePin+0xe4>
    179e:	88 0f       	add	r24, r24
    17a0:	99 1f       	adc	r25, r25
    17a2:	0a 94       	dec	r0
    17a4:	e2 f7       	brpl	.-8      	; 0x179e <GPIO_writePin+0xe0>
    17a6:	84 2b       	or	r24, r20
    17a8:	8c 93       	st	X, r24
    17aa:	6c c0       	rjmp	.+216    	; 0x1884 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    17ac:	a8 e3       	ldi	r26, 0x38	; 56
    17ae:	b0 e0       	ldi	r27, 0x00	; 0
    17b0:	e8 e3       	ldi	r30, 0x38	; 56
    17b2:	f0 e0       	ldi	r31, 0x00	; 0
    17b4:	80 81       	ld	r24, Z
    17b6:	48 2f       	mov	r20, r24
    17b8:	8a 81       	ldd	r24, Y+2	; 0x02
    17ba:	28 2f       	mov	r18, r24
    17bc:	30 e0       	ldi	r19, 0x00	; 0
    17be:	81 e0       	ldi	r24, 0x01	; 1
    17c0:	90 e0       	ldi	r25, 0x00	; 0
    17c2:	02 2e       	mov	r0, r18
    17c4:	02 c0       	rjmp	.+4      	; 0x17ca <GPIO_writePin+0x10c>
    17c6:	88 0f       	add	r24, r24
    17c8:	99 1f       	adc	r25, r25
    17ca:	0a 94       	dec	r0
    17cc:	e2 f7       	brpl	.-8      	; 0x17c6 <GPIO_writePin+0x108>
    17ce:	80 95       	com	r24
    17d0:	84 23       	and	r24, r20
    17d2:	8c 93       	st	X, r24
    17d4:	57 c0       	rjmp	.+174    	; 0x1884 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value)
    17d6:	8b 81       	ldd	r24, Y+3	; 0x03
    17d8:	88 23       	and	r24, r24
    17da:	a1 f0       	breq	.+40     	; 0x1804 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    17dc:	a5 e3       	ldi	r26, 0x35	; 53
    17de:	b0 e0       	ldi	r27, 0x00	; 0
    17e0:	e5 e3       	ldi	r30, 0x35	; 53
    17e2:	f0 e0       	ldi	r31, 0x00	; 0
    17e4:	80 81       	ld	r24, Z
    17e6:	48 2f       	mov	r20, r24
    17e8:	8a 81       	ldd	r24, Y+2	; 0x02
    17ea:	28 2f       	mov	r18, r24
    17ec:	30 e0       	ldi	r19, 0x00	; 0
    17ee:	81 e0       	ldi	r24, 0x01	; 1
    17f0:	90 e0       	ldi	r25, 0x00	; 0
    17f2:	02 2e       	mov	r0, r18
    17f4:	02 c0       	rjmp	.+4      	; 0x17fa <GPIO_writePin+0x13c>
    17f6:	88 0f       	add	r24, r24
    17f8:	99 1f       	adc	r25, r25
    17fa:	0a 94       	dec	r0
    17fc:	e2 f7       	brpl	.-8      	; 0x17f6 <GPIO_writePin+0x138>
    17fe:	84 2b       	or	r24, r20
    1800:	8c 93       	st	X, r24
    1802:	40 c0       	rjmp	.+128    	; 0x1884 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1804:	a5 e3       	ldi	r26, 0x35	; 53
    1806:	b0 e0       	ldi	r27, 0x00	; 0
    1808:	e5 e3       	ldi	r30, 0x35	; 53
    180a:	f0 e0       	ldi	r31, 0x00	; 0
    180c:	80 81       	ld	r24, Z
    180e:	48 2f       	mov	r20, r24
    1810:	8a 81       	ldd	r24, Y+2	; 0x02
    1812:	28 2f       	mov	r18, r24
    1814:	30 e0       	ldi	r19, 0x00	; 0
    1816:	81 e0       	ldi	r24, 0x01	; 1
    1818:	90 e0       	ldi	r25, 0x00	; 0
    181a:	02 2e       	mov	r0, r18
    181c:	02 c0       	rjmp	.+4      	; 0x1822 <GPIO_writePin+0x164>
    181e:	88 0f       	add	r24, r24
    1820:	99 1f       	adc	r25, r25
    1822:	0a 94       	dec	r0
    1824:	e2 f7       	brpl	.-8      	; 0x181e <GPIO_writePin+0x160>
    1826:	80 95       	com	r24
    1828:	84 23       	and	r24, r20
    182a:	8c 93       	st	X, r24
    182c:	2b c0       	rjmp	.+86     	; 0x1884 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value)
    182e:	8b 81       	ldd	r24, Y+3	; 0x03
    1830:	88 23       	and	r24, r24
    1832:	a1 f0       	breq	.+40     	; 0x185c <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1834:	a2 e3       	ldi	r26, 0x32	; 50
    1836:	b0 e0       	ldi	r27, 0x00	; 0
    1838:	e2 e3       	ldi	r30, 0x32	; 50
    183a:	f0 e0       	ldi	r31, 0x00	; 0
    183c:	80 81       	ld	r24, Z
    183e:	48 2f       	mov	r20, r24
    1840:	8a 81       	ldd	r24, Y+2	; 0x02
    1842:	28 2f       	mov	r18, r24
    1844:	30 e0       	ldi	r19, 0x00	; 0
    1846:	81 e0       	ldi	r24, 0x01	; 1
    1848:	90 e0       	ldi	r25, 0x00	; 0
    184a:	02 2e       	mov	r0, r18
    184c:	02 c0       	rjmp	.+4      	; 0x1852 <GPIO_writePin+0x194>
    184e:	88 0f       	add	r24, r24
    1850:	99 1f       	adc	r25, r25
    1852:	0a 94       	dec	r0
    1854:	e2 f7       	brpl	.-8      	; 0x184e <GPIO_writePin+0x190>
    1856:	84 2b       	or	r24, r20
    1858:	8c 93       	st	X, r24
    185a:	14 c0       	rjmp	.+40     	; 0x1884 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    185c:	a2 e3       	ldi	r26, 0x32	; 50
    185e:	b0 e0       	ldi	r27, 0x00	; 0
    1860:	e2 e3       	ldi	r30, 0x32	; 50
    1862:	f0 e0       	ldi	r31, 0x00	; 0
    1864:	80 81       	ld	r24, Z
    1866:	48 2f       	mov	r20, r24
    1868:	8a 81       	ldd	r24, Y+2	; 0x02
    186a:	28 2f       	mov	r18, r24
    186c:	30 e0       	ldi	r19, 0x00	; 0
    186e:	81 e0       	ldi	r24, 0x01	; 1
    1870:	90 e0       	ldi	r25, 0x00	; 0
    1872:	02 2e       	mov	r0, r18
    1874:	02 c0       	rjmp	.+4      	; 0x187a <GPIO_writePin+0x1bc>
    1876:	88 0f       	add	r24, r24
    1878:	99 1f       	adc	r25, r25
    187a:	0a 94       	dec	r0
    187c:	e2 f7       	brpl	.-8      	; 0x1876 <GPIO_writePin+0x1b8>
    187e:	80 95       	com	r24
    1880:	84 23       	and	r24, r20
    1882:	8c 93       	st	X, r24
			}
			break;
		}
	}

}
    1884:	0f 90       	pop	r0
    1886:	0f 90       	pop	r0
    1888:	0f 90       	pop	r0
    188a:	0f 90       	pop	r0
    188c:	0f 90       	pop	r0
    188e:	cf 91       	pop	r28
    1890:	df 91       	pop	r29
    1892:	08 95       	ret

00001894 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1894:	df 93       	push	r29
    1896:	cf 93       	push	r28
    1898:	00 d0       	rcall	.+0      	; 0x189a <GPIO_readPin+0x6>
    189a:	00 d0       	rcall	.+0      	; 0x189c <GPIO_readPin+0x8>
    189c:	0f 92       	push	r0
    189e:	cd b7       	in	r28, 0x3d	; 61
    18a0:	de b7       	in	r29, 0x3e	; 62
    18a2:	89 83       	std	Y+1, r24	; 0x01
    18a4:	6a 83       	std	Y+2, r22	; 0x02
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    18a6:	8a 81       	ldd	r24, Y+2	; 0x02
    18a8:	88 30       	cpi	r24, 0x08	; 8
    18aa:	18 f4       	brcc	.+6      	; 0x18b2 <GPIO_readPin+0x1e>
    18ac:	89 81       	ldd	r24, Y+1	; 0x01
    18ae:	84 30       	cpi	r24, 0x04	; 4
    18b0:	10 f0       	brcs	.+4      	; 0x18b6 <GPIO_readPin+0x22>
	{
		return LOGIC_LOW;
    18b2:	1d 82       	std	Y+5, r1	; 0x05
    18b4:	82 c0       	rjmp	.+260    	; 0x19ba <GPIO_readPin+0x126>
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    18b6:	89 81       	ldd	r24, Y+1	; 0x01
    18b8:	28 2f       	mov	r18, r24
    18ba:	30 e0       	ldi	r19, 0x00	; 0
    18bc:	3c 83       	std	Y+4, r19	; 0x04
    18be:	2b 83       	std	Y+3, r18	; 0x03
    18c0:	4b 81       	ldd	r20, Y+3	; 0x03
    18c2:	5c 81       	ldd	r21, Y+4	; 0x04
    18c4:	41 30       	cpi	r20, 0x01	; 1
    18c6:	51 05       	cpc	r21, r1
    18c8:	79 f1       	breq	.+94     	; 0x1928 <GPIO_readPin+0x94>
    18ca:	8b 81       	ldd	r24, Y+3	; 0x03
    18cc:	9c 81       	ldd	r25, Y+4	; 0x04
    18ce:	82 30       	cpi	r24, 0x02	; 2
    18d0:	91 05       	cpc	r25, r1
    18d2:	34 f4       	brge	.+12     	; 0x18e0 <GPIO_readPin+0x4c>
    18d4:	2b 81       	ldd	r18, Y+3	; 0x03
    18d6:	3c 81       	ldd	r19, Y+4	; 0x04
    18d8:	21 15       	cp	r18, r1
    18da:	31 05       	cpc	r19, r1
    18dc:	69 f0       	breq	.+26     	; 0x18f8 <GPIO_readPin+0x64>
    18de:	6c c0       	rjmp	.+216    	; 0x19b8 <GPIO_readPin+0x124>
    18e0:	4b 81       	ldd	r20, Y+3	; 0x03
    18e2:	5c 81       	ldd	r21, Y+4	; 0x04
    18e4:	42 30       	cpi	r20, 0x02	; 2
    18e6:	51 05       	cpc	r21, r1
    18e8:	b9 f1       	breq	.+110    	; 0x1958 <GPIO_readPin+0xc4>
    18ea:	8b 81       	ldd	r24, Y+3	; 0x03
    18ec:	9c 81       	ldd	r25, Y+4	; 0x04
    18ee:	83 30       	cpi	r24, 0x03	; 3
    18f0:	91 05       	cpc	r25, r1
    18f2:	09 f4       	brne	.+2      	; 0x18f6 <GPIO_readPin+0x62>
    18f4:	49 c0       	rjmp	.+146    	; 0x1988 <GPIO_readPin+0xf4>
    18f6:	60 c0       	rjmp	.+192    	; 0x19b8 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    18f8:	e9 e3       	ldi	r30, 0x39	; 57
    18fa:	f0 e0       	ldi	r31, 0x00	; 0
    18fc:	80 81       	ld	r24, Z
    18fe:	28 2f       	mov	r18, r24
    1900:	30 e0       	ldi	r19, 0x00	; 0
    1902:	8a 81       	ldd	r24, Y+2	; 0x02
    1904:	88 2f       	mov	r24, r24
    1906:	90 e0       	ldi	r25, 0x00	; 0
    1908:	a9 01       	movw	r20, r18
    190a:	02 c0       	rjmp	.+4      	; 0x1910 <GPIO_readPin+0x7c>
    190c:	55 95       	asr	r21
    190e:	47 95       	ror	r20
    1910:	8a 95       	dec	r24
    1912:	e2 f7       	brpl	.-8      	; 0x190c <GPIO_readPin+0x78>
    1914:	ca 01       	movw	r24, r20
    1916:	81 70       	andi	r24, 0x01	; 1
    1918:	90 70       	andi	r25, 0x00	; 0
    191a:	88 23       	and	r24, r24
    191c:	19 f0       	breq	.+6      	; 0x1924 <GPIO_readPin+0x90>
			{
				return LOGIC_HIGH;
    191e:	51 e0       	ldi	r21, 0x01	; 1
    1920:	5d 83       	std	Y+5, r21	; 0x05
    1922:	4b c0       	rjmp	.+150    	; 0x19ba <GPIO_readPin+0x126>
			}else
			{
				return LOGIC_LOW;
    1924:	1d 82       	std	Y+5, r1	; 0x05
    1926:	49 c0       	rjmp	.+146    	; 0x19ba <GPIO_readPin+0x126>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1928:	e6 e3       	ldi	r30, 0x36	; 54
    192a:	f0 e0       	ldi	r31, 0x00	; 0
    192c:	80 81       	ld	r24, Z
    192e:	28 2f       	mov	r18, r24
    1930:	30 e0       	ldi	r19, 0x00	; 0
    1932:	8a 81       	ldd	r24, Y+2	; 0x02
    1934:	88 2f       	mov	r24, r24
    1936:	90 e0       	ldi	r25, 0x00	; 0
    1938:	a9 01       	movw	r20, r18
    193a:	02 c0       	rjmp	.+4      	; 0x1940 <GPIO_readPin+0xac>
    193c:	55 95       	asr	r21
    193e:	47 95       	ror	r20
    1940:	8a 95       	dec	r24
    1942:	e2 f7       	brpl	.-8      	; 0x193c <GPIO_readPin+0xa8>
    1944:	ca 01       	movw	r24, r20
    1946:	81 70       	andi	r24, 0x01	; 1
    1948:	90 70       	andi	r25, 0x00	; 0
    194a:	88 23       	and	r24, r24
    194c:	19 f0       	breq	.+6      	; 0x1954 <GPIO_readPin+0xc0>
			{
				return LOGIC_HIGH;
    194e:	51 e0       	ldi	r21, 0x01	; 1
    1950:	5d 83       	std	Y+5, r21	; 0x05
    1952:	33 c0       	rjmp	.+102    	; 0x19ba <GPIO_readPin+0x126>
			}else
			{
				return LOGIC_LOW;
    1954:	1d 82       	std	Y+5, r1	; 0x05
    1956:	31 c0       	rjmp	.+98     	; 0x19ba <GPIO_readPin+0x126>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1958:	e3 e3       	ldi	r30, 0x33	; 51
    195a:	f0 e0       	ldi	r31, 0x00	; 0
    195c:	80 81       	ld	r24, Z
    195e:	28 2f       	mov	r18, r24
    1960:	30 e0       	ldi	r19, 0x00	; 0
    1962:	8a 81       	ldd	r24, Y+2	; 0x02
    1964:	88 2f       	mov	r24, r24
    1966:	90 e0       	ldi	r25, 0x00	; 0
    1968:	a9 01       	movw	r20, r18
    196a:	02 c0       	rjmp	.+4      	; 0x1970 <GPIO_readPin+0xdc>
    196c:	55 95       	asr	r21
    196e:	47 95       	ror	r20
    1970:	8a 95       	dec	r24
    1972:	e2 f7       	brpl	.-8      	; 0x196c <GPIO_readPin+0xd8>
    1974:	ca 01       	movw	r24, r20
    1976:	81 70       	andi	r24, 0x01	; 1
    1978:	90 70       	andi	r25, 0x00	; 0
    197a:	88 23       	and	r24, r24
    197c:	19 f0       	breq	.+6      	; 0x1984 <GPIO_readPin+0xf0>
			{
				return LOGIC_HIGH;
    197e:	51 e0       	ldi	r21, 0x01	; 1
    1980:	5d 83       	std	Y+5, r21	; 0x05
    1982:	1b c0       	rjmp	.+54     	; 0x19ba <GPIO_readPin+0x126>
			}else
			{
				return LOGIC_LOW;
    1984:	1d 82       	std	Y+5, r1	; 0x05
    1986:	19 c0       	rjmp	.+50     	; 0x19ba <GPIO_readPin+0x126>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1988:	e0 e3       	ldi	r30, 0x30	; 48
    198a:	f0 e0       	ldi	r31, 0x00	; 0
    198c:	80 81       	ld	r24, Z
    198e:	28 2f       	mov	r18, r24
    1990:	30 e0       	ldi	r19, 0x00	; 0
    1992:	8a 81       	ldd	r24, Y+2	; 0x02
    1994:	88 2f       	mov	r24, r24
    1996:	90 e0       	ldi	r25, 0x00	; 0
    1998:	a9 01       	movw	r20, r18
    199a:	02 c0       	rjmp	.+4      	; 0x19a0 <GPIO_readPin+0x10c>
    199c:	55 95       	asr	r21
    199e:	47 95       	ror	r20
    19a0:	8a 95       	dec	r24
    19a2:	e2 f7       	brpl	.-8      	; 0x199c <GPIO_readPin+0x108>
    19a4:	ca 01       	movw	r24, r20
    19a6:	81 70       	andi	r24, 0x01	; 1
    19a8:	90 70       	andi	r25, 0x00	; 0
    19aa:	88 23       	and	r24, r24
    19ac:	19 f0       	breq	.+6      	; 0x19b4 <GPIO_readPin+0x120>
			{
				return LOGIC_HIGH;
    19ae:	51 e0       	ldi	r21, 0x01	; 1
    19b0:	5d 83       	std	Y+5, r21	; 0x05
    19b2:	03 c0       	rjmp	.+6      	; 0x19ba <GPIO_readPin+0x126>
			}else
			{
				return LOGIC_LOW;
    19b4:	1d 82       	std	Y+5, r1	; 0x05
    19b6:	01 c0       	rjmp	.+2      	; 0x19ba <GPIO_readPin+0x126>
			}
			break;
		default:
			return LOGIC_LOW;
    19b8:	1d 82       	std	Y+5, r1	; 0x05
    19ba:	8d 81       	ldd	r24, Y+5	; 0x05
		}
	}
}
    19bc:	0f 90       	pop	r0
    19be:	0f 90       	pop	r0
    19c0:	0f 90       	pop	r0
    19c2:	0f 90       	pop	r0
    19c4:	0f 90       	pop	r0
    19c6:	cf 91       	pop	r28
    19c8:	df 91       	pop	r29
    19ca:	08 95       	ret

000019cc <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    19cc:	df 93       	push	r29
    19ce:	cf 93       	push	r28
    19d0:	00 d0       	rcall	.+0      	; 0x19d2 <GPIO_setupPortDirection+0x6>
    19d2:	00 d0       	rcall	.+0      	; 0x19d4 <GPIO_setupPortDirection+0x8>
    19d4:	cd b7       	in	r28, 0x3d	; 61
    19d6:	de b7       	in	r29, 0x3e	; 62
    19d8:	89 83       	std	Y+1, r24	; 0x01
    19da:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    19dc:	89 81       	ldd	r24, Y+1	; 0x01
    19de:	84 30       	cpi	r24, 0x04	; 4
    19e0:	90 f5       	brcc	.+100    	; 0x1a46 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    19e2:	89 81       	ldd	r24, Y+1	; 0x01
    19e4:	28 2f       	mov	r18, r24
    19e6:	30 e0       	ldi	r19, 0x00	; 0
    19e8:	3c 83       	std	Y+4, r19	; 0x04
    19ea:	2b 83       	std	Y+3, r18	; 0x03
    19ec:	8b 81       	ldd	r24, Y+3	; 0x03
    19ee:	9c 81       	ldd	r25, Y+4	; 0x04
    19f0:	81 30       	cpi	r24, 0x01	; 1
    19f2:	91 05       	cpc	r25, r1
    19f4:	d1 f0       	breq	.+52     	; 0x1a2a <GPIO_setupPortDirection+0x5e>
    19f6:	2b 81       	ldd	r18, Y+3	; 0x03
    19f8:	3c 81       	ldd	r19, Y+4	; 0x04
    19fa:	22 30       	cpi	r18, 0x02	; 2
    19fc:	31 05       	cpc	r19, r1
    19fe:	2c f4       	brge	.+10     	; 0x1a0a <GPIO_setupPortDirection+0x3e>
    1a00:	8b 81       	ldd	r24, Y+3	; 0x03
    1a02:	9c 81       	ldd	r25, Y+4	; 0x04
    1a04:	00 97       	sbiw	r24, 0x00	; 0
    1a06:	61 f0       	breq	.+24     	; 0x1a20 <GPIO_setupPortDirection+0x54>
    1a08:	1e c0       	rjmp	.+60     	; 0x1a46 <GPIO_setupPortDirection+0x7a>
    1a0a:	2b 81       	ldd	r18, Y+3	; 0x03
    1a0c:	3c 81       	ldd	r19, Y+4	; 0x04
    1a0e:	22 30       	cpi	r18, 0x02	; 2
    1a10:	31 05       	cpc	r19, r1
    1a12:	81 f0       	breq	.+32     	; 0x1a34 <GPIO_setupPortDirection+0x68>
    1a14:	8b 81       	ldd	r24, Y+3	; 0x03
    1a16:	9c 81       	ldd	r25, Y+4	; 0x04
    1a18:	83 30       	cpi	r24, 0x03	; 3
    1a1a:	91 05       	cpc	r25, r1
    1a1c:	81 f0       	breq	.+32     	; 0x1a3e <GPIO_setupPortDirection+0x72>
    1a1e:	13 c0       	rjmp	.+38     	; 0x1a46 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1a20:	ea e3       	ldi	r30, 0x3A	; 58
    1a22:	f0 e0       	ldi	r31, 0x00	; 0
    1a24:	8a 81       	ldd	r24, Y+2	; 0x02
    1a26:	80 83       	st	Z, r24
    1a28:	0e c0       	rjmp	.+28     	; 0x1a46 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1a2a:	e7 e3       	ldi	r30, 0x37	; 55
    1a2c:	f0 e0       	ldi	r31, 0x00	; 0
    1a2e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a30:	80 83       	st	Z, r24
    1a32:	09 c0       	rjmp	.+18     	; 0x1a46 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1a34:	e4 e3       	ldi	r30, 0x34	; 52
    1a36:	f0 e0       	ldi	r31, 0x00	; 0
    1a38:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3a:	80 83       	st	Z, r24
    1a3c:	04 c0       	rjmp	.+8      	; 0x1a46 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1a3e:	e1 e3       	ldi	r30, 0x31	; 49
    1a40:	f0 e0       	ldi	r31, 0x00	; 0
    1a42:	8a 81       	ldd	r24, Y+2	; 0x02
    1a44:	80 83       	st	Z, r24
			break;
		}
	}
}
    1a46:	0f 90       	pop	r0
    1a48:	0f 90       	pop	r0
    1a4a:	0f 90       	pop	r0
    1a4c:	0f 90       	pop	r0
    1a4e:	cf 91       	pop	r28
    1a50:	df 91       	pop	r29
    1a52:	08 95       	ret

00001a54 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1a54:	df 93       	push	r29
    1a56:	cf 93       	push	r28
    1a58:	00 d0       	rcall	.+0      	; 0x1a5a <GPIO_writePort+0x6>
    1a5a:	00 d0       	rcall	.+0      	; 0x1a5c <GPIO_writePort+0x8>
    1a5c:	cd b7       	in	r28, 0x3d	; 61
    1a5e:	de b7       	in	r29, 0x3e	; 62
    1a60:	89 83       	std	Y+1, r24	; 0x01
    1a62:	6a 83       	std	Y+2, r22	; 0x02
	if(port_num >= NUM_OF_PORTS)
    1a64:	89 81       	ldd	r24, Y+1	; 0x01
    1a66:	84 30       	cpi	r24, 0x04	; 4
    1a68:	90 f5       	brcc	.+100    	; 0x1ace <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1a6a:	89 81       	ldd	r24, Y+1	; 0x01
    1a6c:	28 2f       	mov	r18, r24
    1a6e:	30 e0       	ldi	r19, 0x00	; 0
    1a70:	3c 83       	std	Y+4, r19	; 0x04
    1a72:	2b 83       	std	Y+3, r18	; 0x03
    1a74:	8b 81       	ldd	r24, Y+3	; 0x03
    1a76:	9c 81       	ldd	r25, Y+4	; 0x04
    1a78:	81 30       	cpi	r24, 0x01	; 1
    1a7a:	91 05       	cpc	r25, r1
    1a7c:	d1 f0       	breq	.+52     	; 0x1ab2 <GPIO_writePort+0x5e>
    1a7e:	2b 81       	ldd	r18, Y+3	; 0x03
    1a80:	3c 81       	ldd	r19, Y+4	; 0x04
    1a82:	22 30       	cpi	r18, 0x02	; 2
    1a84:	31 05       	cpc	r19, r1
    1a86:	2c f4       	brge	.+10     	; 0x1a92 <GPIO_writePort+0x3e>
    1a88:	8b 81       	ldd	r24, Y+3	; 0x03
    1a8a:	9c 81       	ldd	r25, Y+4	; 0x04
    1a8c:	00 97       	sbiw	r24, 0x00	; 0
    1a8e:	61 f0       	breq	.+24     	; 0x1aa8 <GPIO_writePort+0x54>
    1a90:	1e c0       	rjmp	.+60     	; 0x1ace <GPIO_writePort+0x7a>
    1a92:	2b 81       	ldd	r18, Y+3	; 0x03
    1a94:	3c 81       	ldd	r19, Y+4	; 0x04
    1a96:	22 30       	cpi	r18, 0x02	; 2
    1a98:	31 05       	cpc	r19, r1
    1a9a:	81 f0       	breq	.+32     	; 0x1abc <GPIO_writePort+0x68>
    1a9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a9e:	9c 81       	ldd	r25, Y+4	; 0x04
    1aa0:	83 30       	cpi	r24, 0x03	; 3
    1aa2:	91 05       	cpc	r25, r1
    1aa4:	81 f0       	breq	.+32     	; 0x1ac6 <GPIO_writePort+0x72>
    1aa6:	13 c0       	rjmp	.+38     	; 0x1ace <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1aa8:	eb e3       	ldi	r30, 0x3B	; 59
    1aaa:	f0 e0       	ldi	r31, 0x00	; 0
    1aac:	8a 81       	ldd	r24, Y+2	; 0x02
    1aae:	80 83       	st	Z, r24
    1ab0:	0e c0       	rjmp	.+28     	; 0x1ace <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1ab2:	e8 e3       	ldi	r30, 0x38	; 56
    1ab4:	f0 e0       	ldi	r31, 0x00	; 0
    1ab6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab8:	80 83       	st	Z, r24
    1aba:	09 c0       	rjmp	.+18     	; 0x1ace <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1abc:	e5 e3       	ldi	r30, 0x35	; 53
    1abe:	f0 e0       	ldi	r31, 0x00	; 0
    1ac0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac2:	80 83       	st	Z, r24
    1ac4:	04 c0       	rjmp	.+8      	; 0x1ace <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1ac6:	e2 e3       	ldi	r30, 0x32	; 50
    1ac8:	f0 e0       	ldi	r31, 0x00	; 0
    1aca:	8a 81       	ldd	r24, Y+2	; 0x02
    1acc:	80 83       	st	Z, r24
			break;
		}
	}
}
    1ace:	0f 90       	pop	r0
    1ad0:	0f 90       	pop	r0
    1ad2:	0f 90       	pop	r0
    1ad4:	0f 90       	pop	r0
    1ad6:	cf 91       	pop	r28
    1ad8:	df 91       	pop	r29
    1ada:	08 95       	ret

00001adc <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1adc:	df 93       	push	r29
    1ade:	cf 93       	push	r28
    1ae0:	00 d0       	rcall	.+0      	; 0x1ae2 <GPIO_readPort+0x6>
    1ae2:	00 d0       	rcall	.+0      	; 0x1ae4 <GPIO_readPort+0x8>
    1ae4:	cd b7       	in	r28, 0x3d	; 61
    1ae6:	de b7       	in	r29, 0x3e	; 62
    1ae8:	89 83       	std	Y+1, r24	; 0x01
	if(port_num >= NUM_OF_PORTS)
    1aea:	89 81       	ldd	r24, Y+1	; 0x01
    1aec:	84 30       	cpi	r24, 0x04	; 4
    1aee:	10 f0       	brcs	.+4      	; 0x1af4 <GPIO_readPort+0x18>
	{
		/* Do Nothing */
		return LOGIC_LOW;
    1af0:	1c 82       	std	Y+4, r1	; 0x04
    1af2:	34 c0       	rjmp	.+104    	; 0x1b5c <GPIO_readPort+0x80>
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1af4:	89 81       	ldd	r24, Y+1	; 0x01
    1af6:	28 2f       	mov	r18, r24
    1af8:	30 e0       	ldi	r19, 0x00	; 0
    1afa:	3b 83       	std	Y+3, r19	; 0x03
    1afc:	2a 83       	std	Y+2, r18	; 0x02
    1afe:	8a 81       	ldd	r24, Y+2	; 0x02
    1b00:	9b 81       	ldd	r25, Y+3	; 0x03
    1b02:	81 30       	cpi	r24, 0x01	; 1
    1b04:	91 05       	cpc	r25, r1
    1b06:	d1 f0       	breq	.+52     	; 0x1b3c <GPIO_readPort+0x60>
    1b08:	2a 81       	ldd	r18, Y+2	; 0x02
    1b0a:	3b 81       	ldd	r19, Y+3	; 0x03
    1b0c:	22 30       	cpi	r18, 0x02	; 2
    1b0e:	31 05       	cpc	r19, r1
    1b10:	2c f4       	brge	.+10     	; 0x1b1c <GPIO_readPort+0x40>
    1b12:	8a 81       	ldd	r24, Y+2	; 0x02
    1b14:	9b 81       	ldd	r25, Y+3	; 0x03
    1b16:	00 97       	sbiw	r24, 0x00	; 0
    1b18:	61 f0       	breq	.+24     	; 0x1b32 <GPIO_readPort+0x56>
    1b1a:	1f c0       	rjmp	.+62     	; 0x1b5a <GPIO_readPort+0x7e>
    1b1c:	2a 81       	ldd	r18, Y+2	; 0x02
    1b1e:	3b 81       	ldd	r19, Y+3	; 0x03
    1b20:	22 30       	cpi	r18, 0x02	; 2
    1b22:	31 05       	cpc	r19, r1
    1b24:	81 f0       	breq	.+32     	; 0x1b46 <GPIO_readPort+0x6a>
    1b26:	8a 81       	ldd	r24, Y+2	; 0x02
    1b28:	9b 81       	ldd	r25, Y+3	; 0x03
    1b2a:	83 30       	cpi	r24, 0x03	; 3
    1b2c:	91 05       	cpc	r25, r1
    1b2e:	81 f0       	breq	.+32     	; 0x1b50 <GPIO_readPort+0x74>
    1b30:	14 c0       	rjmp	.+40     	; 0x1b5a <GPIO_readPort+0x7e>
		{
		case PORTA_ID:
			return PINA;
    1b32:	e9 e3       	ldi	r30, 0x39	; 57
    1b34:	f0 e0       	ldi	r31, 0x00	; 0
    1b36:	90 81       	ld	r25, Z
    1b38:	9c 83       	std	Y+4, r25	; 0x04
    1b3a:	10 c0       	rjmp	.+32     	; 0x1b5c <GPIO_readPort+0x80>
			break;
		case PORTB_ID:
			return PINB;
    1b3c:	e6 e3       	ldi	r30, 0x36	; 54
    1b3e:	f0 e0       	ldi	r31, 0x00	; 0
    1b40:	20 81       	ld	r18, Z
    1b42:	2c 83       	std	Y+4, r18	; 0x04
    1b44:	0b c0       	rjmp	.+22     	; 0x1b5c <GPIO_readPort+0x80>
			break;
		case PORTC_ID:
			return PINC;
    1b46:	e3 e3       	ldi	r30, 0x33	; 51
    1b48:	f0 e0       	ldi	r31, 0x00	; 0
    1b4a:	30 81       	ld	r19, Z
    1b4c:	3c 83       	std	Y+4, r19	; 0x04
    1b4e:	06 c0       	rjmp	.+12     	; 0x1b5c <GPIO_readPort+0x80>
			break;
		case PORTD_ID:
			return PIND;
    1b50:	e0 e3       	ldi	r30, 0x30	; 48
    1b52:	f0 e0       	ldi	r31, 0x00	; 0
    1b54:	80 81       	ld	r24, Z
    1b56:	8c 83       	std	Y+4, r24	; 0x04
    1b58:	01 c0       	rjmp	.+2      	; 0x1b5c <GPIO_readPort+0x80>
			break;
		default:
			return LOGIC_LOW;
    1b5a:	1c 82       	std	Y+4, r1	; 0x04
    1b5c:	8c 81       	ldd	r24, Y+4	; 0x04
		}
	}
}
    1b5e:	0f 90       	pop	r0
    1b60:	0f 90       	pop	r0
    1b62:	0f 90       	pop	r0
    1b64:	0f 90       	pop	r0
    1b66:	cf 91       	pop	r28
    1b68:	df 91       	pop	r29
    1b6a:	08 95       	ret

00001b6c <PIR_init>:
 * Parameters: None
 *
 * Returns: None
 */
void PIR_init(void)
{
    1b6c:	df 93       	push	r29
    1b6e:	cf 93       	push	r28
    1b70:	cd b7       	in	r28, 0x3d	; 61
    1b72:	de b7       	in	r29, 0x3e	; 62
    /* Set the flame sensor pin as input */
    GPIO_setupPinDirection(PIR_SENSOR_PORT_ID, PIR_SENSOR_PIN_ID, PIN_INPUT);
    1b74:	82 e0       	ldi	r24, 0x02	; 2
    1b76:	62 e0       	ldi	r22, 0x02	; 2
    1b78:	40 e0       	ldi	r20, 0x00	; 0
    1b7a:	0e 94 74 0a 	call	0x14e8	; 0x14e8 <GPIO_setupPinDirection>
}
    1b7e:	cf 91       	pop	r28
    1b80:	df 91       	pop	r29
    1b82:	08 95       	ret

00001b84 <PIR_getState>:
 *
 * Returns:
 *   uint8 - FIRE (LOGIC_HIGH) if fire is detected, NO_FIRE (LOGIC_LOW) otherwise.
 */
uint8 PIR_getState(void)
{
    1b84:	df 93       	push	r29
    1b86:	cf 93       	push	r28
    1b88:	cd b7       	in	r28, 0x3d	; 61
    1b8a:	de b7       	in	r29, 0x3e	; 62
    return GPIO_readPin(PIR_SENSOR_PORT_ID, PIR_SENSOR_PIN_ID);
    1b8c:	82 e0       	ldi	r24, 0x02	; 2
    1b8e:	62 e0       	ldi	r22, 0x02	; 2
    1b90:	0e 94 4a 0c 	call	0x1894	; 0x1894 <GPIO_readPin>
}
    1b94:	cf 91       	pop	r28
    1b96:	df 91       	pop	r29
    1b98:	08 95       	ret

00001b9a <PWM_Timer0_Start>:
 *
 * Returns:
 *   None
 */
void PWM_Timer0_Start(uint8 duty_cycle)
{
    1b9a:	df 93       	push	r29
    1b9c:	cf 93       	push	r28
    1b9e:	00 d0       	rcall	.+0      	; 0x1ba0 <PWM_Timer0_Start+0x6>
    1ba0:	cd b7       	in	r28, 0x3d	; 61
    1ba2:	de b7       	in	r29, 0x3e	; 62
    1ba4:	8a 83       	std	Y+2, r24	; 0x02
    /* Ensure duty cycle is within valid range */
    if (duty_cycle > 100)
    1ba6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ba8:	85 36       	cpi	r24, 0x65	; 101
    1baa:	10 f0       	brcs	.+4      	; 0x1bb0 <PWM_Timer0_Start+0x16>
    {
        duty_cycle = 100;
    1bac:	84 e6       	ldi	r24, 0x64	; 100
    1bae:	8a 83       	std	Y+2, r24	; 0x02
    }

    /* Calculate and set OCR0 value (without floating-point calculations) */
    uint8 ocr_value = (uint8)(((uint16)duty_cycle * 255) / 100);
    1bb0:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb2:	48 2f       	mov	r20, r24
    1bb4:	50 e0       	ldi	r21, 0x00	; 0
    1bb6:	ca 01       	movw	r24, r20
    1bb8:	9c 01       	movw	r18, r24
    1bba:	22 0f       	add	r18, r18
    1bbc:	33 1f       	adc	r19, r19
    1bbe:	c9 01       	movw	r24, r18
    1bc0:	96 95       	lsr	r25
    1bc2:	98 2f       	mov	r25, r24
    1bc4:	88 27       	eor	r24, r24
    1bc6:	97 95       	ror	r25
    1bc8:	87 95       	ror	r24
    1bca:	82 1b       	sub	r24, r18
    1bcc:	93 0b       	sbc	r25, r19
    1bce:	84 0f       	add	r24, r20
    1bd0:	95 1f       	adc	r25, r21
    1bd2:	24 e6       	ldi	r18, 0x64	; 100
    1bd4:	30 e0       	ldi	r19, 0x00	; 0
    1bd6:	b9 01       	movw	r22, r18
    1bd8:	0e 94 88 12 	call	0x2510	; 0x2510 <__udivmodhi4>
    1bdc:	cb 01       	movw	r24, r22
    1bde:	89 83       	std	Y+1, r24	; 0x01
    WRITE_REG(OCR0, ocr_value);
    1be0:	ec e5       	ldi	r30, 0x5C	; 92
    1be2:	f0 e0       	ldi	r31, 0x00	; 0
    1be4:	89 81       	ldd	r24, Y+1	; 0x01
    1be6:	80 83       	st	Z, r24

    /* Set OC0 (PB3) as output for PWM signal */
    SET_BIT(DDRB, PB3);
    1be8:	a7 e3       	ldi	r26, 0x37	; 55
    1bea:	b0 e0       	ldi	r27, 0x00	; 0
    1bec:	e7 e3       	ldi	r30, 0x37	; 55
    1bee:	f0 e0       	ldi	r31, 0x00	; 0
    1bf0:	80 81       	ld	r24, Z
    1bf2:	88 60       	ori	r24, 0x08	; 8
    1bf4:	8c 93       	st	X, r24

    /* Reset Timer0 counter */
    CLEAR_REG(TCNT0);
    1bf6:	e2 e5       	ldi	r30, 0x52	; 82
    1bf8:	f0 e0       	ldi	r31, 0x00	; 0
    1bfa:	10 82       	st	Z, r1
     * Configure Timer0 for Fast PWM Mode:
     *   - WGM00 = 1, WGM01 = 1: Fast PWM Mode
     *   - COM01 = 1: Non-Inverting Mode
     *   - CS00 = 1, CS02 = 1: Prescaler of 1024
     */
    TCCR0 = (1 << WGM00) | (1 << WGM01) | (1 << COM01) | (1 << CS00) | (1 << CS02);
    1bfc:	e3 e5       	ldi	r30, 0x53	; 83
    1bfe:	f0 e0       	ldi	r31, 0x00	; 0
    1c00:	8d e6       	ldi	r24, 0x6D	; 109
    1c02:	80 83       	st	Z, r24
}
    1c04:	0f 90       	pop	r0
    1c06:	0f 90       	pop	r0
    1c08:	cf 91       	pop	r28
    1c0a:	df 91       	pop	r29
    1c0c:	08 95       	ret

00001c0e <__vector_11>:
static volatile void (*g_Timer0_CallBackPtr)(void) = NULL_PTR;
static volatile void (*g_Timer1_CallBackPtr)(void) = NULL_PTR;
static volatile void (*g_Timer2_CallBackPtr)(void) = NULL_PTR;

ISR(TIMER0_OVF_vect)
{
    1c0e:	1f 92       	push	r1
    1c10:	0f 92       	push	r0
    1c12:	0f b6       	in	r0, 0x3f	; 63
    1c14:	0f 92       	push	r0
    1c16:	11 24       	eor	r1, r1
    1c18:	2f 93       	push	r18
    1c1a:	3f 93       	push	r19
    1c1c:	4f 93       	push	r20
    1c1e:	5f 93       	push	r21
    1c20:	6f 93       	push	r22
    1c22:	7f 93       	push	r23
    1c24:	8f 93       	push	r24
    1c26:	9f 93       	push	r25
    1c28:	af 93       	push	r26
    1c2a:	bf 93       	push	r27
    1c2c:	ef 93       	push	r30
    1c2e:	ff 93       	push	r31
    1c30:	df 93       	push	r29
    1c32:	cf 93       	push	r28
    1c34:	cd b7       	in	r28, 0x3d	; 61
    1c36:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer0_CallBackPtr != NULL_PTR)
    1c38:	80 91 79 00 	lds	r24, 0x0079
    1c3c:	90 91 7a 00 	lds	r25, 0x007A
    1c40:	00 97       	sbiw	r24, 0x00	; 0
    1c42:	29 f0       	breq	.+10     	; 0x1c4e <__vector_11+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer0_CallBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1c44:	e0 91 79 00 	lds	r30, 0x0079
    1c48:	f0 91 7a 00 	lds	r31, 0x007A
    1c4c:	09 95       	icall
	}
}
    1c4e:	cf 91       	pop	r28
    1c50:	df 91       	pop	r29
    1c52:	ff 91       	pop	r31
    1c54:	ef 91       	pop	r30
    1c56:	bf 91       	pop	r27
    1c58:	af 91       	pop	r26
    1c5a:	9f 91       	pop	r25
    1c5c:	8f 91       	pop	r24
    1c5e:	7f 91       	pop	r23
    1c60:	6f 91       	pop	r22
    1c62:	5f 91       	pop	r21
    1c64:	4f 91       	pop	r20
    1c66:	3f 91       	pop	r19
    1c68:	2f 91       	pop	r18
    1c6a:	0f 90       	pop	r0
    1c6c:	0f be       	out	0x3f, r0	; 63
    1c6e:	0f 90       	pop	r0
    1c70:	1f 90       	pop	r1
    1c72:	18 95       	reti

00001c74 <__vector_10>:
ISR(TIMER0_COMP_vect)
{
    1c74:	1f 92       	push	r1
    1c76:	0f 92       	push	r0
    1c78:	0f b6       	in	r0, 0x3f	; 63
    1c7a:	0f 92       	push	r0
    1c7c:	11 24       	eor	r1, r1
    1c7e:	2f 93       	push	r18
    1c80:	3f 93       	push	r19
    1c82:	4f 93       	push	r20
    1c84:	5f 93       	push	r21
    1c86:	6f 93       	push	r22
    1c88:	7f 93       	push	r23
    1c8a:	8f 93       	push	r24
    1c8c:	9f 93       	push	r25
    1c8e:	af 93       	push	r26
    1c90:	bf 93       	push	r27
    1c92:	ef 93       	push	r30
    1c94:	ff 93       	push	r31
    1c96:	df 93       	push	r29
    1c98:	cf 93       	push	r28
    1c9a:	cd b7       	in	r28, 0x3d	; 61
    1c9c:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer0_CallBackPtr != NULL_PTR)
    1c9e:	80 91 79 00 	lds	r24, 0x0079
    1ca2:	90 91 7a 00 	lds	r25, 0x007A
    1ca6:	00 97       	sbiw	r24, 0x00	; 0
    1ca8:	29 f0       	breq	.+10     	; 0x1cb4 <__vector_10+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer0_CallBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1caa:	e0 91 79 00 	lds	r30, 0x0079
    1cae:	f0 91 7a 00 	lds	r31, 0x007A
    1cb2:	09 95       	icall
	}
}
    1cb4:	cf 91       	pop	r28
    1cb6:	df 91       	pop	r29
    1cb8:	ff 91       	pop	r31
    1cba:	ef 91       	pop	r30
    1cbc:	bf 91       	pop	r27
    1cbe:	af 91       	pop	r26
    1cc0:	9f 91       	pop	r25
    1cc2:	8f 91       	pop	r24
    1cc4:	7f 91       	pop	r23
    1cc6:	6f 91       	pop	r22
    1cc8:	5f 91       	pop	r21
    1cca:	4f 91       	pop	r20
    1ccc:	3f 91       	pop	r19
    1cce:	2f 91       	pop	r18
    1cd0:	0f 90       	pop	r0
    1cd2:	0f be       	out	0x3f, r0	; 63
    1cd4:	0f 90       	pop	r0
    1cd6:	1f 90       	pop	r1
    1cd8:	18 95       	reti

00001cda <__vector_9>:
ISR(TIMER1_OVF_vect)
{
    1cda:	1f 92       	push	r1
    1cdc:	0f 92       	push	r0
    1cde:	0f b6       	in	r0, 0x3f	; 63
    1ce0:	0f 92       	push	r0
    1ce2:	11 24       	eor	r1, r1
    1ce4:	2f 93       	push	r18
    1ce6:	3f 93       	push	r19
    1ce8:	4f 93       	push	r20
    1cea:	5f 93       	push	r21
    1cec:	6f 93       	push	r22
    1cee:	7f 93       	push	r23
    1cf0:	8f 93       	push	r24
    1cf2:	9f 93       	push	r25
    1cf4:	af 93       	push	r26
    1cf6:	bf 93       	push	r27
    1cf8:	ef 93       	push	r30
    1cfa:	ff 93       	push	r31
    1cfc:	df 93       	push	r29
    1cfe:	cf 93       	push	r28
    1d00:	cd b7       	in	r28, 0x3d	; 61
    1d02:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer1_CallBackPtr != NULL_PTR)
    1d04:	80 91 7b 00 	lds	r24, 0x007B
    1d08:	90 91 7c 00 	lds	r25, 0x007C
    1d0c:	00 97       	sbiw	r24, 0x00	; 0
    1d0e:	29 f0       	breq	.+10     	; 0x1d1a <__vector_9+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer1_CallBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1d10:	e0 91 7b 00 	lds	r30, 0x007B
    1d14:	f0 91 7c 00 	lds	r31, 0x007C
    1d18:	09 95       	icall
	}
}
    1d1a:	cf 91       	pop	r28
    1d1c:	df 91       	pop	r29
    1d1e:	ff 91       	pop	r31
    1d20:	ef 91       	pop	r30
    1d22:	bf 91       	pop	r27
    1d24:	af 91       	pop	r26
    1d26:	9f 91       	pop	r25
    1d28:	8f 91       	pop	r24
    1d2a:	7f 91       	pop	r23
    1d2c:	6f 91       	pop	r22
    1d2e:	5f 91       	pop	r21
    1d30:	4f 91       	pop	r20
    1d32:	3f 91       	pop	r19
    1d34:	2f 91       	pop	r18
    1d36:	0f 90       	pop	r0
    1d38:	0f be       	out	0x3f, r0	; 63
    1d3a:	0f 90       	pop	r0
    1d3c:	1f 90       	pop	r1
    1d3e:	18 95       	reti

00001d40 <__vector_7>:
ISR(TIMER1_COMPA_vect)
{
    1d40:	1f 92       	push	r1
    1d42:	0f 92       	push	r0
    1d44:	0f b6       	in	r0, 0x3f	; 63
    1d46:	0f 92       	push	r0
    1d48:	11 24       	eor	r1, r1
    1d4a:	2f 93       	push	r18
    1d4c:	3f 93       	push	r19
    1d4e:	4f 93       	push	r20
    1d50:	5f 93       	push	r21
    1d52:	6f 93       	push	r22
    1d54:	7f 93       	push	r23
    1d56:	8f 93       	push	r24
    1d58:	9f 93       	push	r25
    1d5a:	af 93       	push	r26
    1d5c:	bf 93       	push	r27
    1d5e:	ef 93       	push	r30
    1d60:	ff 93       	push	r31
    1d62:	df 93       	push	r29
    1d64:	cf 93       	push	r28
    1d66:	cd b7       	in	r28, 0x3d	; 61
    1d68:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer1_CallBackPtr != NULL_PTR)
    1d6a:	80 91 7b 00 	lds	r24, 0x007B
    1d6e:	90 91 7c 00 	lds	r25, 0x007C
    1d72:	00 97       	sbiw	r24, 0x00	; 0
    1d74:	29 f0       	breq	.+10     	; 0x1d80 <__vector_7+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer1_CallBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1d76:	e0 91 7b 00 	lds	r30, 0x007B
    1d7a:	f0 91 7c 00 	lds	r31, 0x007C
    1d7e:	09 95       	icall
	}
}
    1d80:	cf 91       	pop	r28
    1d82:	df 91       	pop	r29
    1d84:	ff 91       	pop	r31
    1d86:	ef 91       	pop	r30
    1d88:	bf 91       	pop	r27
    1d8a:	af 91       	pop	r26
    1d8c:	9f 91       	pop	r25
    1d8e:	8f 91       	pop	r24
    1d90:	7f 91       	pop	r23
    1d92:	6f 91       	pop	r22
    1d94:	5f 91       	pop	r21
    1d96:	4f 91       	pop	r20
    1d98:	3f 91       	pop	r19
    1d9a:	2f 91       	pop	r18
    1d9c:	0f 90       	pop	r0
    1d9e:	0f be       	out	0x3f, r0	; 63
    1da0:	0f 90       	pop	r0
    1da2:	1f 90       	pop	r1
    1da4:	18 95       	reti

00001da6 <__vector_5>:
ISR(TIMER2_OVF_vect)
{
    1da6:	1f 92       	push	r1
    1da8:	0f 92       	push	r0
    1daa:	0f b6       	in	r0, 0x3f	; 63
    1dac:	0f 92       	push	r0
    1dae:	11 24       	eor	r1, r1
    1db0:	2f 93       	push	r18
    1db2:	3f 93       	push	r19
    1db4:	4f 93       	push	r20
    1db6:	5f 93       	push	r21
    1db8:	6f 93       	push	r22
    1dba:	7f 93       	push	r23
    1dbc:	8f 93       	push	r24
    1dbe:	9f 93       	push	r25
    1dc0:	af 93       	push	r26
    1dc2:	bf 93       	push	r27
    1dc4:	ef 93       	push	r30
    1dc6:	ff 93       	push	r31
    1dc8:	df 93       	push	r29
    1dca:	cf 93       	push	r28
    1dcc:	cd b7       	in	r28, 0x3d	; 61
    1dce:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer2_CallBackPtr != NULL_PTR)
    1dd0:	80 91 7d 00 	lds	r24, 0x007D
    1dd4:	90 91 7e 00 	lds	r25, 0x007E
    1dd8:	00 97       	sbiw	r24, 0x00	; 0
    1dda:	29 f0       	breq	.+10     	; 0x1de6 <__vector_5+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer2_CallBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1ddc:	e0 91 7d 00 	lds	r30, 0x007D
    1de0:	f0 91 7e 00 	lds	r31, 0x007E
    1de4:	09 95       	icall
	}
}
    1de6:	cf 91       	pop	r28
    1de8:	df 91       	pop	r29
    1dea:	ff 91       	pop	r31
    1dec:	ef 91       	pop	r30
    1dee:	bf 91       	pop	r27
    1df0:	af 91       	pop	r26
    1df2:	9f 91       	pop	r25
    1df4:	8f 91       	pop	r24
    1df6:	7f 91       	pop	r23
    1df8:	6f 91       	pop	r22
    1dfa:	5f 91       	pop	r21
    1dfc:	4f 91       	pop	r20
    1dfe:	3f 91       	pop	r19
    1e00:	2f 91       	pop	r18
    1e02:	0f 90       	pop	r0
    1e04:	0f be       	out	0x3f, r0	; 63
    1e06:	0f 90       	pop	r0
    1e08:	1f 90       	pop	r1
    1e0a:	18 95       	reti

00001e0c <__vector_4>:
ISR(TIMER2_COMP_vect)
{
    1e0c:	1f 92       	push	r1
    1e0e:	0f 92       	push	r0
    1e10:	0f b6       	in	r0, 0x3f	; 63
    1e12:	0f 92       	push	r0
    1e14:	11 24       	eor	r1, r1
    1e16:	2f 93       	push	r18
    1e18:	3f 93       	push	r19
    1e1a:	4f 93       	push	r20
    1e1c:	5f 93       	push	r21
    1e1e:	6f 93       	push	r22
    1e20:	7f 93       	push	r23
    1e22:	8f 93       	push	r24
    1e24:	9f 93       	push	r25
    1e26:	af 93       	push	r26
    1e28:	bf 93       	push	r27
    1e2a:	ef 93       	push	r30
    1e2c:	ff 93       	push	r31
    1e2e:	df 93       	push	r29
    1e30:	cf 93       	push	r28
    1e32:	cd b7       	in	r28, 0x3d	; 61
    1e34:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer2_CallBackPtr != NULL_PTR)
    1e36:	80 91 7d 00 	lds	r24, 0x007D
    1e3a:	90 91 7e 00 	lds	r25, 0x007E
    1e3e:	00 97       	sbiw	r24, 0x00	; 0
    1e40:	29 f0       	breq	.+10     	; 0x1e4c <__vector_4+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_Timer2_CallBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1e42:	e0 91 7d 00 	lds	r30, 0x007D
    1e46:	f0 91 7e 00 	lds	r31, 0x007E
    1e4a:	09 95       	icall
	}
}
    1e4c:	cf 91       	pop	r28
    1e4e:	df 91       	pop	r29
    1e50:	ff 91       	pop	r31
    1e52:	ef 91       	pop	r30
    1e54:	bf 91       	pop	r27
    1e56:	af 91       	pop	r26
    1e58:	9f 91       	pop	r25
    1e5a:	8f 91       	pop	r24
    1e5c:	7f 91       	pop	r23
    1e5e:	6f 91       	pop	r22
    1e60:	5f 91       	pop	r21
    1e62:	4f 91       	pop	r20
    1e64:	3f 91       	pop	r19
    1e66:	2f 91       	pop	r18
    1e68:	0f 90       	pop	r0
    1e6a:	0f be       	out	0x3f, r0	; 63
    1e6c:	0f 90       	pop	r0
    1e6e:	1f 90       	pop	r1
    1e70:	18 95       	reti

00001e72 <Timer_init>:
void Timer_init(const Timer_ConfigType * Config_Ptr)
{
    1e72:	df 93       	push	r29
    1e74:	cf 93       	push	r28
    1e76:	00 d0       	rcall	.+0      	; 0x1e78 <Timer_init+0x6>
    1e78:	00 d0       	rcall	.+0      	; 0x1e7a <Timer_init+0x8>
    1e7a:	0f 92       	push	r0
    1e7c:	cd b7       	in	r28, 0x3d	; 61
    1e7e:	de b7       	in	r29, 0x3e	; 62
    1e80:	9b 83       	std	Y+3, r25	; 0x03
    1e82:	8a 83       	std	Y+2, r24	; 0x02
	uint8 timer_clock = 0;
    1e84:	19 82       	std	Y+1, r1	; 0x01
	switch(Config_Ptr->timer_ID)
    1e86:	ea 81       	ldd	r30, Y+2	; 0x02
    1e88:	fb 81       	ldd	r31, Y+3	; 0x03
    1e8a:	84 81       	ldd	r24, Z+4	; 0x04
    1e8c:	28 2f       	mov	r18, r24
    1e8e:	30 e0       	ldi	r19, 0x00	; 0
    1e90:	3d 83       	std	Y+5, r19	; 0x05
    1e92:	2c 83       	std	Y+4, r18	; 0x04
    1e94:	8c 81       	ldd	r24, Y+4	; 0x04
    1e96:	9d 81       	ldd	r25, Y+5	; 0x05
    1e98:	81 30       	cpi	r24, 0x01	; 1
    1e9a:	91 05       	cpc	r25, r1
    1e9c:	09 f4       	brne	.+2      	; 0x1ea0 <Timer_init+0x2e>
    1e9e:	4b c0       	rjmp	.+150    	; 0x1f36 <Timer_init+0xc4>
    1ea0:	2c 81       	ldd	r18, Y+4	; 0x04
    1ea2:	3d 81       	ldd	r19, Y+5	; 0x05
    1ea4:	22 30       	cpi	r18, 0x02	; 2
    1ea6:	31 05       	cpc	r19, r1
    1ea8:	09 f4       	brne	.+2      	; 0x1eac <Timer_init+0x3a>
    1eaa:	8b c0       	rjmp	.+278    	; 0x1fc2 <Timer_init+0x150>
    1eac:	8c 81       	ldd	r24, Y+4	; 0x04
    1eae:	9d 81       	ldd	r25, Y+5	; 0x05
    1eb0:	00 97       	sbiw	r24, 0x00	; 0
    1eb2:	09 f0       	breq	.+2      	; 0x1eb6 <Timer_init+0x44>
    1eb4:	ed c0       	rjmp	.+474    	; 0x2090 <Timer_init+0x21e>
	{
	case TIMER_0:

		if((Config_Ptr->timer_mode) > 0)
    1eb6:	ea 81       	ldd	r30, Y+2	; 0x02
    1eb8:	fb 81       	ldd	r31, Y+3	; 0x03
    1eba:	86 81       	ldd	r24, Z+6	; 0x06
    1ebc:	88 23       	and	r24, r24
    1ebe:	79 f0       	breq	.+30     	; 0x1ede <Timer_init+0x6c>
		{
			OCR0 = (Config_Ptr->timer_compare_MatchValue);
    1ec0:	ac e5       	ldi	r26, 0x5C	; 92
    1ec2:	b0 e0       	ldi	r27, 0x00	; 0
    1ec4:	ea 81       	ldd	r30, Y+2	; 0x02
    1ec6:	fb 81       	ldd	r31, Y+3	; 0x03
    1ec8:	82 81       	ldd	r24, Z+2	; 0x02
    1eca:	93 81       	ldd	r25, Z+3	; 0x03
    1ecc:	8c 93       	st	X, r24
			TIMSK |= 0x01;
    1ece:	a9 e5       	ldi	r26, 0x59	; 89
    1ed0:	b0 e0       	ldi	r27, 0x00	; 0
    1ed2:	e9 e5       	ldi	r30, 0x59	; 89
    1ed4:	f0 e0       	ldi	r31, 0x00	; 0
    1ed6:	80 81       	ld	r24, Z
    1ed8:	81 60       	ori	r24, 0x01	; 1
    1eda:	8c 93       	st	X, r24
    1edc:	07 c0       	rjmp	.+14     	; 0x1eec <Timer_init+0x7a>
		}else
		{
			TIMSK |= 0x02;
    1ede:	a9 e5       	ldi	r26, 0x59	; 89
    1ee0:	b0 e0       	ldi	r27, 0x00	; 0
    1ee2:	e9 e5       	ldi	r30, 0x59	; 89
    1ee4:	f0 e0       	ldi	r31, 0x00	; 0
    1ee6:	80 81       	ld	r24, Z
    1ee8:	82 60       	ori	r24, 0x02	; 2
    1eea:	8c 93       	st	X, r24
		}
		TCNT0 = (uint8)(Config_Ptr->timer_InitialValue);
    1eec:	a2 e5       	ldi	r26, 0x52	; 82
    1eee:	b0 e0       	ldi	r27, 0x00	; 0
    1ef0:	ea 81       	ldd	r30, Y+2	; 0x02
    1ef2:	fb 81       	ldd	r31, Y+3	; 0x03
    1ef4:	80 81       	ld	r24, Z
    1ef6:	91 81       	ldd	r25, Z+1	; 0x01
    1ef8:	8c 93       	st	X, r24

		TCCR0 = (1 << FOC0) | ((((Config_Ptr->timer_mode) & 0x08) >> 3) << WGM01) | (((Config_Ptr->timer_mode) & 0x03) << COM00) | ((Config_Ptr->timer_clock) & 0x07);
    1efa:	a3 e5       	ldi	r26, 0x53	; 83
    1efc:	b0 e0       	ldi	r27, 0x00	; 0
    1efe:	ea 81       	ldd	r30, Y+2	; 0x02
    1f00:	fb 81       	ldd	r31, Y+3	; 0x03
    1f02:	86 81       	ldd	r24, Z+6	; 0x06
    1f04:	88 70       	andi	r24, 0x08	; 8
    1f06:	28 2f       	mov	r18, r24
    1f08:	20 68       	ori	r18, 0x80	; 128
    1f0a:	ea 81       	ldd	r30, Y+2	; 0x02
    1f0c:	fb 81       	ldd	r31, Y+3	; 0x03
    1f0e:	86 81       	ldd	r24, Z+6	; 0x06
    1f10:	88 2f       	mov	r24, r24
    1f12:	90 e0       	ldi	r25, 0x00	; 0
    1f14:	83 70       	andi	r24, 0x03	; 3
    1f16:	90 70       	andi	r25, 0x00	; 0
    1f18:	82 95       	swap	r24
    1f1a:	92 95       	swap	r25
    1f1c:	90 7f       	andi	r25, 0xF0	; 240
    1f1e:	98 27       	eor	r25, r24
    1f20:	80 7f       	andi	r24, 0xF0	; 240
    1f22:	98 27       	eor	r25, r24
    1f24:	92 2f       	mov	r25, r18
    1f26:	98 2b       	or	r25, r24
    1f28:	ea 81       	ldd	r30, Y+2	; 0x02
    1f2a:	fb 81       	ldd	r31, Y+3	; 0x03
    1f2c:	85 81       	ldd	r24, Z+5	; 0x05
    1f2e:	87 70       	andi	r24, 0x07	; 7
    1f30:	89 2b       	or	r24, r25
    1f32:	8c 93       	st	X, r24
    1f34:	ad c0       	rjmp	.+346    	; 0x2090 <Timer_init+0x21e>

		break;
	case TIMER_1:

		if((Config_Ptr->timer_mode) > 0)
    1f36:	ea 81       	ldd	r30, Y+2	; 0x02
    1f38:	fb 81       	ldd	r31, Y+3	; 0x03
    1f3a:	86 81       	ldd	r24, Z+6	; 0x06
    1f3c:	88 23       	and	r24, r24
    1f3e:	89 f0       	breq	.+34     	; 0x1f62 <Timer_init+0xf0>
		{
			OCR1A = (Config_Ptr->timer_compare_MatchValue);
    1f40:	aa e4       	ldi	r26, 0x4A	; 74
    1f42:	b0 e0       	ldi	r27, 0x00	; 0
    1f44:	ea 81       	ldd	r30, Y+2	; 0x02
    1f46:	fb 81       	ldd	r31, Y+3	; 0x03
    1f48:	82 81       	ldd	r24, Z+2	; 0x02
    1f4a:	93 81       	ldd	r25, Z+3	; 0x03
    1f4c:	11 96       	adiw	r26, 0x01	; 1
    1f4e:	9c 93       	st	X, r25
    1f50:	8e 93       	st	-X, r24
			TIMSK |= 0x10;
    1f52:	a9 e5       	ldi	r26, 0x59	; 89
    1f54:	b0 e0       	ldi	r27, 0x00	; 0
    1f56:	e9 e5       	ldi	r30, 0x59	; 89
    1f58:	f0 e0       	ldi	r31, 0x00	; 0
    1f5a:	80 81       	ld	r24, Z
    1f5c:	80 61       	ori	r24, 0x10	; 16
    1f5e:	8c 93       	st	X, r24
    1f60:	07 c0       	rjmp	.+14     	; 0x1f70 <Timer_init+0xfe>
		}else
		{
			TIMSK |= 0x04;
    1f62:	a9 e5       	ldi	r26, 0x59	; 89
    1f64:	b0 e0       	ldi	r27, 0x00	; 0
    1f66:	e9 e5       	ldi	r30, 0x59	; 89
    1f68:	f0 e0       	ldi	r31, 0x00	; 0
    1f6a:	80 81       	ld	r24, Z
    1f6c:	84 60       	ori	r24, 0x04	; 4
    1f6e:	8c 93       	st	X, r24
		}
		TCNT1 = (Config_Ptr->timer_InitialValue);
    1f70:	ac e4       	ldi	r26, 0x4C	; 76
    1f72:	b0 e0       	ldi	r27, 0x00	; 0
    1f74:	ea 81       	ldd	r30, Y+2	; 0x02
    1f76:	fb 81       	ldd	r31, Y+3	; 0x03
    1f78:	80 81       	ld	r24, Z
    1f7a:	91 81       	ldd	r25, Z+1	; 0x01
    1f7c:	11 96       	adiw	r26, 0x01	; 1
    1f7e:	9c 93       	st	X, r25
    1f80:	8e 93       	st	-X, r24
		TCCR1A = (1<<FOC1A) |  (((Config_Ptr->timer_mode) & 0x03) << COM1A0);
    1f82:	af e4       	ldi	r26, 0x4F	; 79
    1f84:	b0 e0       	ldi	r27, 0x00	; 0
    1f86:	ea 81       	ldd	r30, Y+2	; 0x02
    1f88:	fb 81       	ldd	r31, Y+3	; 0x03
    1f8a:	86 81       	ldd	r24, Z+6	; 0x06
    1f8c:	88 2f       	mov	r24, r24
    1f8e:	90 e0       	ldi	r25, 0x00	; 0
    1f90:	00 24       	eor	r0, r0
    1f92:	96 95       	lsr	r25
    1f94:	87 95       	ror	r24
    1f96:	07 94       	ror	r0
    1f98:	96 95       	lsr	r25
    1f9a:	87 95       	ror	r24
    1f9c:	07 94       	ror	r0
    1f9e:	98 2f       	mov	r25, r24
    1fa0:	80 2d       	mov	r24, r0
    1fa2:	88 60       	ori	r24, 0x08	; 8
    1fa4:	8c 93       	st	X, r24
		TCCR1B = ((Config_Ptr->timer_clock) & 0x07) | ((((Config_Ptr->timer_mode) & 0x08) >> 3) << WGM12);
    1fa6:	ae e4       	ldi	r26, 0x4E	; 78
    1fa8:	b0 e0       	ldi	r27, 0x00	; 0
    1faa:	ea 81       	ldd	r30, Y+2	; 0x02
    1fac:	fb 81       	ldd	r31, Y+3	; 0x03
    1fae:	85 81       	ldd	r24, Z+5	; 0x05
    1fb0:	98 2f       	mov	r25, r24
    1fb2:	97 70       	andi	r25, 0x07	; 7
    1fb4:	ea 81       	ldd	r30, Y+2	; 0x02
    1fb6:	fb 81       	ldd	r31, Y+3	; 0x03
    1fb8:	86 81       	ldd	r24, Z+6	; 0x06
    1fba:	88 70       	andi	r24, 0x08	; 8
    1fbc:	89 2b       	or	r24, r25
    1fbe:	8c 93       	st	X, r24
    1fc0:	67 c0       	rjmp	.+206    	; 0x2090 <Timer_init+0x21e>

		break;
	case TIMER_2:

		if((Config_Ptr->timer_mode) > 0)
    1fc2:	ea 81       	ldd	r30, Y+2	; 0x02
    1fc4:	fb 81       	ldd	r31, Y+3	; 0x03
    1fc6:	86 81       	ldd	r24, Z+6	; 0x06
    1fc8:	88 23       	and	r24, r24
    1fca:	79 f0       	breq	.+30     	; 0x1fea <Timer_init+0x178>
		{
			OCR2 = (Config_Ptr->timer_compare_MatchValue);
    1fcc:	a3 e4       	ldi	r26, 0x43	; 67
    1fce:	b0 e0       	ldi	r27, 0x00	; 0
    1fd0:	ea 81       	ldd	r30, Y+2	; 0x02
    1fd2:	fb 81       	ldd	r31, Y+3	; 0x03
    1fd4:	82 81       	ldd	r24, Z+2	; 0x02
    1fd6:	93 81       	ldd	r25, Z+3	; 0x03
    1fd8:	8c 93       	st	X, r24
			TIMSK |= 0x40;
    1fda:	a9 e5       	ldi	r26, 0x59	; 89
    1fdc:	b0 e0       	ldi	r27, 0x00	; 0
    1fde:	e9 e5       	ldi	r30, 0x59	; 89
    1fe0:	f0 e0       	ldi	r31, 0x00	; 0
    1fe2:	80 81       	ld	r24, Z
    1fe4:	80 64       	ori	r24, 0x40	; 64
    1fe6:	8c 93       	st	X, r24
    1fe8:	07 c0       	rjmp	.+14     	; 0x1ff8 <Timer_init+0x186>
		}else
		{
			TIMSK |= 0x80;
    1fea:	a9 e5       	ldi	r26, 0x59	; 89
    1fec:	b0 e0       	ldi	r27, 0x00	; 0
    1fee:	e9 e5       	ldi	r30, 0x59	; 89
    1ff0:	f0 e0       	ldi	r31, 0x00	; 0
    1ff2:	80 81       	ld	r24, Z
    1ff4:	80 68       	ori	r24, 0x80	; 128
    1ff6:	8c 93       	st	X, r24
		}
		TCNT2 = (uint8)(Config_Ptr->timer_InitialValue);
    1ff8:	a4 e4       	ldi	r26, 0x44	; 68
    1ffa:	b0 e0       	ldi	r27, 0x00	; 0
    1ffc:	ea 81       	ldd	r30, Y+2	; 0x02
    1ffe:	fb 81       	ldd	r31, Y+3	; 0x03
    2000:	80 81       	ld	r24, Z
    2002:	91 81       	ldd	r25, Z+1	; 0x01
    2004:	8c 93       	st	X, r24
		if((Config_Ptr->timer_clock) == TIMER2_F_CPU_128)
    2006:	ea 81       	ldd	r30, Y+2	; 0x02
    2008:	fb 81       	ldd	r31, Y+3	; 0x03
    200a:	85 81       	ldd	r24, Z+5	; 0x05
    200c:	89 30       	cpi	r24, 0x09	; 9
    200e:	19 f4       	brne	.+6      	; 0x2016 <Timer_init+0x1a4>
		{

			timer_clock = (uint8)0x05;
    2010:	85 e0       	ldi	r24, 0x05	; 5
    2012:	89 83       	std	Y+1, r24	; 0x01
    2014:	22 c0       	rjmp	.+68     	; 0x205a <Timer_init+0x1e8>

		}else if((Config_Ptr->timer_clock) == TIMER2_F_CPU_32)
    2016:	ea 81       	ldd	r30, Y+2	; 0x02
    2018:	fb 81       	ldd	r31, Y+3	; 0x03
    201a:	85 81       	ldd	r24, Z+5	; 0x05
    201c:	88 30       	cpi	r24, 0x08	; 8
    201e:	19 f4       	brne	.+6      	; 0x2026 <Timer_init+0x1b4>
		{
			timer_clock = (uint8)0x03;
    2020:	83 e0       	ldi	r24, 0x03	; 3
    2022:	89 83       	std	Y+1, r24	; 0x01
    2024:	1a c0       	rjmp	.+52     	; 0x205a <Timer_init+0x1e8>
		}else if((Config_Ptr->timer_clock) > 3)
    2026:	ea 81       	ldd	r30, Y+2	; 0x02
    2028:	fb 81       	ldd	r31, Y+3	; 0x03
    202a:	85 81       	ldd	r24, Z+5	; 0x05
    202c:	84 30       	cpi	r24, 0x04	; 4
    202e:	30 f0       	brcs	.+12     	; 0x203c <Timer_init+0x1ca>
		{
			timer_clock = (uint8)((Config_Ptr->timer_mode) + 2);
    2030:	ea 81       	ldd	r30, Y+2	; 0x02
    2032:	fb 81       	ldd	r31, Y+3	; 0x03
    2034:	86 81       	ldd	r24, Z+6	; 0x06
    2036:	8e 5f       	subi	r24, 0xFE	; 254
    2038:	89 83       	std	Y+1, r24	; 0x01
    203a:	0f c0       	rjmp	.+30     	; 0x205a <Timer_init+0x1e8>
		}else if((Config_Ptr->timer_clock) == F_CPU_64)
    203c:	ea 81       	ldd	r30, Y+2	; 0x02
    203e:	fb 81       	ldd	r31, Y+3	; 0x03
    2040:	85 81       	ldd	r24, Z+5	; 0x05
    2042:	83 30       	cpi	r24, 0x03	; 3
    2044:	31 f4       	brne	.+12     	; 0x2052 <Timer_init+0x1e0>
		{
			timer_clock = (uint8)((Config_Ptr->timer_mode) + 1);
    2046:	ea 81       	ldd	r30, Y+2	; 0x02
    2048:	fb 81       	ldd	r31, Y+3	; 0x03
    204a:	86 81       	ldd	r24, Z+6	; 0x06
    204c:	8f 5f       	subi	r24, 0xFF	; 255
    204e:	89 83       	std	Y+1, r24	; 0x01
    2050:	04 c0       	rjmp	.+8      	; 0x205a <Timer_init+0x1e8>
		}else
		{
			timer_clock = (uint8)(Config_Ptr->timer_mode);
    2052:	ea 81       	ldd	r30, Y+2	; 0x02
    2054:	fb 81       	ldd	r31, Y+3	; 0x03
    2056:	86 81       	ldd	r24, Z+6	; 0x06
    2058:	89 83       	std	Y+1, r24	; 0x01
		}

		TCCR2 = (1 << FOC2) | ((((Config_Ptr->timer_mode) & 0x08) >> 3) << WGM21) | (((Config_Ptr->timer_mode) & 0x03) << COM20) | (timer_clock & 0x07);
    205a:	a5 e4       	ldi	r26, 0x45	; 69
    205c:	b0 e0       	ldi	r27, 0x00	; 0
    205e:	ea 81       	ldd	r30, Y+2	; 0x02
    2060:	fb 81       	ldd	r31, Y+3	; 0x03
    2062:	86 81       	ldd	r24, Z+6	; 0x06
    2064:	88 70       	andi	r24, 0x08	; 8
    2066:	28 2f       	mov	r18, r24
    2068:	20 68       	ori	r18, 0x80	; 128
    206a:	ea 81       	ldd	r30, Y+2	; 0x02
    206c:	fb 81       	ldd	r31, Y+3	; 0x03
    206e:	86 81       	ldd	r24, Z+6	; 0x06
    2070:	88 2f       	mov	r24, r24
    2072:	90 e0       	ldi	r25, 0x00	; 0
    2074:	83 70       	andi	r24, 0x03	; 3
    2076:	90 70       	andi	r25, 0x00	; 0
    2078:	82 95       	swap	r24
    207a:	92 95       	swap	r25
    207c:	90 7f       	andi	r25, 0xF0	; 240
    207e:	98 27       	eor	r25, r24
    2080:	80 7f       	andi	r24, 0xF0	; 240
    2082:	98 27       	eor	r25, r24
    2084:	92 2f       	mov	r25, r18
    2086:	98 2b       	or	r25, r24
    2088:	89 81       	ldd	r24, Y+1	; 0x01
    208a:	87 70       	andi	r24, 0x07	; 7
    208c:	89 2b       	or	r24, r25
    208e:	8c 93       	st	X, r24

		break;
	}
}
    2090:	0f 90       	pop	r0
    2092:	0f 90       	pop	r0
    2094:	0f 90       	pop	r0
    2096:	0f 90       	pop	r0
    2098:	0f 90       	pop	r0
    209a:	cf 91       	pop	r28
    209c:	df 91       	pop	r29
    209e:	08 95       	ret

000020a0 <Timer_deInit>:

void Timer_deInit(Timer_ID_Type timer_type)
{
    20a0:	df 93       	push	r29
    20a2:	cf 93       	push	r28
    20a4:	00 d0       	rcall	.+0      	; 0x20a6 <Timer_deInit+0x6>
    20a6:	0f 92       	push	r0
    20a8:	cd b7       	in	r28, 0x3d	; 61
    20aa:	de b7       	in	r29, 0x3e	; 62
    20ac:	89 83       	std	Y+1, r24	; 0x01
	switch(timer_type)
    20ae:	89 81       	ldd	r24, Y+1	; 0x01
    20b0:	28 2f       	mov	r18, r24
    20b2:	30 e0       	ldi	r19, 0x00	; 0
    20b4:	3b 83       	std	Y+3, r19	; 0x03
    20b6:	2a 83       	std	Y+2, r18	; 0x02
    20b8:	8a 81       	ldd	r24, Y+2	; 0x02
    20ba:	9b 81       	ldd	r25, Y+3	; 0x03
    20bc:	81 30       	cpi	r24, 0x01	; 1
    20be:	91 05       	cpc	r25, r1
    20c0:	f9 f0       	breq	.+62     	; 0x2100 <Timer_deInit+0x60>
    20c2:	2a 81       	ldd	r18, Y+2	; 0x02
    20c4:	3b 81       	ldd	r19, Y+3	; 0x03
    20c6:	22 30       	cpi	r18, 0x02	; 2
    20c8:	31 05       	cpc	r19, r1
    20ca:	a1 f1       	breq	.+104    	; 0x2134 <Timer_deInit+0x94>
    20cc:	8a 81       	ldd	r24, Y+2	; 0x02
    20ce:	9b 81       	ldd	r25, Y+3	; 0x03
    20d0:	00 97       	sbiw	r24, 0x00	; 0
    20d2:	09 f0       	breq	.+2      	; 0x20d6 <Timer_deInit+0x36>
    20d4:	43 c0       	rjmp	.+134    	; 0x215c <Timer_deInit+0xbc>
	{
	case TIMER_0:
		OCR0 = 0;
    20d6:	ec e5       	ldi	r30, 0x5C	; 92
    20d8:	f0 e0       	ldi	r31, 0x00	; 0
    20da:	10 82       	st	Z, r1
		TCNT0 = 0;
    20dc:	e2 e5       	ldi	r30, 0x52	; 82
    20de:	f0 e0       	ldi	r31, 0x00	; 0
    20e0:	10 82       	st	Z, r1
		TCCR0 = 0;
    20e2:	e3 e5       	ldi	r30, 0x53	; 83
    20e4:	f0 e0       	ldi	r31, 0x00	; 0
    20e6:	10 82       	st	Z, r1
		TIMSK &= 0xFC;
    20e8:	a9 e5       	ldi	r26, 0x59	; 89
    20ea:	b0 e0       	ldi	r27, 0x00	; 0
    20ec:	e9 e5       	ldi	r30, 0x59	; 89
    20ee:	f0 e0       	ldi	r31, 0x00	; 0
    20f0:	80 81       	ld	r24, Z
    20f2:	8c 7f       	andi	r24, 0xFC	; 252
    20f4:	8c 93       	st	X, r24
		g_Timer0_CallBackPtr = NULL_PTR;
    20f6:	10 92 7a 00 	sts	0x007A, r1
    20fa:	10 92 79 00 	sts	0x0079, r1
    20fe:	2e c0       	rjmp	.+92     	; 0x215c <Timer_deInit+0xbc>
		break;
	case TIMER_1:
		OCR1A = 0;
    2100:	ea e4       	ldi	r30, 0x4A	; 74
    2102:	f0 e0       	ldi	r31, 0x00	; 0
    2104:	11 82       	std	Z+1, r1	; 0x01
    2106:	10 82       	st	Z, r1
		TCNT1 = 0;
    2108:	ec e4       	ldi	r30, 0x4C	; 76
    210a:	f0 e0       	ldi	r31, 0x00	; 0
    210c:	11 82       	std	Z+1, r1	; 0x01
    210e:	10 82       	st	Z, r1
		TCCR1A = 0;
    2110:	ef e4       	ldi	r30, 0x4F	; 79
    2112:	f0 e0       	ldi	r31, 0x00	; 0
    2114:	10 82       	st	Z, r1
		TCCR1B = 0;
    2116:	ee e4       	ldi	r30, 0x4E	; 78
    2118:	f0 e0       	ldi	r31, 0x00	; 0
    211a:	10 82       	st	Z, r1
		TIMSK &= 0xC3;
    211c:	a9 e5       	ldi	r26, 0x59	; 89
    211e:	b0 e0       	ldi	r27, 0x00	; 0
    2120:	e9 e5       	ldi	r30, 0x59	; 89
    2122:	f0 e0       	ldi	r31, 0x00	; 0
    2124:	80 81       	ld	r24, Z
    2126:	83 7c       	andi	r24, 0xC3	; 195
    2128:	8c 93       	st	X, r24
		g_Timer1_CallBackPtr = NULL_PTR;
    212a:	10 92 7c 00 	sts	0x007C, r1
    212e:	10 92 7b 00 	sts	0x007B, r1
    2132:	14 c0       	rjmp	.+40     	; 0x215c <Timer_deInit+0xbc>
		break;
	case TIMER_2:
		OCR2 = 0;
    2134:	e3 e4       	ldi	r30, 0x43	; 67
    2136:	f0 e0       	ldi	r31, 0x00	; 0
    2138:	10 82       	st	Z, r1
		TCNT2 = 0;
    213a:	e4 e4       	ldi	r30, 0x44	; 68
    213c:	f0 e0       	ldi	r31, 0x00	; 0
    213e:	10 82       	st	Z, r1
		TCCR2 = 0;
    2140:	e5 e4       	ldi	r30, 0x45	; 69
    2142:	f0 e0       	ldi	r31, 0x00	; 0
    2144:	10 82       	st	Z, r1
		TIMSK &= 0x3F;
    2146:	a9 e5       	ldi	r26, 0x59	; 89
    2148:	b0 e0       	ldi	r27, 0x00	; 0
    214a:	e9 e5       	ldi	r30, 0x59	; 89
    214c:	f0 e0       	ldi	r31, 0x00	; 0
    214e:	80 81       	ld	r24, Z
    2150:	8f 73       	andi	r24, 0x3F	; 63
    2152:	8c 93       	st	X, r24
		g_Timer2_CallBackPtr = NULL_PTR;
    2154:	10 92 7e 00 	sts	0x007E, r1
    2158:	10 92 7d 00 	sts	0x007D, r1
		break;
	}
}
    215c:	0f 90       	pop	r0
    215e:	0f 90       	pop	r0
    2160:	0f 90       	pop	r0
    2162:	cf 91       	pop	r28
    2164:	df 91       	pop	r29
    2166:	08 95       	ret

00002168 <Timer_setCallBack>:
void Timer_setCallBack(void(*a_ptr)(void), Timer_ID_Type a_timer_ID )
{
    2168:	df 93       	push	r29
    216a:	cf 93       	push	r28
    216c:	00 d0       	rcall	.+0      	; 0x216e <Timer_setCallBack+0x6>
    216e:	00 d0       	rcall	.+0      	; 0x2170 <Timer_setCallBack+0x8>
    2170:	0f 92       	push	r0
    2172:	cd b7       	in	r28, 0x3d	; 61
    2174:	de b7       	in	r29, 0x3e	; 62
    2176:	9a 83       	std	Y+2, r25	; 0x02
    2178:	89 83       	std	Y+1, r24	; 0x01
    217a:	6b 83       	std	Y+3, r22	; 0x03
	switch(a_timer_ID)
    217c:	8b 81       	ldd	r24, Y+3	; 0x03
    217e:	28 2f       	mov	r18, r24
    2180:	30 e0       	ldi	r19, 0x00	; 0
    2182:	3d 83       	std	Y+5, r19	; 0x05
    2184:	2c 83       	std	Y+4, r18	; 0x04
    2186:	8c 81       	ldd	r24, Y+4	; 0x04
    2188:	9d 81       	ldd	r25, Y+5	; 0x05
    218a:	81 30       	cpi	r24, 0x01	; 1
    218c:	91 05       	cpc	r25, r1
    218e:	81 f0       	breq	.+32     	; 0x21b0 <Timer_setCallBack+0x48>
    2190:	2c 81       	ldd	r18, Y+4	; 0x04
    2192:	3d 81       	ldd	r19, Y+5	; 0x05
    2194:	22 30       	cpi	r18, 0x02	; 2
    2196:	31 05       	cpc	r19, r1
    2198:	91 f0       	breq	.+36     	; 0x21be <Timer_setCallBack+0x56>
    219a:	8c 81       	ldd	r24, Y+4	; 0x04
    219c:	9d 81       	ldd	r25, Y+5	; 0x05
    219e:	00 97       	sbiw	r24, 0x00	; 0
    21a0:	a1 f4       	brne	.+40     	; 0x21ca <Timer_setCallBack+0x62>
		{
		case TIMER_0:
			g_Timer0_CallBackPtr = (volatile void *)a_ptr;
    21a2:	89 81       	ldd	r24, Y+1	; 0x01
    21a4:	9a 81       	ldd	r25, Y+2	; 0x02
    21a6:	90 93 7a 00 	sts	0x007A, r25
    21aa:	80 93 79 00 	sts	0x0079, r24
    21ae:	0d c0       	rjmp	.+26     	; 0x21ca <Timer_setCallBack+0x62>
			break;
		case TIMER_1:
			g_Timer1_CallBackPtr = (volatile void *)a_ptr;
    21b0:	89 81       	ldd	r24, Y+1	; 0x01
    21b2:	9a 81       	ldd	r25, Y+2	; 0x02
    21b4:	90 93 7c 00 	sts	0x007C, r25
    21b8:	80 93 7b 00 	sts	0x007B, r24
    21bc:	06 c0       	rjmp	.+12     	; 0x21ca <Timer_setCallBack+0x62>
			break;
		case TIMER_2:
			g_Timer2_CallBackPtr = (volatile void *)a_ptr;
    21be:	89 81       	ldd	r24, Y+1	; 0x01
    21c0:	9a 81       	ldd	r25, Y+2	; 0x02
    21c2:	90 93 7e 00 	sts	0x007E, r25
    21c6:	80 93 7d 00 	sts	0x007D, r24
			break;
		}
}
    21ca:	0f 90       	pop	r0
    21cc:	0f 90       	pop	r0
    21ce:	0f 90       	pop	r0
    21d0:	0f 90       	pop	r0
    21d2:	0f 90       	pop	r0
    21d4:	cf 91       	pop	r28
    21d6:	df 91       	pop	r29
    21d8:	08 95       	ret

000021da <TWI_init>:
#include "twi.h"
#include "common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_ConfigType * Config_Ptr)
{
    21da:	0f 93       	push	r16
    21dc:	1f 93       	push	r17
    21de:	df 93       	push	r29
    21e0:	cf 93       	push	r28
    21e2:	00 d0       	rcall	.+0      	; 0x21e4 <TWI_init+0xa>
    21e4:	cd b7       	in	r28, 0x3d	; 61
    21e6:	de b7       	in	r29, 0x3e	; 62
    21e8:	9a 83       	std	Y+2, r25	; 0x02
    21ea:	89 83       	std	Y+1, r24	; 0x01

    TWBR =  (uint8)(((F_CPU / (Config_Ptr->bit_rate)) - 16)/2);;
    21ec:	00 e2       	ldi	r16, 0x20	; 32
    21ee:	10 e0       	ldi	r17, 0x00	; 0
    21f0:	e9 81       	ldd	r30, Y+1	; 0x01
    21f2:	fa 81       	ldd	r31, Y+2	; 0x02
    21f4:	21 81       	ldd	r18, Z+1	; 0x01
    21f6:	32 81       	ldd	r19, Z+2	; 0x02
    21f8:	43 81       	ldd	r20, Z+3	; 0x03
    21fa:	54 81       	ldd	r21, Z+4	; 0x04
    21fc:	80 e0       	ldi	r24, 0x00	; 0
    21fe:	92 e1       	ldi	r25, 0x12	; 18
    2200:	aa e7       	ldi	r26, 0x7A	; 122
    2202:	b0 e0       	ldi	r27, 0x00	; 0
    2204:	bc 01       	movw	r22, r24
    2206:	cd 01       	movw	r24, r26
    2208:	0e 94 9c 12 	call	0x2538	; 0x2538 <__udivmodsi4>
    220c:	da 01       	movw	r26, r20
    220e:	c9 01       	movw	r24, r18
    2210:	40 97       	sbiw	r24, 0x10	; 16
    2212:	a1 09       	sbc	r26, r1
    2214:	b1 09       	sbc	r27, r1
    2216:	b6 95       	lsr	r27
    2218:	a7 95       	ror	r26
    221a:	97 95       	ror	r25
    221c:	87 95       	ror	r24
    221e:	f8 01       	movw	r30, r16
    2220:	80 83       	st	Z, r24
	TWSR = 0x00;
    2222:	e1 e2       	ldi	r30, 0x21	; 33
    2224:	f0 e0       	ldi	r31, 0x00	; 0
    2226:	10 82       	st	Z, r1
	

    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR =((Config_Ptr->address) << 1); // my address = 0x01 :)
    2228:	a2 e2       	ldi	r26, 0x22	; 34
    222a:	b0 e0       	ldi	r27, 0x00	; 0
    222c:	e9 81       	ldd	r30, Y+1	; 0x01
    222e:	fa 81       	ldd	r31, Y+2	; 0x02
    2230:	80 81       	ld	r24, Z
    2232:	88 0f       	add	r24, r24
    2234:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    2236:	e6 e5       	ldi	r30, 0x56	; 86
    2238:	f0 e0       	ldi	r31, 0x00	; 0
    223a:	84 e0       	ldi	r24, 0x04	; 4
    223c:	80 83       	st	Z, r24
}
    223e:	0f 90       	pop	r0
    2240:	0f 90       	pop	r0
    2242:	cf 91       	pop	r28
    2244:	df 91       	pop	r29
    2246:	1f 91       	pop	r17
    2248:	0f 91       	pop	r16
    224a:	08 95       	ret

0000224c <TWI_start>:

void TWI_start(void)
{
    224c:	df 93       	push	r29
    224e:	cf 93       	push	r28
    2250:	cd b7       	in	r28, 0x3d	; 61
    2252:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    2254:	e6 e5       	ldi	r30, 0x56	; 86
    2256:	f0 e0       	ldi	r31, 0x00	; 0
    2258:	84 ea       	ldi	r24, 0xA4	; 164
    225a:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    225c:	e6 e5       	ldi	r30, 0x56	; 86
    225e:	f0 e0       	ldi	r31, 0x00	; 0
    2260:	80 81       	ld	r24, Z
    2262:	88 23       	and	r24, r24
    2264:	dc f7       	brge	.-10     	; 0x225c <TWI_start+0x10>
}
    2266:	cf 91       	pop	r28
    2268:	df 91       	pop	r29
    226a:	08 95       	ret

0000226c <TWI_stop>:

void TWI_stop(void)
{
    226c:	df 93       	push	r29
    226e:	cf 93       	push	r28
    2270:	cd b7       	in	r28, 0x3d	; 61
    2272:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    2274:	e6 e5       	ldi	r30, 0x56	; 86
    2276:	f0 e0       	ldi	r31, 0x00	; 0
    2278:	84 e9       	ldi	r24, 0x94	; 148
    227a:	80 83       	st	Z, r24
}
    227c:	cf 91       	pop	r28
    227e:	df 91       	pop	r29
    2280:	08 95       	ret

00002282 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    2282:	df 93       	push	r29
    2284:	cf 93       	push	r28
    2286:	0f 92       	push	r0
    2288:	cd b7       	in	r28, 0x3d	; 61
    228a:	de b7       	in	r29, 0x3e	; 62
    228c:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    228e:	e3 e2       	ldi	r30, 0x23	; 35
    2290:	f0 e0       	ldi	r31, 0x00	; 0
    2292:	89 81       	ldd	r24, Y+1	; 0x01
    2294:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    2296:	e6 e5       	ldi	r30, 0x56	; 86
    2298:	f0 e0       	ldi	r31, 0x00	; 0
    229a:	84 e8       	ldi	r24, 0x84	; 132
    229c:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    229e:	e6 e5       	ldi	r30, 0x56	; 86
    22a0:	f0 e0       	ldi	r31, 0x00	; 0
    22a2:	80 81       	ld	r24, Z
    22a4:	88 23       	and	r24, r24
    22a6:	dc f7       	brge	.-10     	; 0x229e <TWI_writeByte+0x1c>
}
    22a8:	0f 90       	pop	r0
    22aa:	cf 91       	pop	r28
    22ac:	df 91       	pop	r29
    22ae:	08 95       	ret

000022b0 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    22b0:	df 93       	push	r29
    22b2:	cf 93       	push	r28
    22b4:	cd b7       	in	r28, 0x3d	; 61
    22b6:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    22b8:	e6 e5       	ldi	r30, 0x56	; 86
    22ba:	f0 e0       	ldi	r31, 0x00	; 0
    22bc:	84 ec       	ldi	r24, 0xC4	; 196
    22be:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    22c0:	e6 e5       	ldi	r30, 0x56	; 86
    22c2:	f0 e0       	ldi	r31, 0x00	; 0
    22c4:	80 81       	ld	r24, Z
    22c6:	88 23       	and	r24, r24
    22c8:	dc f7       	brge	.-10     	; 0x22c0 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    22ca:	e3 e2       	ldi	r30, 0x23	; 35
    22cc:	f0 e0       	ldi	r31, 0x00	; 0
    22ce:	80 81       	ld	r24, Z
}
    22d0:	cf 91       	pop	r28
    22d2:	df 91       	pop	r29
    22d4:	08 95       	ret

000022d6 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    22d6:	df 93       	push	r29
    22d8:	cf 93       	push	r28
    22da:	cd b7       	in	r28, 0x3d	; 61
    22dc:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    22de:	e6 e5       	ldi	r30, 0x56	; 86
    22e0:	f0 e0       	ldi	r31, 0x00	; 0
    22e2:	84 e8       	ldi	r24, 0x84	; 132
    22e4:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    22e6:	e6 e5       	ldi	r30, 0x56	; 86
    22e8:	f0 e0       	ldi	r31, 0x00	; 0
    22ea:	80 81       	ld	r24, Z
    22ec:	88 23       	and	r24, r24
    22ee:	dc f7       	brge	.-10     	; 0x22e6 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    22f0:	e3 e2       	ldi	r30, 0x23	; 35
    22f2:	f0 e0       	ldi	r31, 0x00	; 0
    22f4:	80 81       	ld	r24, Z
}
    22f6:	cf 91       	pop	r28
    22f8:	df 91       	pop	r29
    22fa:	08 95       	ret

000022fc <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    22fc:	df 93       	push	r29
    22fe:	cf 93       	push	r28
    2300:	0f 92       	push	r0
    2302:	cd b7       	in	r28, 0x3d	; 61
    2304:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    2306:	e1 e2       	ldi	r30, 0x21	; 33
    2308:	f0 e0       	ldi	r31, 0x00	; 0
    230a:	80 81       	ld	r24, Z
    230c:	88 7f       	andi	r24, 0xF8	; 248
    230e:	89 83       	std	Y+1, r24	; 0x01
    return status;
    2310:	89 81       	ldd	r24, Y+1	; 0x01
}
    2312:	0f 90       	pop	r0
    2314:	cf 91       	pop	r28
    2316:	df 91       	pop	r29
    2318:	08 95       	ret

0000231a <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType * Config_Ptr)
{
    231a:	df 93       	push	r29
    231c:	cf 93       	push	r28
    231e:	00 d0       	rcall	.+0      	; 0x2320 <UART_init+0x6>
    2320:	00 d0       	rcall	.+0      	; 0x2322 <UART_init+0x8>
    2322:	cd b7       	in	r28, 0x3d	; 61
    2324:	de b7       	in	r29, 0x3e	; 62
    2326:	9c 83       	std	Y+4, r25	; 0x04
    2328:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    232a:	1a 82       	std	Y+2, r1	; 0x02
    232c:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    232e:	eb e2       	ldi	r30, 0x2B	; 43
    2330:	f0 e0       	ldi	r31, 0x00	; 0
    2332:	82 e0       	ldi	r24, 0x02	; 2
    2334:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/
	UCSRB = (1<<RXEN) | (1<<TXEN);
    2336:	ea e2       	ldi	r30, 0x2A	; 42
    2338:	f0 e0       	ldi	r31, 0x00	; 0
    233a:	88 e1       	ldi	r24, 0x18	; 24
    233c:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/
	UCSRC = (1<<URSEL) | ((Config_Ptr->parity)<<UPM0) | ((Config_Ptr->bit_data)<<UCSZ0) | ((Config_Ptr->stop_bit)<<USBS) ;
    233e:	a0 e4       	ldi	r26, 0x40	; 64
    2340:	b0 e0       	ldi	r27, 0x00	; 0
    2342:	eb 81       	ldd	r30, Y+3	; 0x03
    2344:	fc 81       	ldd	r31, Y+4	; 0x04
    2346:	81 81       	ldd	r24, Z+1	; 0x01
    2348:	88 2f       	mov	r24, r24
    234a:	90 e0       	ldi	r25, 0x00	; 0
    234c:	82 95       	swap	r24
    234e:	92 95       	swap	r25
    2350:	90 7f       	andi	r25, 0xF0	; 240
    2352:	98 27       	eor	r25, r24
    2354:	80 7f       	andi	r24, 0xF0	; 240
    2356:	98 27       	eor	r25, r24
    2358:	28 2f       	mov	r18, r24
    235a:	20 68       	ori	r18, 0x80	; 128
    235c:	eb 81       	ldd	r30, Y+3	; 0x03
    235e:	fc 81       	ldd	r31, Y+4	; 0x04
    2360:	80 81       	ld	r24, Z
    2362:	88 2f       	mov	r24, r24
    2364:	90 e0       	ldi	r25, 0x00	; 0
    2366:	88 0f       	add	r24, r24
    2368:	99 1f       	adc	r25, r25
    236a:	28 2b       	or	r18, r24
    236c:	eb 81       	ldd	r30, Y+3	; 0x03
    236e:	fc 81       	ldd	r31, Y+4	; 0x04
    2370:	82 81       	ldd	r24, Z+2	; 0x02
    2372:	88 2f       	mov	r24, r24
    2374:	90 e0       	ldi	r25, 0x00	; 0
    2376:	88 0f       	add	r24, r24
    2378:	99 1f       	adc	r25, r25
    237a:	88 0f       	add	r24, r24
    237c:	99 1f       	adc	r25, r25
    237e:	88 0f       	add	r24, r24
    2380:	99 1f       	adc	r25, r25
    2382:	82 2b       	or	r24, r18
    2384:	8c 93       	st	X, r24

	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / ((Config_Ptr->baud_rate) * 8UL))) - 1);
    2386:	eb 81       	ldd	r30, Y+3	; 0x03
    2388:	fc 81       	ldd	r31, Y+4	; 0x04
    238a:	83 81       	ldd	r24, Z+3	; 0x03
    238c:	94 81       	ldd	r25, Z+4	; 0x04
    238e:	a5 81       	ldd	r26, Z+5	; 0x05
    2390:	b6 81       	ldd	r27, Z+6	; 0x06
    2392:	88 0f       	add	r24, r24
    2394:	99 1f       	adc	r25, r25
    2396:	aa 1f       	adc	r26, r26
    2398:	bb 1f       	adc	r27, r27
    239a:	88 0f       	add	r24, r24
    239c:	99 1f       	adc	r25, r25
    239e:	aa 1f       	adc	r26, r26
    23a0:	bb 1f       	adc	r27, r27
    23a2:	88 0f       	add	r24, r24
    23a4:	99 1f       	adc	r25, r25
    23a6:	aa 1f       	adc	r26, r26
    23a8:	bb 1f       	adc	r27, r27
    23aa:	9c 01       	movw	r18, r24
    23ac:	ad 01       	movw	r20, r26
    23ae:	80 e0       	ldi	r24, 0x00	; 0
    23b0:	92 e1       	ldi	r25, 0x12	; 18
    23b2:	aa e7       	ldi	r26, 0x7A	; 122
    23b4:	b0 e0       	ldi	r27, 0x00	; 0
    23b6:	bc 01       	movw	r22, r24
    23b8:	cd 01       	movw	r24, r26
    23ba:	0e 94 9c 12 	call	0x2538	; 0x2538 <__udivmodsi4>
    23be:	da 01       	movw	r26, r20
    23c0:	c9 01       	movw	r24, r18
    23c2:	01 97       	sbiw	r24, 0x01	; 1
    23c4:	9a 83       	std	Y+2, r25	; 0x02
    23c6:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    23c8:	e0 e4       	ldi	r30, 0x40	; 64
    23ca:	f0 e0       	ldi	r31, 0x00	; 0
    23cc:	89 81       	ldd	r24, Y+1	; 0x01
    23ce:	9a 81       	ldd	r25, Y+2	; 0x02
    23d0:	89 2f       	mov	r24, r25
    23d2:	99 27       	eor	r25, r25
    23d4:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    23d6:	e9 e2       	ldi	r30, 0x29	; 41
    23d8:	f0 e0       	ldi	r31, 0x00	; 0
    23da:	89 81       	ldd	r24, Y+1	; 0x01
    23dc:	80 83       	st	Z, r24
}
    23de:	0f 90       	pop	r0
    23e0:	0f 90       	pop	r0
    23e2:	0f 90       	pop	r0
    23e4:	0f 90       	pop	r0
    23e6:	cf 91       	pop	r28
    23e8:	df 91       	pop	r29
    23ea:	08 95       	ret

000023ec <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    23ec:	df 93       	push	r29
    23ee:	cf 93       	push	r28
    23f0:	0f 92       	push	r0
    23f2:	cd b7       	in	r28, 0x3d	; 61
    23f4:	de b7       	in	r29, 0x3e	; 62
    23f6:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    23f8:	eb e2       	ldi	r30, 0x2B	; 43
    23fa:	f0 e0       	ldi	r31, 0x00	; 0
    23fc:	80 81       	ld	r24, Z
    23fe:	88 2f       	mov	r24, r24
    2400:	90 e0       	ldi	r25, 0x00	; 0
    2402:	80 72       	andi	r24, 0x20	; 32
    2404:	90 70       	andi	r25, 0x00	; 0
    2406:	00 97       	sbiw	r24, 0x00	; 0
    2408:	b9 f3       	breq	.-18     	; 0x23f8 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    240a:	ec e2       	ldi	r30, 0x2C	; 44
    240c:	f0 e0       	ldi	r31, 0x00	; 0
    240e:	89 81       	ldd	r24, Y+1	; 0x01
    2410:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    2412:	0f 90       	pop	r0
    2414:	cf 91       	pop	r28
    2416:	df 91       	pop	r29
    2418:	08 95       	ret

0000241a <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    241a:	df 93       	push	r29
    241c:	cf 93       	push	r28
    241e:	cd b7       	in	r28, 0x3d	; 61
    2420:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    2422:	eb e2       	ldi	r30, 0x2B	; 43
    2424:	f0 e0       	ldi	r31, 0x00	; 0
    2426:	80 81       	ld	r24, Z
    2428:	88 23       	and	r24, r24
    242a:	dc f7       	brge	.-10     	; 0x2422 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    242c:	ec e2       	ldi	r30, 0x2C	; 44
    242e:	f0 e0       	ldi	r31, 0x00	; 0
    2430:	80 81       	ld	r24, Z
}
    2432:	cf 91       	pop	r28
    2434:	df 91       	pop	r29
    2436:	08 95       	ret

00002438 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    2438:	df 93       	push	r29
    243a:	cf 93       	push	r28
    243c:	00 d0       	rcall	.+0      	; 0x243e <UART_sendString+0x6>
    243e:	0f 92       	push	r0
    2440:	cd b7       	in	r28, 0x3d	; 61
    2442:	de b7       	in	r29, 0x3e	; 62
    2444:	9b 83       	std	Y+3, r25	; 0x03
    2446:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2448:	19 82       	std	Y+1, r1	; 0x01
    244a:	0e c0       	rjmp	.+28     	; 0x2468 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    244c:	89 81       	ldd	r24, Y+1	; 0x01
    244e:	28 2f       	mov	r18, r24
    2450:	30 e0       	ldi	r19, 0x00	; 0
    2452:	8a 81       	ldd	r24, Y+2	; 0x02
    2454:	9b 81       	ldd	r25, Y+3	; 0x03
    2456:	fc 01       	movw	r30, r24
    2458:	e2 0f       	add	r30, r18
    245a:	f3 1f       	adc	r31, r19
    245c:	80 81       	ld	r24, Z
    245e:	0e 94 f6 11 	call	0x23ec	; 0x23ec <UART_sendByte>
		i++;
    2462:	89 81       	ldd	r24, Y+1	; 0x01
    2464:	8f 5f       	subi	r24, 0xFF	; 255
    2466:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    2468:	89 81       	ldd	r24, Y+1	; 0x01
    246a:	28 2f       	mov	r18, r24
    246c:	30 e0       	ldi	r19, 0x00	; 0
    246e:	8a 81       	ldd	r24, Y+2	; 0x02
    2470:	9b 81       	ldd	r25, Y+3	; 0x03
    2472:	fc 01       	movw	r30, r24
    2474:	e2 0f       	add	r30, r18
    2476:	f3 1f       	adc	r31, r19
    2478:	80 81       	ld	r24, Z
    247a:	88 23       	and	r24, r24
    247c:	39 f7       	brne	.-50     	; 0x244c <UART_sendString+0x14>
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/

}
    247e:	0f 90       	pop	r0
    2480:	0f 90       	pop	r0
    2482:	0f 90       	pop	r0
    2484:	cf 91       	pop	r28
    2486:	df 91       	pop	r29
    2488:	08 95       	ret

0000248a <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    248a:	0f 93       	push	r16
    248c:	1f 93       	push	r17
    248e:	df 93       	push	r29
    2490:	cf 93       	push	r28
    2492:	00 d0       	rcall	.+0      	; 0x2494 <UART_receiveString+0xa>
    2494:	0f 92       	push	r0
    2496:	cd b7       	in	r28, 0x3d	; 61
    2498:	de b7       	in	r29, 0x3e	; 62
    249a:	9b 83       	std	Y+3, r25	; 0x03
    249c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    249e:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    24a0:	89 81       	ldd	r24, Y+1	; 0x01
    24a2:	28 2f       	mov	r18, r24
    24a4:	30 e0       	ldi	r19, 0x00	; 0
    24a6:	8a 81       	ldd	r24, Y+2	; 0x02
    24a8:	9b 81       	ldd	r25, Y+3	; 0x03
    24aa:	8c 01       	movw	r16, r24
    24ac:	02 0f       	add	r16, r18
    24ae:	13 1f       	adc	r17, r19
    24b0:	0e 94 0d 12 	call	0x241a	; 0x241a <UART_recieveByte>
    24b4:	f8 01       	movw	r30, r16
    24b6:	80 83       	st	Z, r24
    24b8:	0f c0       	rjmp	.+30     	; 0x24d8 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    24ba:	89 81       	ldd	r24, Y+1	; 0x01
    24bc:	8f 5f       	subi	r24, 0xFF	; 255
    24be:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    24c0:	89 81       	ldd	r24, Y+1	; 0x01
    24c2:	28 2f       	mov	r18, r24
    24c4:	30 e0       	ldi	r19, 0x00	; 0
    24c6:	8a 81       	ldd	r24, Y+2	; 0x02
    24c8:	9b 81       	ldd	r25, Y+3	; 0x03
    24ca:	8c 01       	movw	r16, r24
    24cc:	02 0f       	add	r16, r18
    24ce:	13 1f       	adc	r17, r19
    24d0:	0e 94 0d 12 	call	0x241a	; 0x241a <UART_recieveByte>
    24d4:	f8 01       	movw	r30, r16
    24d6:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    24d8:	89 81       	ldd	r24, Y+1	; 0x01
    24da:	28 2f       	mov	r18, r24
    24dc:	30 e0       	ldi	r19, 0x00	; 0
    24de:	8a 81       	ldd	r24, Y+2	; 0x02
    24e0:	9b 81       	ldd	r25, Y+3	; 0x03
    24e2:	fc 01       	movw	r30, r24
    24e4:	e2 0f       	add	r30, r18
    24e6:	f3 1f       	adc	r31, r19
    24e8:	80 81       	ld	r24, Z
    24ea:	83 32       	cpi	r24, 0x23	; 35
    24ec:	31 f7       	brne	.-52     	; 0x24ba <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    24ee:	89 81       	ldd	r24, Y+1	; 0x01
    24f0:	28 2f       	mov	r18, r24
    24f2:	30 e0       	ldi	r19, 0x00	; 0
    24f4:	8a 81       	ldd	r24, Y+2	; 0x02
    24f6:	9b 81       	ldd	r25, Y+3	; 0x03
    24f8:	fc 01       	movw	r30, r24
    24fa:	e2 0f       	add	r30, r18
    24fc:	f3 1f       	adc	r31, r19
    24fe:	10 82       	st	Z, r1
}
    2500:	0f 90       	pop	r0
    2502:	0f 90       	pop	r0
    2504:	0f 90       	pop	r0
    2506:	cf 91       	pop	r28
    2508:	df 91       	pop	r29
    250a:	1f 91       	pop	r17
    250c:	0f 91       	pop	r16
    250e:	08 95       	ret

00002510 <__udivmodhi4>:
    2510:	aa 1b       	sub	r26, r26
    2512:	bb 1b       	sub	r27, r27
    2514:	51 e1       	ldi	r21, 0x11	; 17
    2516:	07 c0       	rjmp	.+14     	; 0x2526 <__udivmodhi4_ep>

00002518 <__udivmodhi4_loop>:
    2518:	aa 1f       	adc	r26, r26
    251a:	bb 1f       	adc	r27, r27
    251c:	a6 17       	cp	r26, r22
    251e:	b7 07       	cpc	r27, r23
    2520:	10 f0       	brcs	.+4      	; 0x2526 <__udivmodhi4_ep>
    2522:	a6 1b       	sub	r26, r22
    2524:	b7 0b       	sbc	r27, r23

00002526 <__udivmodhi4_ep>:
    2526:	88 1f       	adc	r24, r24
    2528:	99 1f       	adc	r25, r25
    252a:	5a 95       	dec	r21
    252c:	a9 f7       	brne	.-22     	; 0x2518 <__udivmodhi4_loop>
    252e:	80 95       	com	r24
    2530:	90 95       	com	r25
    2532:	bc 01       	movw	r22, r24
    2534:	cd 01       	movw	r24, r26
    2536:	08 95       	ret

00002538 <__udivmodsi4>:
    2538:	a1 e2       	ldi	r26, 0x21	; 33
    253a:	1a 2e       	mov	r1, r26
    253c:	aa 1b       	sub	r26, r26
    253e:	bb 1b       	sub	r27, r27
    2540:	fd 01       	movw	r30, r26
    2542:	0d c0       	rjmp	.+26     	; 0x255e <__udivmodsi4_ep>

00002544 <__udivmodsi4_loop>:
    2544:	aa 1f       	adc	r26, r26
    2546:	bb 1f       	adc	r27, r27
    2548:	ee 1f       	adc	r30, r30
    254a:	ff 1f       	adc	r31, r31
    254c:	a2 17       	cp	r26, r18
    254e:	b3 07       	cpc	r27, r19
    2550:	e4 07       	cpc	r30, r20
    2552:	f5 07       	cpc	r31, r21
    2554:	20 f0       	brcs	.+8      	; 0x255e <__udivmodsi4_ep>
    2556:	a2 1b       	sub	r26, r18
    2558:	b3 0b       	sbc	r27, r19
    255a:	e4 0b       	sbc	r30, r20
    255c:	f5 0b       	sbc	r31, r21

0000255e <__udivmodsi4_ep>:
    255e:	66 1f       	adc	r22, r22
    2560:	77 1f       	adc	r23, r23
    2562:	88 1f       	adc	r24, r24
    2564:	99 1f       	adc	r25, r25
    2566:	1a 94       	dec	r1
    2568:	69 f7       	brne	.-38     	; 0x2544 <__udivmodsi4_loop>
    256a:	60 95       	com	r22
    256c:	70 95       	com	r23
    256e:	80 95       	com	r24
    2570:	90 95       	com	r25
    2572:	9b 01       	movw	r18, r22
    2574:	ac 01       	movw	r20, r24
    2576:	bd 01       	movw	r22, r26
    2578:	cf 01       	movw	r24, r30
    257a:	08 95       	ret

0000257c <__prologue_saves__>:
    257c:	2f 92       	push	r2
    257e:	3f 92       	push	r3
    2580:	4f 92       	push	r4
    2582:	5f 92       	push	r5
    2584:	6f 92       	push	r6
    2586:	7f 92       	push	r7
    2588:	8f 92       	push	r8
    258a:	9f 92       	push	r9
    258c:	af 92       	push	r10
    258e:	bf 92       	push	r11
    2590:	cf 92       	push	r12
    2592:	df 92       	push	r13
    2594:	ef 92       	push	r14
    2596:	ff 92       	push	r15
    2598:	0f 93       	push	r16
    259a:	1f 93       	push	r17
    259c:	cf 93       	push	r28
    259e:	df 93       	push	r29
    25a0:	cd b7       	in	r28, 0x3d	; 61
    25a2:	de b7       	in	r29, 0x3e	; 62
    25a4:	ca 1b       	sub	r28, r26
    25a6:	db 0b       	sbc	r29, r27
    25a8:	0f b6       	in	r0, 0x3f	; 63
    25aa:	f8 94       	cli
    25ac:	de bf       	out	0x3e, r29	; 62
    25ae:	0f be       	out	0x3f, r0	; 63
    25b0:	cd bf       	out	0x3d, r28	; 61
    25b2:	09 94       	ijmp

000025b4 <__epilogue_restores__>:
    25b4:	2a 88       	ldd	r2, Y+18	; 0x12
    25b6:	39 88       	ldd	r3, Y+17	; 0x11
    25b8:	48 88       	ldd	r4, Y+16	; 0x10
    25ba:	5f 84       	ldd	r5, Y+15	; 0x0f
    25bc:	6e 84       	ldd	r6, Y+14	; 0x0e
    25be:	7d 84       	ldd	r7, Y+13	; 0x0d
    25c0:	8c 84       	ldd	r8, Y+12	; 0x0c
    25c2:	9b 84       	ldd	r9, Y+11	; 0x0b
    25c4:	aa 84       	ldd	r10, Y+10	; 0x0a
    25c6:	b9 84       	ldd	r11, Y+9	; 0x09
    25c8:	c8 84       	ldd	r12, Y+8	; 0x08
    25ca:	df 80       	ldd	r13, Y+7	; 0x07
    25cc:	ee 80       	ldd	r14, Y+6	; 0x06
    25ce:	fd 80       	ldd	r15, Y+5	; 0x05
    25d0:	0c 81       	ldd	r16, Y+4	; 0x04
    25d2:	1b 81       	ldd	r17, Y+3	; 0x03
    25d4:	aa 81       	ldd	r26, Y+2	; 0x02
    25d6:	b9 81       	ldd	r27, Y+1	; 0x01
    25d8:	ce 0f       	add	r28, r30
    25da:	d1 1d       	adc	r29, r1
    25dc:	0f b6       	in	r0, 0x3f	; 63
    25de:	f8 94       	cli
    25e0:	de bf       	out	0x3e, r29	; 62
    25e2:	0f be       	out	0x3f, r0	; 63
    25e4:	cd bf       	out	0x3d, r28	; 61
    25e6:	ed 01       	movw	r28, r26
    25e8:	08 95       	ret

000025ea <_exit>:
    25ea:	f8 94       	cli

000025ec <__stop_program>:
    25ec:	ff cf       	rjmp	.-2      	; 0x25ec <__stop_program>
