Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Tue Jan  7 10:33:35 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[80]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[80]:D
  Delay (ns):              0.166
  Slack (ns):              0.021
  Arrival (ns):            3.765
  Required (ns):           3.744
  Operating Conditions: fast_hv_lt

Path 2
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[84]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[84]:D
  Delay (ns):              0.183
  Slack (ns):              0.036
  Arrival (ns):            3.780
  Required (ns):           3.744
  Operating Conditions: fast_hv_lt

Path 3
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[74]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[74]:D
  Delay (ns):              0.182
  Slack (ns):              0.037
  Arrival (ns):            3.781
  Required (ns):           3.744
  Operating Conditions: fast_hv_lt

Path 4
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[26]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[26]:D
  Delay (ns):              0.184
  Slack (ns):              0.037
  Arrival (ns):            3.788
  Required (ns):           3.751
  Operating Conditions: fast_hv_lt

Path 5
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[9]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[73]:D
  Delay (ns):              0.183
  Slack (ns):              0.038
  Arrival (ns):            3.796
  Required (ns):           3.758
  Operating Conditions: fast_hv_lt

Path 6
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[82]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[82]:D
  Delay (ns):              0.183
  Slack (ns):              0.038
  Arrival (ns):            3.782
  Required (ns):           3.744
  Operating Conditions: fast_hv_lt

Path 7
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/line[0]:D
  Delay (ns):              0.186
  Slack (ns):              0.039
  Arrival (ns):            3.806
  Required (ns):           3.767
  Operating Conditions: fast_hv_lt

Path 8
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[85]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[85]:D
  Delay (ns):              0.187
  Slack (ns):              0.040
  Arrival (ns):            3.784
  Required (ns):           3.744
  Operating Conditions: fast_hv_lt

Path 9
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[27]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[27]:D
  Delay (ns):              0.186
  Slack (ns):              0.040
  Arrival (ns):            3.791
  Required (ns):           3.751
  Operating Conditions: fast_hv_lt

Path 10
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[86]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[86]:D
  Delay (ns):              0.187
  Slack (ns):              0.041
  Arrival (ns):            3.785
  Required (ns):           3.744
  Operating Conditions: fast_hv_lt

Path 11
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[75]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[75]:D
  Delay (ns):              0.187
  Slack (ns):              0.042
  Arrival (ns):            3.786
  Required (ns):           3.744
  Operating Conditions: fast_hv_lt

Path 12
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[78]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[78]:D
  Delay (ns):              0.187
  Slack (ns):              0.042
  Arrival (ns):            3.786
  Required (ns):           3.744
  Operating Conditions: fast_hv_lt

Path 13
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[79]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[79]:D
  Delay (ns):              0.187
  Slack (ns):              0.042
  Arrival (ns):            3.786
  Required (ns):           3.744
  Operating Conditions: fast_hv_lt

Path 14
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][267]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[217]:D
  Delay (ns):              0.183
  Slack (ns):              0.042
  Arrival (ns):            7.919
  Required (ns):           7.877
  Operating Conditions: fast_hv_lt

Path 15
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[54]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[54]:D
  Delay (ns):              0.189
  Slack (ns):              0.044
  Arrival (ns):            3.802
  Required (ns):           3.758
  Operating Conditions: fast_hv_lt

Path 16
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[14]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[78]:D
  Delay (ns):              0.191
  Slack (ns):              0.046
  Arrival (ns):            3.804
  Required (ns):           3.758
  Operating Conditions: fast_hv_lt

Path 17
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_197/line_Z[0]:D
  Delay (ns):              0.195
  Slack (ns):              0.047
  Arrival (ns):            3.815
  Required (ns):           3.768
  Operating Conditions: fast_hv_lt

Path 18
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o[28]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/holdDat[59]:D
  Delay (ns):              0.195
  Slack (ns):              0.048
  Arrival (ns):            7.934
  Required (ns):           7.886
  Operating Conditions: fast_hv_lt

Path 19
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_194/line[0]:D
  Delay (ns):              0.196
  Slack (ns):              0.048
  Arrival (ns):            3.816
  Required (ns):           3.768
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/line[0]:D
  Delay (ns):              0.196
  Slack (ns):              0.049
  Arrival (ns):            3.816
  Required (ns):           3.767
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[22]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][62]:D
  Delay (ns):              0.187
  Slack (ns):              0.050
  Arrival (ns):            3.796
  Required (ns):           3.746
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_287/s1:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_328/MSC_i_329/gen_dc_level.wr_addr[0]:SLn
  Delay (ns):              0.148
  Slack (ns):              0.051
  Arrival (ns):            7.911
  Required (ns):           7.860
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_287/s1:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_328/MSC_i_329/gen_dc_level.wr_addr[5]:SLn
  Delay (ns):              0.148
  Slack (ns):              0.051
  Arrival (ns):            7.911
  Required (ns):           7.860
  Operating Conditions: fast_hv_lt

Path 24
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[12]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[12]:D
  Delay (ns):              0.195
  Slack (ns):              0.058
  Arrival (ns):            3.803
  Required (ns):           3.745
  Operating Conditions: fast_hv_lt

Path 25
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrap_write_wrap_address_reg[20]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_cmd_wr_data[20]:D
  Delay (ns):              0.206
  Slack (ns):              0.061
  Arrival (ns):            3.797
  Required (ns):           3.736
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[47]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][191]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.867
  Required (ns):           7.804
  Operating Conditions: fast_hv_lt

Path 27
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[25]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[25]:D
  Delay (ns):              0.210
  Slack (ns):              0.063
  Arrival (ns):            7.956
  Required (ns):           7.893
  Operating Conditions: fast_hv_lt

Path 28
  From: PF_RESET_0/PF_RESET_0/dff_1:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_2:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.858
  Required (ns):           7.795
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[26]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[26]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            7.857
  Required (ns):           7.793
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[7]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[7]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            7.857
  Required (ns):           7.793
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[36].data_shifter[36][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[35].data_shifter[35][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.868
  Required (ns):           7.804
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[15].data_shifter[15][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[14].data_shifter[14][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.881
  Required (ns):           7.817
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][18]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[22]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.869
  Required (ns):           7.805
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.856
  Required (ns):           7.792
  Operating Conditions: fast_hv_lt

Path 35
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_reset_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.851
  Required (ns):           7.787
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[63]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[63]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            3.742
  Required (ns):           3.678
  Operating Conditions: fast_hv_lt

Path 37
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[64]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[64]:D
  Delay (ns):              0.205
  Slack (ns):              0.064
  Arrival (ns):            7.925
  Required (ns):           7.861
  Operating Conditions: fast_hv_lt

Path 38
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.815
  Required (ns):           3.751
  Operating Conditions: fast_hv_lt

Path 39
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[13]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[13]:D
  Delay (ns):              0.211
  Slack (ns):              0.064
  Arrival (ns):            7.957
  Required (ns):           7.893
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_42/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_42/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.756
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 41
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/dfi_rddata_r[72]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/l_rd_data_to_mp_r[72]:D
  Delay (ns):              0.164
  Slack (ns):              0.064
  Arrival (ns):            3.775
  Required (ns):           3.711
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[26]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[26]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.855
  Required (ns):           7.791
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[24]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[24]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.867
  Required (ns):           7.803
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[16].data_shifter[16][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[15].data_shifter[15][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.882
  Required (ns):           7.817
  Operating Conditions: fast_hv_lt

Path 45
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[10]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][2]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            7.863
  Required (ns):           7.798
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[19]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[20]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.751
  Required (ns):           3.686
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/din_gray_r[2]:SLn
  Delay (ns):              0.244
  Slack (ns):              0.065
  Arrival (ns):            3.851
  Required (ns):           3.786
  Operating Conditions: fast_hv_lt

Path 48
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[9]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[5]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.876
  Required (ns):           7.811
  Operating Conditions: fast_hv_lt

Path 49
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[62]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[62]:D
  Delay (ns):              0.213
  Slack (ns):              0.065
  Arrival (ns):            3.810
  Required (ns):           3.745
  Operating Conditions: fast_hv_lt

Path 50
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_448/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][270]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.869
  Required (ns):           7.804
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[126]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[126]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.758
  Required (ns):           3.693
  Operating Conditions: fast_hv_lt

Path 52
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[16]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.867
  Required (ns):           7.802
  Operating Conditions: fast_hv_lt

Path 53
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/clk_sel_out[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[10]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.845
  Required (ns):           7.780
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[13]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[13]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.757
  Required (ns):           3.691
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/din_gray_r[1]:SLn
  Delay (ns):              0.244
  Slack (ns):              0.066
  Arrival (ns):            3.851
  Required (ns):           3.785
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[16]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[17]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.752
  Required (ns):           3.686
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[118]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[8]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.761
  Required (ns):           3.695
  Operating Conditions: fast_hv_lt

Path 58
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_shift[7]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_shift[6]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            7.872
  Required (ns):           7.806
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[11]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][91]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.873
  Required (ns):           7.807
  Operating Conditions: fast_hv_lt

Path 60
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[10].data_shifter[10][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[9].data_shifter[9][1]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            7.884
  Required (ns):           7.818
  Operating Conditions: fast_hv_lt

Path 61
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[31]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[31]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            7.887
  Required (ns):           7.821
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_328/MSC_i_329/MSC_i_331/din_gray_r[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_328/MSC_i_329/MSC_i_331/MSC_i_333/MSC_i_341/s0:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.889
  Required (ns):           7.823
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[29]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[29]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.860
  Required (ns):           7.793
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[12]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[12]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.759
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[5].data_shifter[5][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[4].data_shifter[4][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.733
  Required (ns):           3.666
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[110]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.761
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 67
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[12]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][4]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.861
  Required (ns):           7.794
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_en_p2_po_r2[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][316]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            7.862
  Required (ns):           7.795
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][116]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[37]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            7.889
  Required (ns):           7.822
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[26]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[26]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.888
  Required (ns):           7.821
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[34]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[34]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.874
  Required (ns):           7.807
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[35].data_shifter[35][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[34].data_shifter[34][1]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.871
  Required (ns):           7.804
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[31]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[31]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.859
  Required (ns):           7.792
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_33/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_33/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.760
  Required (ns):           3.693
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][9]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][10]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.760
  Required (ns):           3.693
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/r_valid_sh[2]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/r_valid_sh[3]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.728
  Required (ns):           3.661
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[25]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[25]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.730
  Required (ns):           3.663
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/din_gray_r[0]:SLn
  Delay (ns):              0.246
  Slack (ns):              0.068
  Arrival (ns):            3.853
  Required (ns):           3.785
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/araddr_r1[8]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_cmd_wr_data[8]:D
  Delay (ns):              0.174
  Slack (ns):              0.068
  Arrival (ns):            3.786
  Required (ns):           3.718
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state[22]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state[19]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.853
  Required (ns):           7.785
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[150]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[150]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.871
  Required (ns):           7.803
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_act_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.860
  Required (ns):           7.792
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[106]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r1[0]:D
  Delay (ns):              0.132
  Slack (ns):              0.068
  Arrival (ns):            7.868
  Required (ns):           7.800
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[76]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[76]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.875
  Required (ns):           7.807
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[226]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[226]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.892
  Required (ns):           7.824
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[199]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[199]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.878
  Required (ns):           7.810
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg2[29]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[29]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.873
  Required (ns):           7.805
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/din_gray_r[3]:SLn
  Delay (ns):              0.246
  Slack (ns):              0.068
  Arrival (ns):            3.853
  Required (ns):           3.785
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[34].data_shifter[34][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[33].data_shifter[33][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.872
  Required (ns):           7.804
  Operating Conditions: fast_hv_lt

Path 90
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[21]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3]
  Delay (ns):              0.278
  Slack (ns):              0.068
  Arrival (ns):            8.023
  Required (ns):           7.955
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg1[46]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg2[46]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.871
  Required (ns):           7.803
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_279/MSC_i_281/MSC_i_282/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_279/MSC_i_281/MSC_i_282/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.868
  Required (ns):           7.800
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_248/MSC_i_249/MSC_i_263/din_gray_r[6]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_248/MSC_i_249/MSC_i_263/MSC_i_265/MSC_i_273/s0:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.877
  Required (ns):           7.809
  Operating Conditions: fast_hv_lt

Path 94
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[15]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][7]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.867
  Required (ns):           7.799
  Operating Conditions: fast_hv_lt

Path 95
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[26]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[7][2]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.866
  Required (ns):           7.798
  Operating Conditions: fast_hv_lt

Path 96
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.853
  Required (ns):           7.784
  Operating Conditions: fast_hv_lt

Path 97
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntGray[2]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.735
  Required (ns):           3.666
  Operating Conditions: fast_hv_lt

Path 98
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[1]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[4]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.729
  Required (ns):           3.660
  Operating Conditions: fast_hv_lt

Path 99
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[22]:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[21]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.816
  Required (ns):           3.747
  Operating Conditions: fast_hv_lt

Path 100
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o[25]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/sDat[56]:D
  Delay (ns):              0.216
  Slack (ns):              0.069
  Arrival (ns):            7.955
  Required (ns):           7.886
  Operating Conditions: fast_hv_lt

