#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

G:/FPGA/try_and_error/Zybo-logic-gate-demo/platform/zynq_fsbl/fsbl_handoff.S

