# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/ipshared/ec67/hdl" --include "../../../../BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/ipshared/d5d3/hdl/verilog" --include "../../../../BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/ipshared/e0a2/hdl" --include "../../../../BakkArbeit.srcs/sim_1/imports/Desktop" --include "D:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/ip/BakkArbeit_Blockdesign_processing_system7_0_0/sim/BakkArbeit_Blockdesign_processing_system7_0_0.v" \
"../../../../BakkArbeit.srcs/sources_1/imports/new/UART_datagenerator.v" \
"../../../../BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/sim/BakkArbeit_Blockdesign.v" \
"../../../../BakkArbeit.srcs/sources_1/imports/picorv32-master/picorv32.v" \
"../../../../BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hdl/BakkArbeit_Blockdesign_wrapper.v" \
"../../../../BakkArbeit.srcs/sources_1/new/IO_bank.v" \
"../../../../BakkArbeit.srcs/sources_1/new/Address_Decoder.v" \
"../../../../BakkArbeit.srcs/sources_1/imports/Desktop/Memory.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
