// Seed: 3136861624
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_2.id_7 = 0;
  tri1 id_7 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1
);
  generate
    assign id_3 = id_3;
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output wor id_0,
    output supply0 id_1,
    output tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    output uwire id_6,
    input supply0 id_7,
    output wor id_8,
    output tri1 id_9,
    output supply0 id_10,
    output tri1 id_11,
    input wand id_12,
    input tri0 id_13,
    input wand id_14,
    output wand id_15,
    input wire id_16,
    input wor id_17,
    input wire id_18,
    output tri0 id_19,
    output tri0 id_20,
    input supply1 id_21,
    input wand id_22,
    input wor id_23,
    output wire id_24,
    input wor id_25,
    output tri id_26,
    output supply0 id_27,
    output tri0 id_28,
    input supply1 id_29,
    input tri id_30,
    output tri1 id_31,
    input tri0 id_32
    , id_48,
    output wor id_33,
    output supply1 id_34,
    input wire id_35,
    input wand id_36,
    output wire id_37,
    output wor id_38,
    input wor id_39,
    output supply0 id_40,
    input wand id_41,
    output tri1 id_42,
    output wor id_43,
    output uwire id_44,
    input wor id_45,
    input wor id_46
);
  module_0 modCall_1 (
      id_48,
      id_48,
      id_48,
      id_48,
      id_48,
      id_48
  );
  wire id_49;
  initial begin : LABEL_0
    assert (1);
  end
  and primCall (
      id_44,
      id_30,
      id_18,
      id_22,
      id_48,
      id_32,
      id_35,
      id_21,
      id_14,
      id_12,
      id_25,
      id_16,
      id_36,
      id_13,
      id_23,
      id_46,
      id_5,
      id_4,
      id_45,
      id_39,
      id_3,
      id_41,
      id_7,
      id_29
  );
endmodule
