# Reading C:/Intel/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do tea_asmd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Intel/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/krzys/Programs/Verilog/SYCY/TEA_ASMD {C:/Users/krzys/Programs/Verilog/SYCY/TEA_ASMD/brute_force.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:02 on May 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/krzys/Programs/Verilog/SYCY/TEA_ASMD" C:/Users/krzys/Programs/Verilog/SYCY/TEA_ASMD/brute_force.sv 
# -- Compiling module brute_force
# 
# Top level modules:
# 	brute_force
# End time: 21:57:03 on May 25,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/krzys/Programs/Verilog/SYCY/TEA_ASMD {C:/Users/krzys/Programs/Verilog/SYCY/TEA_ASMD/tea_asmd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:03 on May 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/krzys/Programs/Verilog/SYCY/TEA_ASMD" C:/Users/krzys/Programs/Verilog/SYCY/TEA_ASMD/tea_asmd.sv 
# -- Compiling module tea_asmd
# 
# Top level modules:
# 	tea_asmd
# End time: 21:57:03 on May 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.brute_force
# vsim work.brute_force 
# Start time: 21:57:07 on May 25,2020
# Loading sv_std.std
# Loading work.brute_force
# Loading work.tea_asmd
do test.do
run
run
run
run
run
run
run
run
run
run
run
run
