#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 21 01:42:01 2022
# Process ID: 4364
# Current directory: D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29476 D:\Documents\Github\sailinglove\personal-general\Vivado\EE_BasicExpr\lab9\lab9.xpr
# Log file: D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/vivado.log
# Journal file: D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE Basic Expr/lab9' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 736.781 ; gain = 108.547
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LS163_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LS163_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS163
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sim_1/new/LS163_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS163_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e75a43b9faab4858bae1cf938f26b1c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LS163_tb_behav xil_defaultlib.LS163_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 2. Module LS163 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LS163
Compiling module xil_defaultlib.LS163_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LS163_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LS163_tb_behav -key {Behavioral:sim_1:Functional:LS163_tb} -tclbatch {LS163_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LS163_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LS163_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS163
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sim_1/new/LS163_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS163_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e75a43b9faab4858bae1cf938f26b1c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LS163_tb_behav xil_defaultlib.LS163_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 2. Module LS163 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LS163
Compiling module xil_defaultlib.LS163_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LS163_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LS163_tb_behav -key {Behavioral:sim_1:Functional:LS163_tb} -tclbatch {LS163_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LS163_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LS163_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e75a43b9faab4858bae1cf938f26b1c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LS163_tb_behav xil_defaultlib.LS163_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LS163_tb_behav -key {Behavioral:sim_1:Functional:LS163_tb} -tclbatch {LS163_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source LS163_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 30 ns : File "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LS163_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 812.410 ; gain = 0.000
step
Stopped at time : 30 ns : File "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 29
step
Stopped at time : 30 ns : File "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 30
run all
Stopped at time : 50 ns : File "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 24
run all
Stopped at time : 70 ns : File "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 24
run all
Stopped at time : 90 ns : File "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 24
run all
Stopped at time : 110 ns : File "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 24
run all
Stopped at time : 130 ns : File "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 24
run all
Stopped at time : 150 ns : File "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 24
run all
Stopped at time : 170 ns : File "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 24
run all
Stopped at time : 190 ns : File "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 24
run all
run: Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 812.410 ; gain = 0.000
remove_bps -file {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} -line 24
add_bp {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} 24
remove_bps -file {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} -line 24
add_bp {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} 24
remove_bps -file {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} -line 24
add_bp {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} 24
remove_bps -file {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} -line 24
add_bp {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} 24
remove_bps -file {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} -line 24
add_bp {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} 24
remove_bps -file {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} -line 24
add_bp {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} 24
remove_bps -file {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} -line 24
add_bp {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} 24
remove_bps -file {D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v} -line 24
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LS163_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LS163_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS163
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sim_1/new/LS163_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS163_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e75a43b9faab4858bae1cf938f26b1c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LS163_tb_behav xil_defaultlib.LS163_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 2. Module LS163 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LS163
Compiling module xil_defaultlib.LS163_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LS163_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 812.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LS163_tb_behav -key {Behavioral:sim_1:Functional:LS163_tb} -tclbatch {LS163_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source LS163_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LS163_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 812.410 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LS163_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LS163_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS163
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sim_1/new/LS163_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS163_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e75a43b9faab4858bae1cf938f26b1c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LS163_tb_behav xil_defaultlib.LS163_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 2. Module LS163 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LS163
Compiling module xil_defaultlib.LS163_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LS163_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LS163_tb_behav -key {Behavioral:sim_1:Functional:LS163_tb} -tclbatch {LS163_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source LS163_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LS163_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 812.410 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LS163_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LS163_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS163
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sim_1/new/LS163_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS163_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e75a43b9faab4858bae1cf938f26b1c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LS163_tb_behav xil_defaultlib.LS163_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 2. Module LS163 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LS163
Compiling module xil_defaultlib.LS163_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LS163_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LS163_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LS163_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS163
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sim_1/new/LS163_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS163_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e75a43b9faab4858bae1cf938f26b1c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LS163_tb_behav xil_defaultlib.LS163_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/LS163.v" Line 2. Module LS163 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LS163
Compiling module xil_defaultlib.LS163_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LS163_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 21 02:06:55 2022...
