# system info qsys_top on 2024.01.11.11:14:25
system_info:
name,value
DEVICE,AGFB014R24B2E2V
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for qsys_top on 2024.01.11.11:14:25
files:
filepath,kind,attributes,module,is_top
sim/qsys_top.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top,true
altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_yigfcli.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_mm_interconnect_1920_yigfcli,false
altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_6idghsa.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_mm_interconnect_1920_6idghsa,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_axi_translator_1931/sim/qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_translator_1931_d46vvwa,false
altera_merlin_slave_translator_191/sim/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_axi_master_ni_1962/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a,false
altera_merlin_axi_master_ni_1962/sim/qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a,false
altera_merlin_slave_agent_1921/sim/qsys_top_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_agent_1921_b6r3djy,false
altera_avalon_sc_fifo_1931/sim/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v,VERILOG,,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_xjikzeq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_xjikzeq,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_4q6uyiq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_4q6uyiq,false
altera_merlin_burst_adapter_1931/sim/qsys_top_altera_merlin_burst_adapter_1931_iirrl6i.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_iirrl6i,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_iirrl6i,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_iirrl6i,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_iirrl6i,false
altera_merlin_burst_adapter_1931/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_iirrl6i,false
altera_merlin_burst_adapter_1931/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_iirrl6i,false
altera_merlin_burst_adapter_1931/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_iirrl6i,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_iirrl6i,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_7w2ffaa.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_7w2ffaa,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_m7v5tgi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_m7v5tgi,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_m7v5tgi,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_zeqxbai.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_zeqxbai,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_pvrwnty.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_pvrwnty,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_pvrwnty,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_g4nzxoa.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_g4nzxoa,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_daoa7wi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_daoa7wi,false
altera_merlin_burst_adapter_1931/sim/qsys_top_altera_merlin_burst_adapter_1931_rnbm54y.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_rnbm54y,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_rnbm54y,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_rnbm54y,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_rnbm54y,false
altera_merlin_burst_adapter_1931/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_rnbm54y,false
altera_merlin_burst_adapter_1931/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_rnbm54y,false
altera_merlin_burst_adapter_1931/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_rnbm54y,false
altera_merlin_burst_adapter_1931/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1931_rnbm54y,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_n77vofi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_n77vofi,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_sejd2qy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_sejd2qy,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_sejd2qy,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_zjcvwny.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_zjcvwny,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_rvmlpmi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_rvmlpmi,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_rvmlpmi,false
altera_merlin_burst_adapter_1931/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_gncw4ji.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_gncw4ji,false
altera_merlin_burst_adapter_1931/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_luvkc2q.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_luvkc2q,false
altera_avalon_st_pipeline_stage_1930/sim/qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv,SYSTEM_VERILOG,,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
qsys_top.agilex_hps,agilex_hps
qsys_top.clk_100,clk_100
qsys_top.emif_calbus_0,emif_calbus_0
qsys_top.emif_hps,emif_hps
qsys_top.onchip_memory2_0,qsys_top_onchip_memory2_0
qsys_top.pio_1,qsys_top_pio_1
qsys_top.rst_in,rst_in
qsys_top.user_rst_clkgate_0,user_rst_clkgate_0
qsys_top.mm_interconnect_0,qsys_top_altera_mm_interconnect_1920_yigfcli
qsys_top.mm_interconnect_0.agilex_hps_h2f_axi_master_translator,qsys_top_altera_merlin_axi_translator_1931_d46vvwa
qsys_top.mm_interconnect_0.onchip_memory2_0_s1_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.agilex_hps_h2f_axi_master_agent,qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a
qsys_top.mm_interconnect_0.onchip_memory2_0_s1_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.onchip_memory2_0_s1_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.router,qsys_top_altera_merlin_router_1921_xjikzeq
qsys_top.mm_interconnect_0.router_001,qsys_top_altera_merlin_router_1921_xjikzeq
qsys_top.mm_interconnect_0.router_002,qsys_top_altera_merlin_router_1921_4q6uyiq
qsys_top.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter,qsys_top_altera_merlin_burst_adapter_1931_iirrl6i
qsys_top.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_gncw4ji
qsys_top.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.cmd_demux,qsys_top_altera_merlin_demultiplexer_1921_7w2ffaa
qsys_top.mm_interconnect_0.cmd_demux_001,qsys_top_altera_merlin_demultiplexer_1921_7w2ffaa
qsys_top.mm_interconnect_0.cmd_mux,qsys_top_altera_merlin_multiplexer_1922_m7v5tgi
qsys_top.mm_interconnect_0.rsp_demux,qsys_top_altera_merlin_demultiplexer_1921_zeqxbai
qsys_top.mm_interconnect_0.rsp_mux,qsys_top_altera_merlin_multiplexer_1922_pvrwnty
qsys_top.mm_interconnect_0.rsp_mux_001,qsys_top_altera_merlin_multiplexer_1922_pvrwnty
qsys_top.mm_interconnect_1,qsys_top_altera_mm_interconnect_1920_6idghsa
qsys_top.mm_interconnect_1.agilex_hps_h2f_lw_axi_master_translator,qsys_top_altera_merlin_axi_translator_1931_d46vvwa
qsys_top.mm_interconnect_1.pio_1_s1_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_1.agilex_hps_h2f_lw_axi_master_agent,qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a
qsys_top.mm_interconnect_1.pio_1_s1_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_1.pio_1_s1_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_1.pio_1_s1_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_1.router,qsys_top_altera_merlin_router_1921_g4nzxoa
qsys_top.mm_interconnect_1.router_001,qsys_top_altera_merlin_router_1921_g4nzxoa
qsys_top.mm_interconnect_1.router_002,qsys_top_altera_merlin_router_1921_daoa7wi
qsys_top.mm_interconnect_1.pio_1_s1_burst_adapter,qsys_top_altera_merlin_burst_adapter_1931_rnbm54y
qsys_top.mm_interconnect_1.pio_1_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_luvkc2q
qsys_top.mm_interconnect_1.pio_1_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.cmd_demux,qsys_top_altera_merlin_demultiplexer_1921_n77vofi
qsys_top.mm_interconnect_1.cmd_demux_001,qsys_top_altera_merlin_demultiplexer_1921_n77vofi
qsys_top.mm_interconnect_1.cmd_mux,qsys_top_altera_merlin_multiplexer_1922_sejd2qy
qsys_top.mm_interconnect_1.rsp_demux,qsys_top_altera_merlin_demultiplexer_1921_zjcvwny
qsys_top.mm_interconnect_1.rsp_mux,qsys_top_altera_merlin_multiplexer_1922_rvmlpmi
qsys_top.mm_interconnect_1.rsp_mux_001,qsys_top_altera_merlin_multiplexer_1922_rvmlpmi
qsys_top.rst_controller,altera_reset_controller
