# do TimerAuxFSM_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying /home/pedro/altera/14.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/pedro/altera/14.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 23:22:58 on May 27,2015
# vcom -reportprogress 300 -93 -work work /home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TimerAuxFSM_v2
# -- Compiling architecture Behav of TimerAuxFSM_v2
# End time: 23:22:58 on May 27,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_Tb.vhd
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 23:23:05 on May 27,2015
# vcom -reportprogress 300 -work work /home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TimerAuxFSM_Tb
# -- Compiling architecture Stimulus of TimerAuxFSM_Tb
# -- Loading entity TimerAuxFSM_v2
# End time: 23:23:05 on May 27,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.timerauxfsm_v2(behav)
# vsim -i -l msim_transcript -do "TimerAuxFSM_run_msim_rtl_vhdl.do" 
# Start time: 23:23:10 on May 27,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.timerauxfsm_v2(behav)
add wave -position end  sim:/timerauxfsm_v2/newTime
add wave -position end  sim:/timerauxfsm_v2/clk
add wave -position end  sim:/timerauxfsm_v2/reset
add wave -position end  sim:/timerauxfsm_v2/timerVal
add wave -position end  sim:/timerauxfsm_v2/currentValue
add wave -position end  sim:/timerauxfsm_v2/timeExp
add wave -position end  sim:/timerauxfsm_v2/s_counter
run
# End time: 23:57:34 on May 27,2015, Elapsed time: 0:34:24
# Errors: 0, Warnings: 0
