<profile>

<section name = "Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_dyn_len_bits'" level="0">
<item name = "Date">Tue Oct  8 21:19:31 2024
</item>
<item name = "Version">2022.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">DecompressorProject</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.449 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ret_discardBitStreamLL_fu_213">discardBitStreamLL, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- dyn_len_bits">?, ?, 2, 2, 2, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 209, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 140, -</column>
<column name="Register">-, -, 133, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1069_fu_308_p2">+, 0, 0, 13, 6, 1</column>
<column name="bitbuffer_fu_341_p2">+, 0, 0, 39, 32, 32</column>
<column name="bits_cntr_fu_347_p2">+, 0, 0, 13, 6, 5</column>
<column name="dynamic_curInSize_2_fu_272_p2">+, 0, 0, 12, 5, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_103">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_332">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op44_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1069_fu_266_p2">icmp, 0, 0, 13, 6, 5</column>
<column name="icmp_ln1071_fu_291_p2">icmp, 0, 0, 9, 2, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1071_fu_297_p2">or, 0, 0, 2, 1, 1</column>
<column name="shl_ln1073_fu_331_p2">shl, 0, 0, 96, 31, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_bitbuffer_10_phi_fu_207_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_bits_cntr_8_phi_fu_198_p4">9, 2, 6, 12</column>
<column name="ap_phi_reg_pp0_iter1_bitbuffer_10_reg_204">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_bits_cntr_8_reg_195">9, 2, 6, 12</column>
<column name="bitbuffer_9_fu_100">9, 2, 32, 64</column>
<column name="bits_cntr_7_fu_104">9, 2, 6, 12</column>
<column name="done_9_fu_108">9, 2, 1, 2</column>
<column name="dynamic_curInSize_fu_92">9, 2, 5, 10</column>
<column name="huffman_eos_stream_blk_n">9, 2, 1, 2</column>
<column name="huffman_input_stream_blk_n">9, 2, 1, 2</column>
<column name="indvars_iv3_fu_96">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_bitbuffer_10_reg_204">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_bits_cntr_8_reg_195">6, 0, 6, 0</column>
<column name="bitbuffer_9_fu_100">32, 0, 32, 0</column>
<column name="bitbuffer_9_load_reg_430">32, 0, 32, 0</column>
<column name="bits_cntr_7_fu_104">6, 0, 6, 0</column>
<column name="bits_cntr_7_load_reg_436">6, 0, 6, 0</column>
<column name="done_9_fu_108">1, 0, 1, 0</column>
<column name="dynamic_curInSize_fu_92">5, 0, 5, 0</column>
<column name="icmp_ln1069_reg_443">1, 0, 1, 0</column>
<column name="indvars_iv3_fu_96">6, 0, 6, 0</column>
<column name="or_ln1071_reg_447">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_dyn_len_bits, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_dyn_len_bits, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_dyn_len_bits, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_dyn_len_bits, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_dyn_len_bits, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_dyn_len_bits, return value</column>
<column name="call_ret29_discardBitStreamLL_fu_610_p_din1">out, 32, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_dyn_len_bits, return value</column>
<column name="call_ret29_discardBitStreamLL_fu_610_p_din2">out, 6, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_dyn_len_bits, return value</column>
<column name="call_ret29_discardBitStreamLL_fu_610_p_din3">out, 5, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_dyn_len_bits, return value</column>
<column name="call_ret29_discardBitStreamLL_fu_610_p_dout0_0">in, 32, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_dyn_len_bits, return value</column>
<column name="call_ret29_discardBitStreamLL_fu_610_p_dout0_1">in, 6, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_dyn_len_bits, return value</column>
<column name="call_ret29_discardBitStreamLL_fu_610_p_ready">in, 1, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_dyn_len_bits, return value</column>
<column name="done_26">in, 1, ap_none, done_26, scalar</column>
<column name="bits_cntr_39">in, 6, ap_none, bits_cntr_39, scalar</column>
<column name="bitbuffer_37">in, 32, ap_none, bitbuffer_37, scalar</column>
<column name="zext_ln1069_1">in, 4, ap_none, zext_ln1069_1, scalar</column>
<column name="dynamic_lens_address0">out, 9, ap_memory, dynamic_lens, array</column>
<column name="dynamic_lens_ce0">out, 1, ap_memory, dynamic_lens, array</column>
<column name="dynamic_lens_we0">out, 1, ap_memory, dynamic_lens, array</column>
<column name="dynamic_lens_d0">out, 5, ap_memory, dynamic_lens, array</column>
<column name="huffman_input_stream_dout">in, 16, ap_fifo, huffman_input_stream, pointer</column>
<column name="huffman_input_stream_empty_n">in, 1, ap_fifo, huffman_input_stream, pointer</column>
<column name="huffman_input_stream_read">out, 1, ap_fifo, huffman_input_stream, pointer</column>
<column name="huffman_eos_stream_dout">in, 1, ap_fifo, huffman_eos_stream, pointer</column>
<column name="huffman_eos_stream_empty_n">in, 1, ap_fifo, huffman_eos_stream, pointer</column>
<column name="huffman_eos_stream_read">out, 1, ap_fifo, huffman_eos_stream, pointer</column>
<column name="done_9_out">out, 1, ap_vld, done_9_out, pointer</column>
<column name="done_9_out_ap_vld">out, 1, ap_vld, done_9_out, pointer</column>
<column name="bits_cntr_7_out">out, 6, ap_vld, bits_cntr_7_out, pointer</column>
<column name="bits_cntr_7_out_ap_vld">out, 1, ap_vld, bits_cntr_7_out, pointer</column>
<column name="bitbuffer_9_out">out, 32, ap_vld, bitbuffer_9_out, pointer</column>
<column name="bitbuffer_9_out_ap_vld">out, 1, ap_vld, bitbuffer_9_out, pointer</column>
<column name="order_address0">out, 5, ap_memory, order, array</column>
<column name="order_ce0">out, 1, ap_memory, order, array</column>
<column name="order_q0">in, 5, ap_memory, order, array</column>
</table>
</item>
</section>
</profile>
