# Assaf Afriat â€“ Digital Design & Verification Portfolio

Welcome!  
This repository contains my professional CVs and selected projects, focused on:

- ASIC / FPGA Verification (UVM, SystemVerilog)
- Digital Design (RTL, FSMs, CDC, timing-aware design)

---

## ðŸ“„ Curriculum Vitae

### ðŸ”¹ Combined â€“ Digital Design & Verification
- HTML: `cv/cv_combined.html`
- PDF:  `cv/cv_combined.pdf`

### ðŸ”¹ Verification Engineer
- HTML: `cv_verification.html`
- PDF:  `cv_verification.pdf`

### ðŸ”¹ Digital Design Engineer
- HTML: `cv_design.html`
- PDF:  `cv_design.pdf`

---

## ðŸ§  Skills Snapshot
- SystemVerilog (RTL & UVM)
- Functional Coverage & Assertions
- Testbench Architecture
- FSM design, CDC, reset strategies
- Simulation & Debug (ModelSim, Icarus, GTKWave)

---

## ðŸš€ Next
This portfolio will be extended with:
- RTL design examples
- UVM-based verification projects
- Documentation & diagrams

