Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 13:58:54 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 164 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.735        0.000                      0                14750        0.043        0.000                      0                14750        3.225        0.000                       0                  7008  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.735        0.000                      0                14750        0.043        0.000                      0                14750        3.225        0.000                       0                  7008  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.118ns (21.303%)  route 4.130ns (78.697%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.035     0.035    cond_computed0/clk
    SLICE_X32Y131        FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y131        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.285     0.417    fsm0/cond_computed0_out
    SLICE_X32Y131        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     0.552 f  fsm0/B_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.299     0.851    fsm0/out_reg[0]_2
    SLICE_X32Y131        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.891 f  fsm0/B_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.166     1.057    fsm/done_reg_1
    SLICE_X33Y131        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.155 r  fsm/mem[11][7][31]_i_7__0/O
                         net (fo=105, routed)         0.240     1.395    fsm/A0_0_write_en
    SLICE_X34Y128        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     1.495 f  fsm/mem[11][7][31]_i_13/O
                         net (fo=16, routed)          0.478     1.973    fsm3/mem_reg[0][3][0]_0
    SLICE_X32Y122        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     2.147 r  fsm3/out[8]_i_37__0/O
                         net (fo=108, routed)         1.196     3.343    B0_0/out[0]_i_7__0_1
    SLICE_X14Y85         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.409 r  B0_0/out[0]_i_12__0/O
                         net (fo=1, routed)           0.133     3.542    B0_0/out[0]_i_12__0_n_0
    SLICE_X14Y84         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     3.721 r  B0_0/out[0]_i_4__0/O
                         net (fo=1, routed)           0.488     4.209    B0_0/out[0]_i_4__0_n_0
    SLICE_X18Y82         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.356 r  B0_0/out[0]_i_2/O
                         net (fo=1, routed)           0.010     4.366    B0_0/out[0]_i_2_n_0
    SLICE_X18Y82         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     4.448 r  B0_0/out_reg[0]_i_1__0/O
                         net (fo=3, routed)           0.835     5.283    B_read0_0/B0_0_read_data[0]
    SLICE_X29Y122        FDRE                                         r  B_read0_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X29Y122        FDRE                                         r  B_read0_0/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y122        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_i_k_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.118ns (21.332%)  route 4.123ns (78.668%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.035     0.035    cond_computed0/clk
    SLICE_X32Y131        FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y131        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.285     0.417    fsm0/cond_computed0_out
    SLICE_X32Y131        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     0.552 f  fsm0/B_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.299     0.851    fsm0/out_reg[0]_2
    SLICE_X32Y131        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.891 f  fsm0/B_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.166     1.057    fsm/done_reg_1
    SLICE_X33Y131        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.155 r  fsm/mem[11][7][31]_i_7__0/O
                         net (fo=105, routed)         0.240     1.395    fsm/A0_0_write_en
    SLICE_X34Y128        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     1.495 f  fsm/mem[11][7][31]_i_13/O
                         net (fo=16, routed)          0.478     1.973    fsm3/mem_reg[0][3][0]_0
    SLICE_X32Y122        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     2.147 r  fsm3/out[8]_i_37__0/O
                         net (fo=108, routed)         1.196     3.343    B0_0/out[0]_i_7__0_1
    SLICE_X14Y85         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.409 r  B0_0/out[0]_i_12__0/O
                         net (fo=1, routed)           0.133     3.542    B0_0/out[0]_i_12__0_n_0
    SLICE_X14Y84         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     3.721 r  B0_0/out[0]_i_4__0/O
                         net (fo=1, routed)           0.488     4.209    B0_0/out[0]_i_4__0_n_0
    SLICE_X18Y82         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.356 r  B0_0/out[0]_i_2/O
                         net (fo=1, routed)           0.010     4.366    B0_0/out[0]_i_2_n_0
    SLICE_X18Y82         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     4.448 r  B0_0/out_reg[0]_i_1__0/O
                         net (fo=3, routed)           0.828     5.276    B_i_k_0/B0_0_read_data[0]
    SLICE_X28Y117        FDRE                                         r  B_i_k_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.026     7.026    B_i_k_0/clk
    SLICE_X28Y117        FDRE                                         r  B_i_k_0/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y117        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    B_i_k_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.118ns (21.604%)  route 4.057ns (78.396%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.035     0.035    cond_computed0/clk
    SLICE_X32Y131        FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y131        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.285     0.417    fsm0/cond_computed0_out
    SLICE_X32Y131        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     0.552 f  fsm0/B_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.299     0.851    fsm0/out_reg[0]_2
    SLICE_X32Y131        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.891 f  fsm0/B_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.166     1.057    fsm/done_reg_1
    SLICE_X33Y131        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.155 r  fsm/mem[11][7][31]_i_7__0/O
                         net (fo=105, routed)         0.240     1.395    fsm/A0_0_write_en
    SLICE_X34Y128        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     1.495 f  fsm/mem[11][7][31]_i_13/O
                         net (fo=16, routed)          0.478     1.973    fsm3/mem_reg[0][3][0]_0
    SLICE_X32Y122        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     2.147 r  fsm3/out[8]_i_37__0/O
                         net (fo=108, routed)         1.196     3.343    B0_0/out[0]_i_7__0_1
    SLICE_X14Y85         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.409 r  B0_0/out[0]_i_12__0/O
                         net (fo=1, routed)           0.133     3.542    B0_0/out[0]_i_12__0_n_0
    SLICE_X14Y84         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     3.721 r  B0_0/out[0]_i_4__0/O
                         net (fo=1, routed)           0.488     4.209    B0_0/out[0]_i_4__0_n_0
    SLICE_X18Y82         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.356 r  B0_0/out[0]_i_2/O
                         net (fo=1, routed)           0.010     4.366    B0_0/out[0]_i_2_n_0
    SLICE_X18Y82         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     4.448 r  B0_0/out_reg[0]_i_1__0/O
                         net (fo=3, routed)           0.762     5.210    B_sh_read0_0/B0_0_read_data[0]
    SLICE_X29Y122        FDRE                                         r  B_sh_read0_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.026     7.026    B_sh_read0_0/clk
    SLICE_X29Y122        FDRE                                         r  B_sh_read0_0/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y122        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    B_sh_read0_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.027ns (20.205%)  route 4.056ns (79.795%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.035     0.035    cond_computed0/clk
    SLICE_X32Y131        FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y131        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.285     0.417    fsm0/cond_computed0_out
    SLICE_X32Y131        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     0.552 f  fsm0/B_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.299     0.851    fsm0/out_reg[0]_2
    SLICE_X32Y131        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.891 f  fsm0/B_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.168     1.059    fsm/done_reg_1
    SLICE_X33Y131        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     1.097 r  fsm/mem[11][7][31]_i_7/O
                         net (fo=101, routed)         0.263     1.360    B_sh_read0_0/out[8]_i_39__0
    SLICE_X34Y125        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     1.480 r  B_sh_read0_0/mem[11][7][31]_i_11/O
                         net (fo=22, routed)          0.426     1.906    fsm3/mem_reg[0][7][0]
    SLICE_X32Y122        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.083 r  fsm3/out[17]_i_39__0/O
                         net (fo=108, routed)         1.152     3.235    B0_0/out[9]_i_11_1
    SLICE_X43Y87         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     3.276 r  B0_0/out[16]_i_24__0/O
                         net (fo=1, routed)           0.111     3.387    B0_0/out[16]_i_24__0_n_0
    SLICE_X43Y88         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     3.535 r  B0_0/out[16]_i_8__0/O
                         net (fo=1, routed)           0.294     3.829    B0_0/mem[16]
    SLICE_X41Y92         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     3.977 r  B0_0/out[16]_i_3/O
                         net (fo=1, routed)           0.011     3.988    B0_0/out[16]_i_3_n_0
    SLICE_X41Y92         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     4.071 r  B0_0/out_reg[16]_i_1__0/O
                         net (fo=3, routed)           1.047     5.118    B_read0_0/B0_0_read_data[16]
    SLICE_X29Y123        FDRE                                         r  B_read0_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X29Y123        FDRE                                         r  B_read0_0/out_reg[16]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y123        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.060ns (20.883%)  route 4.016ns (79.117%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.035     0.035    cond_computed0/clk
    SLICE_X32Y131        FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y131        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.285     0.417    fsm0/cond_computed0_out
    SLICE_X32Y131        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     0.552 f  fsm0/B_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.299     0.851    fsm0/out_reg[0]_2
    SLICE_X32Y131        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.891 f  fsm0/B_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.166     1.057    fsm/done_reg_1
    SLICE_X33Y131        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.155 r  fsm/mem[11][7][31]_i_7__0/O
                         net (fo=105, routed)         0.295     1.450    fsm6/mem[11][7][31]_i_19_0
    SLICE_X35Y126        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     1.628 f  fsm6/mem[11][7][31]_i_21/O
                         net (fo=6, routed)           0.104     1.732    fsm6/mem[11][7][31]_i_21_n_0
    SLICE_X34Y126        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     1.846 f  fsm6/mem[11][7][31]_i_12/O
                         net (fo=2, routed)           0.169     2.015    fsm3/mem_reg[0][7][0]_0
    SLICE_X33Y124        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     2.115 r  fsm3/mem[11][7][31]_i_3/O
                         net (fo=352, routed)         1.211     3.326    B0_0/B0_0_addr0[3]
    SLICE_X38Y80         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.503 r  B0_0/out[10]_i_7__0/O
                         net (fo=1, routed)           0.555     4.058    B0_0/out[10]_i_7__0_n_0
    SLICE_X36Y85         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     4.097 r  B0_0/out[10]_i_2/O
                         net (fo=1, routed)           0.010     4.107    B0_0/out[10]_i_2_n_0
    SLICE_X36Y85         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     4.189 r  B0_0/out_reg[10]_i_1__0/O
                         net (fo=3, routed)           0.922     5.111    B_read0_0/B0_0_read_data[10]
    SLICE_X29Y123        FDRE                                         r  B_read0_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X29Y123        FDRE                                         r  B_read0_0/out_reg[10]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y123        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 1.060ns (21.023%)  route 3.982ns (78.977%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.035     0.035    cond_computed0/clk
    SLICE_X32Y131        FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y131        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.285     0.417    fsm0/cond_computed0_out
    SLICE_X32Y131        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     0.552 f  fsm0/B_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.299     0.851    fsm0/out_reg[0]_2
    SLICE_X32Y131        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.891 f  fsm0/B_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.166     1.057    fsm/done_reg_1
    SLICE_X33Y131        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.155 r  fsm/mem[11][7][31]_i_7__0/O
                         net (fo=105, routed)         0.295     1.450    fsm6/mem[11][7][31]_i_19_0
    SLICE_X35Y126        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     1.628 f  fsm6/mem[11][7][31]_i_21/O
                         net (fo=6, routed)           0.104     1.732    fsm6/mem[11][7][31]_i_21_n_0
    SLICE_X34Y126        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     1.846 f  fsm6/mem[11][7][31]_i_12/O
                         net (fo=2, routed)           0.169     2.015    fsm3/mem_reg[0][7][0]_0
    SLICE_X33Y124        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     2.115 r  fsm3/mem[11][7][31]_i_3/O
                         net (fo=352, routed)         1.211     3.326    B0_0/B0_0_addr0[3]
    SLICE_X38Y80         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.503 r  B0_0/out[10]_i_7__0/O
                         net (fo=1, routed)           0.555     4.058    B0_0/out[10]_i_7__0_n_0
    SLICE_X36Y85         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     4.097 r  B0_0/out[10]_i_2/O
                         net (fo=1, routed)           0.010     4.107    B0_0/out[10]_i_2_n_0
    SLICE_X36Y85         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     4.189 r  B0_0/out_reg[10]_i_1__0/O
                         net (fo=3, routed)           0.888     5.077    B_sh_read0_0/B0_0_read_data[10]
    SLICE_X31Y122        FDRE                                         r  B_sh_read0_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.026     7.026    B_sh_read0_0/clk
    SLICE_X31Y122        FDRE                                         r  B_sh_read0_0/out_reg[10]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y122        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    B_sh_read0_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.128ns (22.705%)  route 3.840ns (77.295%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.035     0.035    cond_computed0/clk
    SLICE_X32Y131        FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y131        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.285     0.417    fsm0/cond_computed0_out
    SLICE_X32Y131        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     0.552 f  fsm0/B_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.299     0.851    fsm0/out_reg[0]_2
    SLICE_X32Y131        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.891 f  fsm0/B_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.168     1.059    fsm/done_reg_1
    SLICE_X33Y131        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     1.097 r  fsm/mem[11][7][31]_i_7/O
                         net (fo=101, routed)         0.263     1.360    B_sh_read0_0/out[8]_i_39__0
    SLICE_X34Y125        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     1.480 r  B_sh_read0_0/mem[11][7][31]_i_11/O
                         net (fo=22, routed)          0.426     1.906    fsm3/mem_reg[0][7][0]
    SLICE_X32Y122        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.083 r  fsm3/out[17]_i_39__0/O
                         net (fo=108, routed)         0.896     2.979    B0_0/out[9]_i_11_1
    SLICE_X38Y98         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     3.095 r  B0_0/out[15]_i_30__0/O
                         net (fo=1, routed)           0.212     3.307    B0_0/out[15]_i_30__0_n_0
    SLICE_X38Y98         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     3.455 r  B0_0/out[15]_i_10__0/O
                         net (fo=1, routed)           0.460     3.915    B0_0/out[15]_i_10__0_n_0
    SLICE_X36Y101        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     4.089 r  B0_0/out[15]_i_3/O
                         net (fo=1, routed)           0.011     4.100    B0_0/out[15]_i_3_n_0
    SLICE_X36Y101        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     4.183 r  B0_0/out_reg[15]_i_1__0/O
                         net (fo=3, routed)           0.820     5.003    B_read0_0/B0_0_read_data[15]
    SLICE_X30Y121        FDRE                                         r  B_read0_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.024     7.024    B_read0_0/clk
    SLICE_X30Y121        FDRE                                         r  B_read0_0/out_reg[15]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y121        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    B_read0_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.059ns (21.329%)  route 3.906ns (78.671%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.035     0.035    cond_computed0/clk
    SLICE_X32Y131        FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y131        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.285     0.417    fsm0/cond_computed0_out
    SLICE_X32Y131        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     0.552 f  fsm0/B_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.299     0.851    fsm0/out_reg[0]_2
    SLICE_X32Y131        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.891 f  fsm0/B_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.166     1.057    fsm/done_reg_1
    SLICE_X33Y131        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.155 r  fsm/mem[11][7][31]_i_7__0/O
                         net (fo=105, routed)         0.295     1.450    fsm6/mem[11][7][31]_i_19_0
    SLICE_X35Y126        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     1.628 f  fsm6/mem[11][7][31]_i_21/O
                         net (fo=6, routed)           0.234     1.862    fsm6/mem[11][7][31]_i_21_n_0
    SLICE_X33Y126        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     1.925 f  fsm6/mem[11][7][31]_i_15/O
                         net (fo=2, routed)           0.108     2.033    fsm3/mem_reg[0][7][0]_1
    SLICE_X33Y124        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.063     2.096 r  fsm3/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.287     3.383    B0_0/B0_0_addr0[2]
    SLICE_X16Y80         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     3.531 r  B0_0/out[7]_i_5__0/O
                         net (fo=1, routed)           0.261     3.792    B0_0/out[7]_i_5__0_n_0
    SLICE_X20Y80         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     3.939 r  B0_0/out[7]_i_2/O
                         net (fo=1, routed)           0.027     3.966    B0_0/out[7]_i_2_n_0
    SLICE_X20Y80         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     4.056 r  B0_0/out_reg[7]_i_1__0/O
                         net (fo=3, routed)           0.944     5.000    B_read0_0/B0_0_read_data[7]
    SLICE_X29Y120        FDRE                                         r  B_read0_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.026     7.026    B_read0_0/clk
    SLICE_X29Y120        FDRE                                         r  B_read0_0/out_reg[7]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y120        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    B_read0_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_i_k_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.060ns (21.367%)  route 3.901ns (78.633%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.035     0.035    cond_computed0/clk
    SLICE_X32Y131        FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y131        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.285     0.417    fsm0/cond_computed0_out
    SLICE_X32Y131        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     0.552 f  fsm0/B_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.299     0.851    fsm0/out_reg[0]_2
    SLICE_X32Y131        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.891 f  fsm0/B_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.166     1.057    fsm/done_reg_1
    SLICE_X33Y131        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.155 r  fsm/mem[11][7][31]_i_7__0/O
                         net (fo=105, routed)         0.295     1.450    fsm6/mem[11][7][31]_i_19_0
    SLICE_X35Y126        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     1.628 f  fsm6/mem[11][7][31]_i_21/O
                         net (fo=6, routed)           0.104     1.732    fsm6/mem[11][7][31]_i_21_n_0
    SLICE_X34Y126        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     1.846 f  fsm6/mem[11][7][31]_i_12/O
                         net (fo=2, routed)           0.169     2.015    fsm3/mem_reg[0][7][0]_0
    SLICE_X33Y124        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     2.115 r  fsm3/mem[11][7][31]_i_3/O
                         net (fo=352, routed)         1.211     3.326    B0_0/B0_0_addr0[3]
    SLICE_X38Y80         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.503 r  B0_0/out[10]_i_7__0/O
                         net (fo=1, routed)           0.555     4.058    B0_0/out[10]_i_7__0_n_0
    SLICE_X36Y85         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     4.097 r  B0_0/out[10]_i_2/O
                         net (fo=1, routed)           0.010     4.107    B0_0/out[10]_i_2_n_0
    SLICE_X36Y85         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     4.189 r  B0_0/out_reg[10]_i_1__0/O
                         net (fo=3, routed)           0.807     4.996    B_i_k_0/B0_0_read_data[10]
    SLICE_X29Y110        FDRE                                         r  B_i_k_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.026     7.026    B_i_k_0/clk
    SLICE_X29Y110        FDRE                                         r  B_i_k_0/out_reg[10]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y110        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    B_i_k_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.027ns (20.827%)  route 3.904ns (79.173%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.035     0.035    cond_computed0/clk
    SLICE_X32Y131        FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y131        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.285     0.417    fsm0/cond_computed0_out
    SLICE_X32Y131        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     0.552 f  fsm0/B_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           0.299     0.851    fsm0/out_reg[0]_2
    SLICE_X32Y131        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.891 f  fsm0/B_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.168     1.059    fsm/done_reg_1
    SLICE_X33Y131        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     1.097 r  fsm/mem[11][7][31]_i_7/O
                         net (fo=101, routed)         0.263     1.360    B_sh_read0_0/out[8]_i_39__0
    SLICE_X34Y125        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     1.480 r  B_sh_read0_0/mem[11][7][31]_i_11/O
                         net (fo=22, routed)          0.426     1.906    fsm3/mem_reg[0][7][0]
    SLICE_X32Y122        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.083 r  fsm3/out[17]_i_39__0/O
                         net (fo=108, routed)         1.152     3.235    B0_0/out[9]_i_11_1
    SLICE_X43Y87         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     3.276 r  B0_0/out[16]_i_24__0/O
                         net (fo=1, routed)           0.111     3.387    B0_0/out[16]_i_24__0_n_0
    SLICE_X43Y88         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     3.535 r  B0_0/out[16]_i_8__0/O
                         net (fo=1, routed)           0.294     3.829    B0_0/mem[16]
    SLICE_X41Y92         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     3.977 r  B0_0/out[16]_i_3/O
                         net (fo=1, routed)           0.011     3.988    B0_0/out[16]_i_3_n_0
    SLICE_X41Y92         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     4.071 r  B0_0/out_reg[16]_i_1__0/O
                         net (fo=3, routed)           0.895     4.966    B_sh_read0_0/B0_0_read_data[16]
    SLICE_X30Y120        FDRE                                         r  B_sh_read0_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7087, unset)         0.024     7.024    B_sh_read0_0/clk
    SLICE_X30Y120        FDRE                                         r  B_sh_read0_0/out_reg[16]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y120        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    B_sh_read0_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                  2.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X22Y120        FDRE                                         r  mult_pipe0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y120        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[2]/Q
                         net (fo=1, routed)           0.057     0.108    bin_read0_0/Q[2]
    SLICE_X22Y121        FDRE                                         r  bin_read0_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X22Y121        FDRE                                         r  bin_read0_0/out_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y121        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X28Y115        FDRE                                         r  mult_pipe2/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_reg[19]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read2_0/Q[19]
    SLICE_X27Y115        FDRE                                         r  bin_read2_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.018     0.018    bin_read2_0/clk
    SLICE_X27Y115        FDRE                                         r  bin_read2_0/out_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y115        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read2_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X22Y121        FDRE                                         r  mult_pipe0/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe0/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.058     0.111    mult_pipe0/p_1_in[10]
    SLICE_X22Y120        FDRE                                         r  mult_pipe0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.018     0.018    mult_pipe0/clk
    SLICE_X22Y120        FDRE                                         r  mult_pipe0/out_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y120        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    par_done_reg0/clk
    SLICE_X33Y132        FDRE                                         r  par_done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  par_done_reg0/out_reg[0]/Q
                         net (fo=43, routed)          0.027     0.079    par_reset/par_done_reg0_out
    SLICE_X33Y132        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     0.094 r  par_reset/out[0]_i_1__12/O
                         net (fo=1, routed)           0.017     0.111    par_done_reg0/out_reg[0]_32
    SLICE_X33Y132        FDRE                                         r  par_done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.019     0.019    par_done_reg0/clk
    SLICE_X33Y132        FDRE                                         r  par_done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X33Y132        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg9/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    par_done_reg9/clk
    SLICE_X35Y126        FDRE                                         r  par_done_reg9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  par_done_reg9/out_reg[0]/Q
                         net (fo=7, routed)           0.027     0.079    par_reset3/par_done_reg9_out
    SLICE_X35Y126        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     0.094 r  par_reset3/out[0]_i_1__35/O
                         net (fo=1, routed)           0.017     0.111    par_done_reg9/out_reg[0]_0
    SLICE_X35Y126        FDRE                                         r  par_done_reg9/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.019     0.019    par_done_reg9/clk
    SLICE_X35Y126        FDRE                                         r  par_done_reg9/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X35Y126        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg9/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.000%)  route 0.060ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.012     0.012    mult_pipe1/clk
    SLICE_X27Y128        FDRE                                         r  mult_pipe1/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe1/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.060     0.112    mult_pipe1/p_1_in[8]
    SLICE_X27Y127        FDRE                                         r  mult_pipe1/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X27Y127        FDRE                                         r  mult_pipe1/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y127        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg6/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    par_done_reg6/clk
    SLICE_X30Y125        FDRE                                         r  par_done_reg6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  par_done_reg6/out_reg[0]/Q
                         net (fo=3, routed)           0.029     0.081    par_reset2/par_done_reg6_out
    SLICE_X30Y125        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     0.096 r  par_reset2/out[0]_i_1__25/O
                         net (fo=1, routed)           0.017     0.113    par_done_reg6/out_reg[0]_0
    SLICE_X30Y125        FDRE                                         r  par_done_reg6/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.019     0.019    par_done_reg6/clk
    SLICE_X30Y125        FDRE                                         r  par_done_reg6/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y125        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg6/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[4][2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X21Y135        FDRE                                         r  A_int_read0_0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y135        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[7]/Q
                         net (fo=97, routed)          0.062     0.114    A0_0/Q[7]
    SLICE_X21Y136        FDRE                                         r  A0_0/mem_reg[4][2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.019     0.019    A0_0/clk
    SLICE_X21Y136        FDRE                                         r  A0_0/mem_reg[4][2][7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y136        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[4][2][7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X21Y119        FDRE                                         r  mult_pipe0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[1]/Q
                         net (fo=1, routed)           0.062     0.114    bin_read0_0/Q[1]
    SLICE_X23Y119        FDRE                                         r  bin_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X23Y119        FDRE                                         r  bin_read0_0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y119        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X29Y115        FDRE                                         r  mult_pipe2/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe2/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.064     0.115    mult_pipe2/p_1_in[13]
    SLICE_X29Y116        FDRE                                         r  mult_pipe2/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7087, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X29Y116        FDRE                                         r  mult_pipe2/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y116        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe2/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y50  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y48  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y54  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y45  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y52  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y49  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y55  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y46  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y50  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y47  mult_pipe4/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y132  A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y132  A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y145  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y132  A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y132  A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y131  A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y131  A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y136  A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y131  A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y131  A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y132  A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y132  A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y145  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y145  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y132  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y132  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y132  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y132  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y131  A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y131  A0_0/mem_reg[0][0][12]/C



