#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023458e6cc80 .scope module, "test" "test" 2 2;
 .timescale 0 0;
v0000023458d997f0_0 .var "A", 31 0;
v0000023458e6aa10_0 .var "B", 31 0;
v0000023458e6a380_0 .net "Result", 0 0, L_0000023458e6af70;  1 drivers
v0000023458e69f70_0 .var "clk", 0 0;
S_0000023458e6ce10 .scope module, "SLT" "SLT" 2 9, 3 2 0, S_0000023458e6cc80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "Result";
L_0000023458e6af70 .functor BUFZ 1, v0000023458d99e80_0, C4<0>, C4<0>, C4<0>;
v0000023458d9aba0_0 .net "A", 31 0, v0000023458d997f0_0;  1 drivers
v0000023458d728d0_0 .net "B", 31 0, v0000023458e6aa10_0;  1 drivers
v0000023458d9a510_0 .net "Result", 0 0, L_0000023458e6af70;  alias, 1 drivers
v0000023458d99e80_0 .var "sltresult", 0 0;
E_0000023458d99280 .event anyedge, v0000023458d728d0_0, v0000023458d9aba0_0;
S_0000023458e6cfa0 .scope task, "toggle_clk" "toggle_clk" 2 49, 2 49 0, S_0000023458e6cc80;
 .timescale 0 0;
TD_test.toggle_clk ;
    %delay 10, 0;
    %load/vec4 v0000023458e69f70_0;
    %inv;
    %store/vec4 v0000023458e69f70_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000023458e69f70_0;
    %inv;
    %store/vec4 v0000023458e69f70_0, 0, 1;
    %end;
    .scope S_0000023458e6ce10;
T_1 ;
    %wait E_0000023458d99280;
    %load/vec4 v0000023458d9aba0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000023458d728d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000023458d728d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000023458d9aba0_0;
    %parti/s 1, 31, 6;
    %cmp/u;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023458d99e80_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023458d99e80_0, 0;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023458d9aba0_0;
    %load/vec4 v0000023458d728d0_0;
    %cmp/u;
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023458d99e80_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023458d99e80_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023458e6cc80;
T_2 ;
    %vpi_call 2 15 "$dumpfile", "SLTtest.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000023458e6cc80 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023458d997f0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000023458e6aa10_0, 0, 32;
    %fork TD_test.toggle_clk, S_0000023458e6cfa0;
    %join;
    %vpi_call 2 21 "$display", "SLT Resultput: %0h", v0000023458e6a380_0, " for inputs %0h", v0000023458d997f0_0, ", and %0h", v0000023458e6aa10_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023458d997f0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000023458e6aa10_0, 0, 32;
    %fork TD_test.toggle_clk, S_0000023458e6cfa0;
    %join;
    %vpi_call 2 26 "$display", "SLT Resultput: %0h", v0000023458e6a380_0, " for inputs %0h", v0000023458d997f0_0, ", and %0h", v0000023458e6aa10_0 {0 0 0};
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000023458d997f0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000023458e6aa10_0, 0, 32;
    %fork TD_test.toggle_clk, S_0000023458e6cfa0;
    %join;
    %vpi_call 2 31 "$display", "SLT Resultput: %0h", v0000023458e6a380_0, " for inputs %0h", v0000023458d997f0_0, ", and %0h", v0000023458e6aa10_0 {0 0 0};
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000023458d997f0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000023458e6aa10_0, 0, 32;
    %fork TD_test.toggle_clk, S_0000023458e6cfa0;
    %join;
    %vpi_call 2 36 "$display", "SLT Resultput: %0h", v0000023458e6a380_0, " for inputs %0h", v0000023458d997f0_0, ", and %0h", v0000023458e6aa10_0 {0 0 0};
    %pushi/vec4 20000, 0, 32;
    %store/vec4 v0000023458d997f0_0, 0, 32;
    %pushi/vec4 1500, 0, 32;
    %store/vec4 v0000023458e6aa10_0, 0, 32;
    %fork TD_test.toggle_clk, S_0000023458e6cfa0;
    %join;
    %vpi_call 2 41 "$display", "SLT Resultput: %0h", v0000023458e6a380_0, " for inputs %0h", v0000023458d997f0_0, ", and %0h", v0000023458e6aa10_0 {0 0 0};
    %pushi/vec4 185220, 0, 32;
    %store/vec4 v0000023458d997f0_0, 0, 32;
    %pushi/vec4 225571, 0, 32;
    %store/vec4 v0000023458e6aa10_0, 0, 32;
    %fork TD_test.toggle_clk, S_0000023458e6cfa0;
    %join;
    %vpi_call 2 46 "$display", "SLT Resultput: %0h", v0000023458e6a380_0, " for inputs %0h", v0000023458d997f0_0, ", and %0h", v0000023458e6aa10_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SLTtest.sv";
    "SLT.sv";
