<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group :: soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Group : soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group : <a href="#"  onclick="showContent('soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg')">soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>INSTANCES</td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>PER INSTANCE</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.32</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/pure_scratch/caliptra/pipelines/workspaces/.cache/083715a58de7fe08/1139a539c90d456e87bdc64dbd51771e/chipsalliance/caliptra-rtl/src/soc_ifc/uvmf_soc_ifc/uvmf_template_output/verification_ip/environment_packages/soc_ifc_env_pkg/src/soc_ifc_env_cov_subscriber.svh')">/home/pure_scratch/caliptra/pipelines/workspaces/.cache/083715a58de7fe08/1139a539c90d456e87bdc64dbd51771e/chipsalliance/caliptra-rtl/src/soc_ifc/uvmf_soc_ifc/uvmf_template_output/verification_ip/environment_packages/soc_ifc_env_pkg/src/soc_ifc_env_cov_subscriber.svh</a><br clear=all>
<br clear=all>
<span class=repname>1 Instances:</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="wht cl wordwrap"><a href="grp150.html#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub"  onclick="showContent('soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub')">soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub</a></td>
<td class="s9 cl rt"> 96.32</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group   soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg" >Variables</a></td>
<td class="rt">36</td>
<td class="rt">0</td>
<td class="rt">36</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td><a href="#crs_tbl_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg" >Crosses</a></td>
<td class="rt">54</td>
<td class="rt">0</td>
<td class="rt">54</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg">Variables for Group  soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_lock_acquire"  onclick="checkLink(this)" target="detailFrame">step_lock_acquire</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_cmd_wr"  onclick="checkLink(this)" target="detailFrame">step_cmd_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_dlen_wr"  onclick="checkLink(this)" target="detailFrame">step_dlen_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_datain_wr"  onclick="checkLink(this)" target="detailFrame">step_datain_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_exec_set"  onclick="checkLink(this)" target="detailFrame">step_exec_set</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_cmd_rd"  onclick="checkLink(this)" target="detailFrame">step_cmd_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_dlen_rd"  onclick="checkLink(this)" target="detailFrame">step_dlen_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_dataout_rd"  onclick="checkLink(this)" target="detailFrame">step_dataout_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_datain_wr"  onclick="checkLink(this)" target="detailFrame">step_resp_datain_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_dlen_wr"  onclick="checkLink(this)" target="detailFrame">step_resp_dlen_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_dlen_rd"  onclick="checkLink(this)" target="detailFrame">step_resp_dlen_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_dataout_rd"  onclick="checkLink(this)" target="detailFrame">step_resp_dataout_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_status_wr"  onclick="checkLink(this)" target="detailFrame">step_status_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_status_rd"  onclick="checkLink(this)" target="detailFrame">step_status_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_exec_clr"  onclick="checkLink(this)" target="detailFrame">step_exec_clr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_force_unlock"  onclick="checkLink(this)" target="detailFrame">step_force_unlock</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_reset"  onclick="checkLink(this)" target="detailFrame">step_reset</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.is_ahb"  onclick="checkLink(this)" target="detailFrame">is_ahb</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg">Crosses for Group  soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_lock_acquire"  onclick="checkLink(this)" target="detailFrame">which_lock_acquire</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_cmd_wr"  onclick="checkLink(this)" target="detailFrame">which_cmd_wr</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_dlen_wr"  onclick="checkLink(this)" target="detailFrame">which_dlen_wr</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_datain_wr"  onclick="checkLink(this)" target="detailFrame">which_datain_wr</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_exec_set"  onclick="checkLink(this)" target="detailFrame">which_exec_set</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_cmd_rd"  onclick="checkLink(this)" target="detailFrame">which_cmd_rd</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_dlen_rd"  onclick="checkLink(this)" target="detailFrame">which_dlen_rd</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_dataout_rd"  onclick="checkLink(this)" target="detailFrame">which_dataout_rd</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_datain_wr"  onclick="checkLink(this)" target="detailFrame">which_resp_datain_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_dlen_wr"  onclick="checkLink(this)" target="detailFrame">which_resp_dlen_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_dlen_rd"  onclick="checkLink(this)" target="detailFrame">which_resp_dlen_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_dataout_rd"  onclick="checkLink(this)" target="detailFrame">which_resp_dataout_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_status_wr"  onclick="checkLink(this)" target="detailFrame">which_status_wr</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_status_rd"  onclick="checkLink(this)" target="detailFrame">which_status_rd</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_exec_clr"  onclick="checkLink(this)" target="detailFrame">which_exec_clr</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_force_unlock"  onclick="checkLink(this)" target="detailFrame">which_force_unlock</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub'>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub" >soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s9 cl rt"> 96.32</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub" >Variables</a></td>
<td class="rt">36</td>
<td class="rt">0</td>
<td class="rt">36</td>
<td class="rt">100.00</td>
</tr><tr class="s9">
<td><a href="#crs_tbl_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub" >Crosses</a></td>
<td class="rt">54</td>
<td class="rt">5</td>
<td class="rt">49</td>
<td class="rt">92.19 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub">Variables for Group Instance  soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.is_ahb"  onclick="checkLink(this)" target="detailFrame">is_ahb</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_cmd_rd"  onclick="checkLink(this)" target="detailFrame">step_cmd_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_cmd_wr"  onclick="checkLink(this)" target="detailFrame">step_cmd_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_datain_wr"  onclick="checkLink(this)" target="detailFrame">step_datain_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_dataout_rd"  onclick="checkLink(this)" target="detailFrame">step_dataout_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_dlen_rd"  onclick="checkLink(this)" target="detailFrame">step_dlen_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_dlen_wr"  onclick="checkLink(this)" target="detailFrame">step_dlen_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_exec_clr"  onclick="checkLink(this)" target="detailFrame">step_exec_clr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_exec_set"  onclick="checkLink(this)" target="detailFrame">step_exec_set</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_force_unlock"  onclick="checkLink(this)" target="detailFrame">step_force_unlock</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_lock_acquire"  onclick="checkLink(this)" target="detailFrame">step_lock_acquire</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_reset"  onclick="checkLink(this)" target="detailFrame">step_reset</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_datain_wr"  onclick="checkLink(this)" target="detailFrame">step_resp_datain_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_dataout_rd"  onclick="checkLink(this)" target="detailFrame">step_resp_dataout_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_dlen_rd"  onclick="checkLink(this)" target="detailFrame">step_resp_dlen_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_dlen_wr"  onclick="checkLink(this)" target="detailFrame">step_resp_dlen_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_status_rd"  onclick="checkLink(this)" target="detailFrame">step_status_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_status_wr"  onclick="checkLink(this)" target="detailFrame">step_status_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub">Crosses for Group Instance  soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_lock_acquire"  onclick="checkLink(this)" target="detailFrame">which_lock_acquire</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s7">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_cmd_wr"  onclick="checkLink(this)" target="detailFrame">which_cmd_wr</a></td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s7">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_dlen_wr"  onclick="checkLink(this)" target="detailFrame">which_dlen_wr</a></td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s7">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_datain_wr"  onclick="checkLink(this)" target="detailFrame">which_datain_wr</a></td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s7">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_exec_set"  onclick="checkLink(this)" target="detailFrame">which_exec_set</a></td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_cmd_rd"  onclick="checkLink(this)" target="detailFrame">which_cmd_rd</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_dlen_rd"  onclick="checkLink(this)" target="detailFrame">which_dlen_rd</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_dataout_rd"  onclick="checkLink(this)" target="detailFrame">which_dataout_rd</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_datain_wr"  onclick="checkLink(this)" target="detailFrame">which_resp_datain_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_dlen_wr"  onclick="checkLink(this)" target="detailFrame">which_resp_dlen_wr</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_dlen_rd"  onclick="checkLink(this)" target="detailFrame">which_resp_dlen_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_dataout_rd"  onclick="checkLink(this)" target="detailFrame">which_resp_dataout_rd</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_status_wr"  onclick="checkLink(this)" target="detailFrame">which_status_wr</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_status_rd"  onclick="checkLink(this)" target="detailFrame">which_status_rd</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s7">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_exec_clr"  onclick="checkLink(this)" target="detailFrame">which_exec_clr</a></td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_force_unlock"  onclick="checkLink(this)" target="detailFrame">which_force_unlock</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg'>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_lock_acquire"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_lock_acquire">Summary for Variable step_lock_acquire</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_lock_acquire</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">97095109</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">51614</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_cmd_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_cmd_wr">Summary for Variable step_cmd_wr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_cmd_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">97096623</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">50100</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_dlen_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_dlen_wr">Summary for Variable step_dlen_wr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_dlen_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">97096633</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">50090</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_datain_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_datain_wr">Summary for Variable step_datain_wr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_datain_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">96255934</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">890789</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_exec_set"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_exec_set">Summary for Variable step_exec_set</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_exec_set</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">97098544</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">48179</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_cmd_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_cmd_rd">Summary for Variable step_cmd_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_cmd_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">97090647</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">56076</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_dlen_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_dlen_rd">Summary for Variable step_dlen_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_dlen_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">97090581</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">56142</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_dataout_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_dataout_rd">Summary for Variable step_dataout_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_dataout_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">59691181</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">37455542</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_datain_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_datain_wr">Summary for Variable step_resp_datain_wr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_resp_datain_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">94413716</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2733007</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_dlen_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_dlen_wr">Summary for Variable step_resp_dlen_wr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_resp_dlen_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">97104073</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">42650</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_dlen_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_dlen_rd">Summary for Variable step_resp_dlen_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_resp_dlen_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">97124808</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">21915</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_dataout_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_dataout_rd">Summary for Variable step_resp_dataout_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_resp_dataout_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">96311497</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">835226</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_status_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_status_wr">Summary for Variable step_status_wr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_status_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">97101546</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">45177</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_status_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_status_rd">Summary for Variable step_status_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_status_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">56170554</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">40976169</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_exec_clr"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_exec_clr">Summary for Variable step_exec_clr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_exec_clr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">97100086</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">46637</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_force_unlock"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_force_unlock">Summary for Variable step_force_unlock</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_force_unlock</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">97140493</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">6230</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_reset"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_reset">Summary for Variable step_reset</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_reset</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">97145222</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">1501</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.is_ahb"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.is_ahb">Summary for Variable is_ahb</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for is_ahb</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">53488291</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">43658432</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_lock_acquire"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_lock_acquire">Summary for Cross which_lock_acquire</span>
<br clear=all>
<br clear=all>
Samples crossed: step_lock_acquire is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_lock_acquire</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_lock_acquire</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">53440231</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">43654878</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">48060</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">3554</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_cmd_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_cmd_wr">Summary for Cross which_cmd_wr</span>
<br clear=all>
<br clear=all>
Samples crossed: step_cmd_wr is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_cmd_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_cmd_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">53440255</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">43656368</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">48036</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">2064</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_dlen_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_dlen_wr">Summary for Cross which_dlen_wr</span>
<br clear=all>
<br clear=all>
Samples crossed: step_dlen_wr is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_dlen_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_dlen_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">53440265</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">43656368</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">48026</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">2064</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_datain_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_datain_wr">Summary for Cross which_datain_wr</span>
<br clear=all>
<br clear=all>
Samples crossed: step_datain_wr is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_datain_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_datain_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">52599560</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">43656374</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">888731</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">2058</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_exec_set"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_exec_set">Summary for Cross which_exec_set</span>
<br clear=all>
<br clear=all>
Samples crossed: step_exec_set is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_exec_set</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_exec_set</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">53442176</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">43656368</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">46115</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">2064</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_cmd_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_cmd_rd">Summary for Cross which_cmd_rd</span>
<br clear=all>
<br clear=all>
Samples crossed: step_cmd_rd is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_cmd_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_cmd_rd</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">53486364</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">43604283</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">1927</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">54149</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_dlen_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_dlen_rd">Summary for Cross which_dlen_rd</span>
<br clear=all>
<br clear=all>
Samples crossed: step_dlen_rd is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_dlen_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_dlen_rd</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">53486366</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">43604215</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">1925</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">54217</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_dataout_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_dataout_rd">Summary for Cross which_dataout_rd</span>
<br clear=all>
<br clear=all>
Samples crossed: step_dataout_rd is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_dataout_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_dataout_rd</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">53484977</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">6206204</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">3314</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">37452228</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_datain_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_datain_wr">Summary for Cross which_resp_datain_wr</span>
<br clear=all>
<br clear=all>
Samples crossed: step_resp_datain_wr is_ahb<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>TOTAL</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_resp_datain_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_resp_datain_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">40927146</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">2731286</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for which_resp_datain_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>ignore_apb</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_dlen_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_dlen_wr">Summary for Cross which_resp_dlen_wr</span>
<br clear=all>
<br clear=all>
Samples crossed: step_resp_dlen_wr is_ahb<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>TOTAL</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_resp_dlen_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_resp_dlen_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">43615790</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">42642</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for which_resp_dlen_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>ignore_apb</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_dlen_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_dlen_rd">Summary for Cross which_resp_dlen_rd</span>
<br clear=all>
<br clear=all>
Samples crossed: step_resp_dlen_rd is_ahb<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>TOTAL</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_resp_dlen_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_resp_dlen_rd</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">53466376</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">21915</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for which_resp_dlen_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>ignore_ahb</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_dataout_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_dataout_rd">Summary for Cross which_resp_dataout_rd</span>
<br clear=all>
<br clear=all>
Samples crossed: step_resp_dataout_rd is_ahb<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>TOTAL</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_resp_dataout_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_resp_dataout_rd</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">52653065</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">835226</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for which_resp_dataout_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>ignore_ahb</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_status_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_status_wr">Summary for Cross which_status_wr</span>
<br clear=all>
<br clear=all>
Samples crossed: step_status_wr is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_status_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_status_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">53486209</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">43615337</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">2082</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">43095</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_status_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_status_rd">Summary for Cross which_status_rd</span>
<br clear=all>
<br clear=all>
Samples crossed: step_status_rd is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_status_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_status_rd</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">12589352</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">43581202</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">40898939</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">77230</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_exec_clr"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_exec_clr">Summary for Cross which_exec_clr</span>
<br clear=all>
<br clear=all>
Samples crossed: step_exec_clr is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_exec_clr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_exec_clr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">53443541</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">43656545</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">44750</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">1887</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_force_unlock"></a><span class="repname" id="inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_force_unlock">Summary for Cross which_force_unlock</span>
<br clear=all>
<br clear=all>
Samples crossed: step_force_unlock is_ahb<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>TOTAL</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_force_unlock</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_force_unlock</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">43652210</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">6222</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for which_force_unlock</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>ignore_apb</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
</div>
<div name='soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub'>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.is_ahb"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.is_ahb">Summary for Variable is_ahb</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for is_ahb</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">47363335</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">42099651</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_cmd_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_cmd_rd">Summary for Variable step_cmd_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_cmd_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">89424489</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">38497</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_cmd_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_cmd_wr">Summary for Variable step_cmd_wr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_cmd_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">89432456</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">30530</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_datain_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_datain_wr">Summary for Variable step_datain_wr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_datain_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">89074639</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">388347</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_dataout_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_dataout_rd">Summary for Variable step_dataout_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_dataout_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">53155000</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">36307986</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_dlen_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_dlen_rd">Summary for Variable step_dlen_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_dlen_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">89424420</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">38566</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_dlen_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_dlen_wr">Summary for Variable step_dlen_wr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_dlen_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">89432457</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">30529</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_exec_clr"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_exec_clr">Summary for Variable step_exec_clr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_exec_clr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">89431834</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">31152</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_exec_set"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_exec_set">Summary for Variable step_exec_set</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_exec_set</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">89432595</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">30391</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_force_unlock"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_force_unlock">Summary for Variable step_force_unlock</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_force_unlock</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">89460549</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2437</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_lock_acquire"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_lock_acquire">Summary for Variable step_lock_acquire</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_lock_acquire</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">89430947</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">32039</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_reset"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_reset">Summary for Variable step_reset</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_reset</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">89461984</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">1002</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_datain_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_datain_wr">Summary for Variable step_resp_datain_wr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_resp_datain_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">87043359</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">2419627</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_dataout_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_dataout_rd">Summary for Variable step_resp_dataout_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_resp_dataout_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">89042350</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">420636</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_dlen_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_dlen_rd">Summary for Variable step_resp_dlen_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_resp_dlen_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">89454732</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">8254</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_dlen_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_dlen_wr">Summary for Variable step_resp_dlen_wr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_resp_dlen_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">89434860</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">28126</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_status_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_status_rd">Summary for Variable step_status_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_status_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">49916421</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">39546565</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_status_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_status_wr">Summary for Variable step_status_wr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for step_status_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">89434375</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">28611</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_lock_acquire"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_lock_acquire">Summary for Cross which_lock_acquire</span>
<br clear=all>
<br clear=all>
Samples crossed: step_lock_acquire is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_lock_acquire</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_lock_acquire</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">47332786</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">42098161</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">30549</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">1490</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_cmd_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_cmd_wr">Summary for Cross which_cmd_wr</span>
<br clear=all>
<br clear=all>
Samples crossed: step_cmd_wr is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s7">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_cmd_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">step_cmd_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_cmd_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">47332805</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">42099651</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">30530</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_dlen_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_dlen_wr">Summary for Cross which_dlen_wr</span>
<br clear=all>
<br clear=all>
Samples crossed: step_dlen_wr is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s7">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_dlen_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">step_dlen_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_dlen_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">47332806</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">42099651</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">30529</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_datain_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_datain_wr">Summary for Cross which_datain_wr</span>
<br clear=all>
<br clear=all>
Samples crossed: step_datain_wr is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s7">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_datain_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">step_datain_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_datain_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">46974988</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">42099651</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">388347</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_exec_set"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_exec_set">Summary for Cross which_exec_set</span>
<br clear=all>
<br clear=all>
Samples crossed: step_exec_set is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s7">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_exec_set</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">step_exec_set</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_exec_set</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">47332944</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">42099651</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">30391</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_cmd_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_cmd_rd">Summary for Cross which_cmd_rd</span>
<br clear=all>
<br clear=all>
Samples crossed: step_cmd_rd is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_cmd_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_cmd_rd</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">47363332</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">42061157</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">38494</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_dlen_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_dlen_rd">Summary for Cross which_dlen_rd</span>
<br clear=all>
<br clear=all>
Samples crossed: step_dlen_rd is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_dlen_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_dlen_rd</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">47363333</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">42061087</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">38564</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_dataout_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_dataout_rd">Summary for Cross which_dataout_rd</span>
<br clear=all>
<br clear=all>
Samples crossed: step_dataout_rd is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_dataout_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_dataout_rd</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">47362910</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">5792090</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">425</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">36307561</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_datain_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_datain_wr">Summary for Cross which_resp_datain_wr</span>
<br clear=all>
<br clear=all>
Samples crossed: step_resp_datain_wr is_ahb<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>TOTAL</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_resp_datain_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_resp_datain_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">39681272</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">2418379</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for which_resp_datain_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>ignore_apb</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_dlen_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_dlen_wr">Summary for Cross which_resp_dlen_wr</span>
<br clear=all>
<br clear=all>
Samples crossed: step_resp_dlen_wr is_ahb<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>TOTAL</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_resp_dlen_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_resp_dlen_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">42071533</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">28118</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for which_resp_dlen_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>ignore_apb</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_dlen_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_dlen_rd">Summary for Cross which_resp_dlen_rd</span>
<br clear=all>
<br clear=all>
Samples crossed: step_resp_dlen_rd is_ahb<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>TOTAL</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_resp_dlen_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_resp_dlen_rd</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">47355081</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">8254</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for which_resp_dlen_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>ignore_ahb</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_dataout_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_dataout_rd">Summary for Cross which_resp_dataout_rd</span>
<br clear=all>
<br clear=all>
Samples crossed: step_resp_dataout_rd is_ahb<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>TOTAL</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_resp_dataout_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_resp_dataout_rd</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">46942699</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">420636</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for which_resp_dataout_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>ignore_ahb</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_status_wr"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_status_wr">Summary for Cross which_status_wr</span>
<br clear=all>
<br clear=all>
Samples crossed: step_status_wr is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_status_wr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_status_wr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">47363300</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">42071075</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">35</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">28576</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_status_rd"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_status_rd">Summary for Cross which_status_rd</span>
<br clear=all>
<br clear=all>
Samples crossed: step_status_rd is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_status_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_status_rd</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">7872213</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">42044208</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">39491122</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">55443</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_exec_clr"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_exec_clr">Summary for Cross which_exec_clr</span>
<br clear=all>
<br clear=all>
Samples crossed: step_exec_clr is_ahb<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s7">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_exec_clr</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">step_exec_clr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_exec_clr</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[0]</td>
<td class="rt">47332183</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">42099651</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[0]</td>
<td class="rt">31152</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_force_unlock"></a><span class="repname" id="inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_force_unlock">Summary for Cross which_force_unlock</span>
<br clear=all>
<br clear=all>
Samples crossed: step_force_unlock is_ahb<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>TOTAL</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for which_force_unlock</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">step_force_unlock</td><td class="alfsrt">is_ahb</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td>auto[1]</td>
<td class="rt">42097214</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td>auto[1]</td>
<td class="rt">2437</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for which_force_unlock</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>ignore_apb</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg">
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_lock_acquire">Variable : step_lock_acquire</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_cmd_wr">Variable : step_cmd_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_dlen_wr">Variable : step_dlen_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_datain_wr">Variable : step_datain_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_exec_set">Variable : step_exec_set</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_cmd_rd">Variable : step_cmd_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_dlen_rd">Variable : step_dlen_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_dataout_rd">Variable : step_dataout_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_datain_wr">Variable : step_resp_datain_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_dlen_wr">Variable : step_resp_dlen_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_dlen_rd">Variable : step_resp_dlen_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_resp_dataout_rd">Variable : step_resp_dataout_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_status_wr">Variable : step_status_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_status_rd">Variable : step_status_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_exec_clr">Variable : step_exec_clr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_force_unlock">Variable : step_force_unlock</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.step_reset">Variable : step_reset</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.is_ahb">Variable : is_ahb</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_lock_acquire">Cross : which_lock_acquire</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_cmd_wr">Cross : which_cmd_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_dlen_wr">Cross : which_dlen_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_datain_wr">Cross : which_datain_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_exec_set">Cross : which_exec_set</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_cmd_rd">Cross : which_cmd_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_dlen_rd">Cross : which_dlen_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_dataout_rd">Cross : which_dataout_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_datain_wr">Cross : which_resp_datain_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_dlen_wr">Cross : which_resp_dlen_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_dlen_rd">Cross : which_resp_dlen_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_resp_dataout_rd">Cross : which_resp_dataout_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_status_wr">Cross : which_status_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_status_rd">Cross : which_status_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_exec_clr">Cross : which_exec_clr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_cov_subscriber#(TB.soc_ifc_env_pkg::soc_ifc_predictor#(TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component),TB.soc_ifc_env_pkg::soc_ifc_env_configuration,TB.uvm_pkg::uvm_component)::soc_ifc_env_mbox_steps_cg.which_force_unlock">Cross : which_force_unlock</a>    </li>
  </ul>
  <ul name="soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub">
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.is_ahb">Variable : is_ahb</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_cmd_rd">Variable : step_cmd_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_cmd_wr">Variable : step_cmd_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_datain_wr">Variable : step_datain_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_dataout_rd">Variable : step_dataout_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_dlen_rd">Variable : step_dlen_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_dlen_wr">Variable : step_dlen_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_exec_clr">Variable : step_exec_clr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_exec_set">Variable : step_exec_set</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_force_unlock">Variable : step_force_unlock</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_lock_acquire">Variable : step_lock_acquire</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_reset">Variable : step_reset</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_datain_wr">Variable : step_resp_datain_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_dataout_rd">Variable : step_resp_dataout_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_dlen_rd">Variable : step_resp_dlen_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_resp_dlen_wr">Variable : step_resp_dlen_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_status_rd">Variable : step_status_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.step_status_wr">Variable : step_status_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_lock_acquire">Cross : which_lock_acquire</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_cmd_wr">Cross : which_cmd_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_dlen_wr">Cross : which_dlen_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_datain_wr">Cross : which_datain_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_exec_set">Cross : which_exec_set</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_cmd_rd">Cross : which_cmd_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_dlen_rd">Cross : which_dlen_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_dataout_rd">Cross : which_dataout_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_datain_wr">Cross : which_resp_datain_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_dlen_wr">Cross : which_resp_dlen_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_dlen_rd">Cross : which_resp_dlen_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_resp_dataout_rd">Cross : which_resp_dataout_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_status_wr">Cross : which_status_wr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_status_rd">Cross : which_status_rd</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_exec_clr">Cross : which_exec_clr</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_env_mbox_steps_cg_uvm_test_top.environment.soc_ifc_subenv.soc_ifc_env_cov_sub.which_force_unlock">Cross : which_force_unlock</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
