5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd null_stmt1.6.vcd -o null_stmt1.6.cdd -v null_stmt1.6.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" null_stmt1.6.v 10 32 1
2 1 14 8000c 1 3d 5002 0 0 1 34 2 $u0
1 a 12 830004 1 0 0 0 1 33 102
1 b 12 30007 1 0 0 0 1 33 102
4 1 1 0 0
3 1 main.$u0 "main.$u0" null_stmt1.6.v 0 18 1
2 2 15 50008 1 0 1004 0 0 1 36 0
2 3 15 10001 0 1 400 0 0 a
2 4 15 10008 1 37 6 2 3
2 5 16 b000b 2 1 c 0 0 b
2 6 16 30009 0 2a 1000 0 0 1 34 2
2 7 16 3000b 3 27 100a 5 6 1 34 2
2 8 17 50008 1 0 1008 0 0 1 36 1
2 9 17 10001 0 1 400 0 0 a
2 10 17 10008 1 37 a 8 9
4 10 0 0 0
4 7 0 10 0
4 4 11 7 7
3 1 main.$u1 "main.$u1" null_stmt1.6.v 0 30 1
