-- VHDL for IBM SMS ALD page 14.71.02.1
-- Title: ADDR REGISTERS SET TENS POS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/4/2020 12:50:17 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_02_1_ADDR_REGISTERS_SET_TENS_POS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_4:	 in STD_LOGIC;
		PS_I_RING_4_OR_9_TIME:	 in STD_LOGIC;
		PS_I_CYCLE:	 in STD_LOGIC;
		PS_LOGIC_GATE_A_OR_R:	 in STD_LOGIC;
		PS_X_CYCLE:	 in STD_LOGIC;
		PS_A_RING_3_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_H:	 in STD_LOGIC;
		MS_LOGIC_GATE_C_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_T:	 in STD_LOGIC;
		PS_CONS_MX_Y4_POS:	 in STD_LOGIC;
		PS_CONSOLE_STROBE_GTD:	 in STD_LOGIC;
		PS_CONS_CLOCK_2_POS:	 in STD_LOGIC;
		PS_SET_AR_T_POS:	 out STD_LOGIC);
end ALD_14_71_02_1_ADDR_REGISTERS_SET_TENS_POS;

architecture behavioral of ALD_14_71_02_1_ADDR_REGISTERS_SET_TENS_POS is 

	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_3B_4: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_3C_3: STD_LOGIC;
	signal OUT_2C_A: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_2E_Y: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_3C: STD_LOGIC;

begin

	OUT_5B_NoPin <= NOT(PS_I_RING_4_OR_9_TIME AND PS_I_CYCLE AND PS_LOGIC_GATE_A_OR_R );
	OUT_3B_4 <= NOT PS_2ND_CLOCK_PULSE_4;
	OUT_5C_NoPin <= NOT(PS_X_CYCLE AND PS_A_RING_3_TIME AND PS_LOGIC_GATE_H );
	OUT_4C_C <= NOT(OUT_5B_NoPin AND OUT_5C_NoPin AND MS_LOGIC_GATE_C_1 );
	OUT_3C_3 <= NOT OUT_DOT_4C;

	SMS_DHP_A_2C: entity SMS_DHP_A
	    port map (
		IN1 => OUT_DOT_3C,	-- Pin X
		IN2 => OUT_2E_Y,	-- Pin Y
		OUT1 => OUT_2C_A );

	OUT_4D_C <= NOT(MS_LOGIC_GATE_T );
	OUT_4E_NoPin <= NOT(PS_CONS_MX_Y4_POS AND PS_CONSOLE_STROBE_GTD AND PS_CONS_CLOCK_2_POS );
	OUT_2E_Y <= NOT OUT_4E_NoPin;
	OUT_DOT_4C <= OUT_4C_C OR OUT_4D_C;
	OUT_DOT_3C <= OUT_3B_4 OR OUT_3C_3;

	PS_SET_AR_T_POS <= OUT_2C_A;


end;
