Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 20 18:03:17 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4835 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.482        0.000                      0                38733        0.081        0.000                      0                38733        3.000        0.000                       0                  4841  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
clk_in                              {0.000 5.000}      10.000          100.000         
  clk_out1_clock_gen_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clock_gen_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                         {0.000 5.000}      10.000          100.000         
  clk_out1_clock_gen_clk_wiz_0_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clock_gen_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clock_gen_clk_wiz_0_0         18.482        0.000                      0                38170        0.179        0.000                      0                38170       18.950        0.000                       0                  4837  
  clkfbout_clock_gen_clk_wiz_0_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_clock_gen_clk_wiz_0_0_1       18.485        0.000                      0                38170        0.179        0.000                      0                38170       18.950        0.000                       0                  4837  
  clkfbout_clock_gen_clk_wiz_0_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clock_gen_clk_wiz_0_0_1  clk_out1_clock_gen_clk_wiz_0_0         18.482        0.000                      0                38170        0.081        0.000                      0                38170  
clk_out1_clock_gen_clk_wiz_0_0    clk_out1_clock_gen_clk_wiz_0_0_1       18.482        0.000                      0                38170        0.081        0.000                      0                38170  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out1_clock_gen_clk_wiz_0_0    clk_out1_clock_gen_clk_wiz_0_0         32.355        0.000                      0                  563        0.263        0.000                      0                  563  
**async_default**                 clk_out1_clock_gen_clk_wiz_0_0_1  clk_out1_clock_gen_clk_wiz_0_0         32.355        0.000                      0                  563        0.166        0.000                      0                  563  
**async_default**                 clk_out1_clock_gen_clk_wiz_0_0    clk_out1_clock_gen_clk_wiz_0_0_1       32.355        0.000                      0                  563        0.166        0.000                      0                  563  
**async_default**                 clk_out1_clock_gen_clk_wiz_0_0_1  clk_out1_clock_gen_clk_wiz_0_0_1       32.358        0.000                      0                  563        0.263        0.000                      0                  563  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_gen_clk_wiz_0_0
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.482ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.365ns  (logic 1.600ns (7.489%)  route 19.765ns (92.511%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 39.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       11.045    17.913    core_0/mem_h2_0/ram_reg_2048_2175_2_2/DPRA1
    SLICE_X46Y109        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    18.010 r  core_0/mem_h2_0/ram_reg_2048_2175_2_2/DP.HIGH/O
                         net (fo=1, routed)           0.000    18.010    core_0/mem_h2_0/ram_reg_2048_2175_2_2/DPO1
    SLICE_X46Y109        MUXF7 (Prop_muxf7_I1_O)      0.160    18.170 r  core_0/mem_h2_0/ram_reg_2048_2175_2_2/F7.DP/O
                         net (fo=1, routed)           0.905    19.075    core_0/mem_h2_0/ram_reg_2048_2175_2_2_n_0
    SLICE_X41Y108        LUT6 (Prop_lut6_I5_O)        0.215    19.290 r  core_0/mem_h2_0/a_dout[2]_i_22/O
                         net (fo=1, routed)           0.000    19.290    core_0/mem_h2_0/a_dout[2]_i_22_n_0
    SLICE_X41Y108        MUXF7 (Prop_muxf7_I0_O)      0.181    19.471 r  core_0/mem_h2_0/a_dout_reg[2]_i_10/O
                         net (fo=1, routed)           0.000    19.471    core_0/mem_h2_0/a_dout_reg[2]_i_10_n_0
    SLICE_X41Y108        MUXF8 (Prop_muxf8_I0_O)      0.076    19.547 r  core_0/mem_h2_0/a_dout_reg[2]_i_4/O
                         net (fo=1, routed)           1.131    20.678    core_0/mem_h2_0/a_dout_reg[2]_i_4_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I3_O)        0.239    20.917 r  core_0/mem_h2_0/a_dout[2]_i_1/O
                         net (fo=1, routed)           0.000    20.917    core_0/mem_h2_0/p_0_out[2]
    SLICE_X11Y111        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.256    39.126    core_0/mem_h2_0/clk_out
    SLICE_X11Y111        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[2]/C
                         clock pessimism              0.341    39.466    
                         clock uncertainty           -0.098    39.369    
    SLICE_X11Y111        FDRE (Setup_fdre_C_D)        0.030    39.399    core_0/mem_h2_0/a_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         39.399    
                         arrival time                         -20.917    
  -------------------------------------------------------------------
                         slack                                 18.482    

Slack (MET) :             18.576ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.260ns  (logic 1.578ns (7.423%)  route 19.682ns (92.577%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       11.049    17.916    core_0/mem_h2_0/ram_reg_3200_3327_5_5/DPRA1
    SLICE_X52Y125        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    18.013 r  core_0/mem_h2_0/ram_reg_3200_3327_5_5/DP.HIGH/O
                         net (fo=1, routed)           0.000    18.013    core_0/mem_h2_0/ram_reg_3200_3327_5_5/DPO1
    SLICE_X52Y125        MUXF7 (Prop_muxf7_I1_O)      0.160    18.173 r  core_0/mem_h2_0/ram_reg_3200_3327_5_5/F7.DP/O
                         net (fo=1, routed)           0.712    18.885    core_0/mem_h2_0/ram_reg_3200_3327_5_5_n_0
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.215    19.100 r  core_0/mem_h2_0/a_dout[5]_i_24/O
                         net (fo=1, routed)           0.000    19.100    core_0/mem_h2_0/a_dout[5]_i_24_n_0
    SLICE_X49Y127        MUXF7 (Prop_muxf7_I0_O)      0.163    19.263 r  core_0/mem_h2_0/a_dout_reg[5]_i_11/O
                         net (fo=1, routed)           0.000    19.263    core_0/mem_h2_0/a_dout_reg[5]_i_11_n_0
    SLICE_X49Y127        MUXF8 (Prop_muxf8_I1_O)      0.072    19.335 r  core_0/mem_h2_0/a_dout_reg[5]_i_4/O
                         net (fo=1, routed)           1.238    20.573    core_0/mem_h2_0/a_dout_reg[5]_i_4_n_0
    SLICE_X21Y128        LUT6 (Prop_lut6_I3_O)        0.239    20.812 r  core_0/mem_h2_0/a_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    20.812    core_0/mem_h2_0/p_0_out[5]
    SLICE_X21Y128        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.245    39.115    core_0/mem_h2_0/clk_out
    SLICE_X21Y128        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[5]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y128        FDRE (Setup_fdre_C_D)        0.030    39.388    core_0/mem_h2_0/a_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         39.388    
                         arrival time                         -20.812    
  -------------------------------------------------------------------
                         slack                                 18.576    

Slack (MET) :             19.173ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.673ns  (logic 1.600ns (7.740%)  route 19.073ns (92.260%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 39.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       10.710    17.578    core_0/mem_h2_0/ram_reg_6400_6527_1_1/DPRA1
    SLICE_X20Y100        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    17.675 r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.675    core_0/mem_h2_0/ram_reg_6400_6527_1_1/DPO1
    SLICE_X20Y100        MUXF7 (Prop_muxf7_I1_O)      0.160    17.835 r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/F7.DP/O
                         net (fo=1, routed)           0.711    18.546    core_0/mem_h2_0/ram_reg_6400_6527_1_1_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I1_O)        0.215    18.761 r  core_0/mem_h2_0/a_dout[1]_i_14/O
                         net (fo=1, routed)           0.000    18.761    core_0/mem_h2_0/a_dout[1]_i_14_n_0
    SLICE_X23Y102        MUXF7 (Prop_muxf7_I0_O)      0.181    18.942 r  core_0/mem_h2_0/a_dout_reg[1]_i_6/O
                         net (fo=1, routed)           0.000    18.942    core_0/mem_h2_0/a_dout_reg[1]_i_6_n_0
    SLICE_X23Y102        MUXF8 (Prop_muxf8_I0_O)      0.076    19.018 r  core_0/mem_h2_0/a_dout_reg[1]_i_2/O
                         net (fo=1, routed)           0.969    19.986    core_0/mem_h2_0/a_dout_reg[1]_i_2_n_0
    SLICE_X19Y110        LUT6 (Prop_lut6_I0_O)        0.239    20.225 r  core_0/mem_h2_0/a_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    20.225    core_0/mem_h2_0/p_0_out[1]
    SLICE_X19Y110        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.256    39.126    core_0/mem_h2_0/clk_out
    SLICE_X19Y110        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/C
                         clock pessimism              0.341    39.466    
                         clock uncertainty           -0.098    39.369    
    SLICE_X19Y110        FDRE (Setup_fdre_C_D)        0.030    39.399    core_0/mem_h2_0/a_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         39.399    
                         arrival time                         -20.225    
  -------------------------------------------------------------------
                         slack                                 19.173    

Slack (MET) :             19.250ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.592ns  (logic 1.578ns (7.663%)  route 19.014ns (92.337%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.878ns = ( 39.122 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       10.340    17.208    core_0/mem_h2_0/ram_reg_3200_3327_7_7/DPRA1
    SLICE_X52Y115        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    17.305 r  core_0/mem_h2_0/ram_reg_3200_3327_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.305    core_0/mem_h2_0/ram_reg_3200_3327_7_7/DPO1
    SLICE_X52Y115        MUXF7 (Prop_muxf7_I1_O)      0.160    17.465 r  core_0/mem_h2_0/ram_reg_3200_3327_7_7/F7.DP/O
                         net (fo=1, routed)           0.666    18.131    core_0/mem_h2_0/ram_reg_3200_3327_7_7_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I3_O)        0.215    18.346 r  core_0/mem_h2_0/a_dout[7]_i_24/O
                         net (fo=1, routed)           0.000    18.346    core_0/mem_h2_0/a_dout[7]_i_24_n_0
    SLICE_X49Y117        MUXF7 (Prop_muxf7_I0_O)      0.163    18.509 r  core_0/mem_h2_0/a_dout_reg[7]_i_11/O
                         net (fo=1, routed)           0.000    18.509    core_0/mem_h2_0/a_dout_reg[7]_i_11_n_0
    SLICE_X49Y117        MUXF8 (Prop_muxf8_I1_O)      0.072    18.581 r  core_0/mem_h2_0/a_dout_reg[7]_i_4/O
                         net (fo=1, routed)           1.325    19.906    core_0/mem_h2_0/a_dout_reg[7]_i_4_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I3_O)        0.239    20.145 r  core_0/mem_h2_0/a_dout[7]_i_1/O
                         net (fo=1, routed)           0.000    20.145    core_0/mem_h2_0/p_0_out[7]
    SLICE_X15Y117        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.252    39.122    core_0/mem_h2_0/clk_out
    SLICE_X15Y117        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[7]/C
                         clock pessimism              0.341    39.462    
                         clock uncertainty           -0.098    39.365    
    SLICE_X15Y117        FDRE (Setup_fdre_C_D)        0.030    39.395    core_0/mem_h2_0/a_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         39.395    
                         arrival time                         -20.145    
  -------------------------------------------------------------------
                         slack                                 19.250    

Slack (MET) :             19.500ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.311ns  (logic 1.607ns (7.912%)  route 18.704ns (92.088%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 39.111 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.835    16.703    core_0/mem_h2_0/ram_reg_2944_3071_13_13/DPRA1
    SLICE_X40Y143        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.800 r  core_0/mem_h2_0/ram_reg_2944_3071_13_13/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.800    core_0/mem_h2_0/ram_reg_2944_3071_13_13/DPO1
    SLICE_X40Y143        MUXF7 (Prop_muxf7_I1_O)      0.160    16.960 r  core_0/mem_h2_0/ram_reg_2944_3071_13_13/F7.DP/O
                         net (fo=1, routed)           0.784    17.743    core_0/mem_h2_0/ram_reg_2944_3071_13_13_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I0_O)        0.215    17.958 r  core_0/mem_h2_0/a_dout[13]_i_23/O
                         net (fo=1, routed)           0.000    17.958    core_0/mem_h2_0/a_dout[13]_i_23_n_0
    SLICE_X39Y140        MUXF7 (Prop_muxf7_I1_O)      0.188    18.146 r  core_0/mem_h2_0/a_dout_reg[13]_i_10/O
                         net (fo=1, routed)           0.000    18.146    core_0/mem_h2_0/a_dout_reg[13]_i_10_n_0
    SLICE_X39Y140        MUXF8 (Prop_muxf8_I0_O)      0.076    18.222 r  core_0/mem_h2_0/a_dout_reg[13]_i_4/O
                         net (fo=1, routed)           1.402    19.624    core_0/mem_h2_0/a_dout_reg[13]_i_4_n_0
    SLICE_X12Y158        LUT6 (Prop_lut6_I3_O)        0.239    19.863 r  core_0/mem_h2_0/a_dout[13]_i_1/O
                         net (fo=1, routed)           0.000    19.863    core_0/mem_h2_0/p_0_out[13]
    SLICE_X12Y158        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.241    39.111    core_0/mem_h2_0/clk_out
    SLICE_X12Y158        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/C
                         clock pessimism              0.281    39.392    
                         clock uncertainty           -0.098    39.295    
    SLICE_X12Y158        FDRE (Setup_fdre_C_D)        0.069    39.364    core_0/mem_h2_0/a_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         39.364    
                         arrival time                         -19.863    
  -------------------------------------------------------------------
                         slack                                 19.500    

Slack (MET) :             19.831ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.016ns  (logic 1.607ns (8.029%)  route 18.409ns (91.971%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 39.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.801    16.669    core_0/mem_h2_0/ram_reg_896_1023_4_4/DPRA1
    SLICE_X44Y116        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.766 r  core_0/mem_h2_0/ram_reg_896_1023_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.766    core_0/mem_h2_0/ram_reg_896_1023_4_4/DPO1
    SLICE_X44Y116        MUXF7 (Prop_muxf7_I1_O)      0.160    16.926 r  core_0/mem_h2_0/ram_reg_896_1023_4_4/F7.DP/O
                         net (fo=1, routed)           0.895    17.820    core_0/mem_h2_0/ram_reg_896_1023_4_4_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I0_O)        0.215    18.035 r  core_0/mem_h2_0/a_dout[4]_i_27/O
                         net (fo=1, routed)           0.000    18.035    core_0/mem_h2_0/a_dout[4]_i_27_n_0
    SLICE_X41Y118        MUXF7 (Prop_muxf7_I1_O)      0.188    18.223 r  core_0/mem_h2_0/a_dout_reg[4]_i_12/O
                         net (fo=1, routed)           0.000    18.223    core_0/mem_h2_0/a_dout_reg[4]_i_12_n_0
    SLICE_X41Y118        MUXF8 (Prop_muxf8_I0_O)      0.076    18.299 r  core_0/mem_h2_0/a_dout_reg[4]_i_5/O
                         net (fo=1, routed)           1.030    19.329    core_0/mem_h2_0/a_dout_reg[4]_i_5_n_0
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.239    19.568 r  core_0/mem_h2_0/a_dout[4]_i_1/O
                         net (fo=1, routed)           0.000    19.568    core_0/mem_h2_0/p_0_out[4]
    SLICE_X15Y112        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.256    39.126    core_0/mem_h2_0/clk_out
    SLICE_X15Y112        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[4]/C
                         clock pessimism              0.341    39.466    
                         clock uncertainty           -0.098    39.369    
    SLICE_X15Y112        FDRE (Setup_fdre_C_D)        0.030    39.399    core_0/mem_h2_0/a_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         39.399    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 19.831    

Slack (MET) :             20.084ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.764ns  (logic 1.578ns (7.984%)  route 18.186ns (92.016%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.873ns = ( 39.127 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.334    16.201    core_0/mem_h2_0/ram_reg_3328_3455_10_10/DPRA1
    SLICE_X52Y138        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.298 r  core_0/mem_h2_0/ram_reg_3328_3455_10_10/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.298    core_0/mem_h2_0/ram_reg_3328_3455_10_10/DPO1
    SLICE_X52Y138        MUXF7 (Prop_muxf7_I1_O)      0.160    16.458 r  core_0/mem_h2_0/ram_reg_3328_3455_10_10/F7.DP/O
                         net (fo=1, routed)           0.743    17.201    core_0/mem_h2_0/ram_reg_3328_3455_10_10_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.215    17.416 r  core_0/mem_h2_0/a_dout[10]_i_24/O
                         net (fo=1, routed)           0.000    17.416    core_0/mem_h2_0/a_dout[10]_i_24_n_0
    SLICE_X49Y141        MUXF7 (Prop_muxf7_I0_O)      0.163    17.579 r  core_0/mem_h2_0/a_dout_reg[10]_i_11/O
                         net (fo=1, routed)           0.000    17.579    core_0/mem_h2_0/a_dout_reg[10]_i_11_n_0
    SLICE_X49Y141        MUXF8 (Prop_muxf8_I1_O)      0.072    17.651 r  core_0/mem_h2_0/a_dout_reg[10]_i_4/O
                         net (fo=1, routed)           1.426    19.077    core_0/mem_h2_0/a_dout_reg[10]_i_4_n_0
    SLICE_X21Y144        LUT6 (Prop_lut6_I3_O)        0.239    19.316 r  core_0/mem_h2_0/a_dout[10]_i_1/O
                         net (fo=1, routed)           0.000    19.316    core_0/mem_h2_0/p_0_out[10]
    SLICE_X21Y144        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.257    39.127    core_0/mem_h2_0/clk_out
    SLICE_X21Y144        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/C
                         clock pessimism              0.341    39.467    
                         clock uncertainty           -0.098    39.370    
    SLICE_X21Y144        FDRE (Setup_fdre_C_D)        0.030    39.400    core_0/mem_h2_0/a_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         39.400    
                         arrival time                         -19.316    
  -------------------------------------------------------------------
                         slack                                 20.084    

Slack (MET) :             20.346ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.501ns  (logic 1.582ns (8.112%)  route 17.919ns (91.888%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.873ns = ( 39.127 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.554    16.421    core_0/mem_h2_0/ram_reg_7680_7807_11_11/DPRA1
    SLICE_X16Y130        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.518 r  core_0/mem_h2_0/ram_reg_7680_7807_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.518    core_0/mem_h2_0/ram_reg_7680_7807_11_11/DPO1
    SLICE_X16Y130        MUXF7 (Prop_muxf7_I1_O)      0.160    16.678 r  core_0/mem_h2_0/ram_reg_7680_7807_11_11/F7.DP/O
                         net (fo=1, routed)           0.515    17.193    core_0/mem_h2_0/ram_reg_7680_7807_11_11_n_0
    SLICE_X15Y132        LUT6 (Prop_lut6_I5_O)        0.215    17.408 r  core_0/mem_h2_0/a_dout[11]_i_17/O
                         net (fo=1, routed)           0.000    17.408    core_0/mem_h2_0/a_dout[11]_i_17_n_0
    SLICE_X15Y132        MUXF7 (Prop_muxf7_I1_O)      0.167    17.575 r  core_0/mem_h2_0/a_dout_reg[11]_i_7/O
                         net (fo=1, routed)           0.000    17.575    core_0/mem_h2_0/a_dout_reg[11]_i_7_n_0
    SLICE_X15Y132        MUXF8 (Prop_muxf8_I1_O)      0.072    17.647 r  core_0/mem_h2_0/a_dout_reg[11]_i_2/O
                         net (fo=1, routed)           1.167    18.815    core_0/mem_h2_0/a_dout_reg[11]_i_2_n_0
    SLICE_X21Y149        LUT6 (Prop_lut6_I0_O)        0.239    19.054 r  core_0/mem_h2_0/a_dout[11]_i_1/O
                         net (fo=1, routed)           0.000    19.054    core_0/mem_h2_0/p_0_out[11]
    SLICE_X21Y149        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.257    39.127    core_0/mem_h2_0/clk_out
    SLICE_X21Y149        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/C
                         clock pessimism              0.341    39.467    
                         clock uncertainty           -0.098    39.370    
    SLICE_X21Y149        FDRE (Setup_fdre_C_D)        0.030    39.400    core_0/mem_h2_0/a_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         39.400    
                         arrival time                         -19.054    
  -------------------------------------------------------------------
                         slack                                 20.346    

Slack (MET) :             20.533ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.303ns  (logic 1.574ns (8.154%)  route 17.729ns (91.846%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          0.580     6.131    core_0/h2_0/pc_n1
    SLICE_X17Y159        LUT5 (Prop_lut5_I0_O)        0.097     6.228 r  core_0/h2_0/pc_c[4]_i_1/O
                         net (fo=2049, routed)        9.982    16.210    core_0/mem_h2_0/ram_reg_3328_3455_3_3/DPRA4
    SLICE_X42Y121        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.097    16.307 r  core_0/mem_h2_0/ram_reg_3328_3455_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000    16.307    core_0/mem_h2_0/ram_reg_3328_3455_3_3/DPO0
    SLICE_X42Y121        MUXF7 (Prop_muxf7_I0_O)      0.156    16.463 r  core_0/mem_h2_0/ram_reg_3328_3455_3_3/F7.DP/O
                         net (fo=1, routed)           0.778    17.241    core_0/mem_h2_0/ram_reg_3328_3455_3_3_n_0
    SLICE_X41Y123        LUT6 (Prop_lut6_I1_O)        0.215    17.456 r  core_0/mem_h2_0/a_dout[3]_i_24/O
                         net (fo=1, routed)           0.000    17.456    core_0/mem_h2_0/a_dout[3]_i_24_n_0
    SLICE_X41Y123        MUXF7 (Prop_muxf7_I0_O)      0.163    17.619 r  core_0/mem_h2_0/a_dout_reg[3]_i_11/O
                         net (fo=1, routed)           0.000    17.619    core_0/mem_h2_0/a_dout_reg[3]_i_11_n_0
    SLICE_X41Y123        MUXF8 (Prop_muxf8_I1_O)      0.072    17.691 r  core_0/mem_h2_0/a_dout_reg[3]_i_4/O
                         net (fo=1, routed)           0.925    18.616    core_0/mem_h2_0/a_dout_reg[3]_i_4_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I3_O)        0.239    18.855 r  core_0/mem_h2_0/a_dout[3]_i_1/O
                         net (fo=1, routed)           0.000    18.855    core_0/mem_h2_0/p_0_out[3]
    SLICE_X13Y123        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.245    39.115    core_0/mem_h2_0/clk_out
    SLICE_X13Y123        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[3]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X13Y123        FDRE (Setup_fdre_C_D)        0.030    39.388    core_0/mem_h2_0/a_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         39.388    
                         arrival time                         -18.855    
  -------------------------------------------------------------------
                         slack                                 20.533    

Slack (MET) :             20.594ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 1.600ns (8.314%)  route 17.644ns (91.686%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 39.118 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.443    16.311    core_0/mem_h2_0/ram_reg_2176_2303_0_0/DPRA1
    SLICE_X18Y112        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.408 r  core_0/mem_h2_0/ram_reg_2176_2303_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.408    core_0/mem_h2_0/ram_reg_2176_2303_0_0/DPO1
    SLICE_X18Y112        MUXF7 (Prop_muxf7_I1_O)      0.160    16.568 r  core_0/mem_h2_0/ram_reg_2176_2303_0_0/F7.DP/O
                         net (fo=1, routed)           0.756    17.324    core_0/mem_h2_0/ram_reg_2176_2303_0_0_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I3_O)        0.215    17.539 r  core_0/mem_h2_0/a_dout[0]_i_22/O
                         net (fo=1, routed)           0.000    17.539    core_0/mem_h2_0/a_dout[0]_i_22_n_0
    SLICE_X21Y117        MUXF7 (Prop_muxf7_I0_O)      0.181    17.720 r  core_0/mem_h2_0/a_dout_reg[0]_i_10/O
                         net (fo=1, routed)           0.000    17.720    core_0/mem_h2_0/a_dout_reg[0]_i_10_n_0
    SLICE_X21Y117        MUXF8 (Prop_muxf8_I0_O)      0.076    17.796 r  core_0/mem_h2_0/a_dout_reg[0]_i_4/O
                         net (fo=1, routed)           0.762    18.558    core_0/mem_h2_0/a_dout_reg[0]_i_4_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.239    18.797 r  core_0/mem_h2_0/a_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    18.797    core_0/mem_h2_0/p_0_out[0]
    SLICE_X17Y120        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.248    39.118    core_0/mem_h2_0/clk_out
    SLICE_X17Y120        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[0]/C
                         clock pessimism              0.341    39.458    
                         clock uncertainty           -0.098    39.361    
    SLICE_X17Y120        FDRE (Setup_fdre_C_D)        0.030    39.391    core_0/mem_h2_0/a_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                         -18.797    
  -------------------------------------------------------------------
                         slack                                 20.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 core_0/edges/changes[7].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[7].d_instance/sin_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.285%)  route 0.129ns (47.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.645    -0.655    core_0/edges/changes[7].d_instance/clk_out
    SLICE_X7Y168         FDCE                                         r  core_0/edges/changes[7].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  core_0/edges/changes[7].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.129    -0.385    core_0/edges/changes[7].d_instance/sin_0
    SLICE_X7Y166         FDCE                                         r  core_0/edges/changes[7].d_instance/sin_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.919    -0.895    core_0/edges/changes[7].d_instance/clk_out
    SLICE_X7Y166         FDCE                                         r  core_0/edges/changes[7].d_instance/sin_1_reg/C
                         clock pessimism              0.256    -0.639    
    SLICE_X7Y166         FDCE (Hold_fdce_C_D)         0.075    -0.564    core_0/edges/changes[7].d_instance/sin_1_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.342%)  route 0.268ns (67.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.268    -0.254    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X2Y132         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.921    -0.893    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X2Y132         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.256    -0.637    
    SLICE_X2Y132         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.436    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_gen_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y0    clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y163     button_debouncer/debouncer[0].d_instance/do_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y171     button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y163     button_debouncer/debouncer[0].d_instance/ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y163     button_debouncer/debouncer[0].d_instance/rst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y151     ram_interface_0/mem_control_reg/r_c_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y151     ram_interface_0/mem_control_reg/r_c_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y150     ram_interface_0/mem_data_i_reg/r_c_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y157     ram_interface_0/mem_data_i_reg/r_c_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y137    core_0/mem_h2_0/ram_reg_1024_1151_9_9/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y137    core_0/mem_h2_0/ram_reg_1024_1151_9_9/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y137    core_0/mem_h2_0/ram_reg_1024_1151_9_9/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y112     core_0/mem_h2_0/ram_reg_5504_5631_6_6/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y112     core_0/mem_h2_0/ram_reg_5504_5631_6_6/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y112     core_0/mem_h2_0/ram_reg_5504_5631_6_6/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y112     core_0/mem_h2_0/ram_reg_5504_5631_6_6/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y112    core_0/mem_h2_0/ram_reg_3328_3455_4_4/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y112    core_0/mem_h2_0/ram_reg_3328_3455_4_4/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y112    core_0/mem_h2_0/ram_reg_3328_3455_4_4/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y162     core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y162     core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y162     core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y162     core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y163     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y163     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y137    core_0/mem_h2_0/ram_reg_1024_1151_9_9/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y137    core_0/mem_h2_0/ram_reg_1024_1151_9_9/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y137    core_0/mem_h2_0/ram_reg_1024_1151_9_9/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X20Y114    core_0/mem_h2_0/ram_reg_1152_1279_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_gen_clk_wiz_0_0
  To Clock:  clkfbout_clock_gen_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_gen_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clock_manager/clock_gen_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_gen_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.485ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        21.365ns  (logic 1.600ns (7.489%)  route 19.765ns (92.511%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 39.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       11.045    17.913    core_0/mem_h2_0/ram_reg_2048_2175_2_2/DPRA1
    SLICE_X46Y109        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    18.010 r  core_0/mem_h2_0/ram_reg_2048_2175_2_2/DP.HIGH/O
                         net (fo=1, routed)           0.000    18.010    core_0/mem_h2_0/ram_reg_2048_2175_2_2/DPO1
    SLICE_X46Y109        MUXF7 (Prop_muxf7_I1_O)      0.160    18.170 r  core_0/mem_h2_0/ram_reg_2048_2175_2_2/F7.DP/O
                         net (fo=1, routed)           0.905    19.075    core_0/mem_h2_0/ram_reg_2048_2175_2_2_n_0
    SLICE_X41Y108        LUT6 (Prop_lut6_I5_O)        0.215    19.290 r  core_0/mem_h2_0/a_dout[2]_i_22/O
                         net (fo=1, routed)           0.000    19.290    core_0/mem_h2_0/a_dout[2]_i_22_n_0
    SLICE_X41Y108        MUXF7 (Prop_muxf7_I0_O)      0.181    19.471 r  core_0/mem_h2_0/a_dout_reg[2]_i_10/O
                         net (fo=1, routed)           0.000    19.471    core_0/mem_h2_0/a_dout_reg[2]_i_10_n_0
    SLICE_X41Y108        MUXF8 (Prop_muxf8_I0_O)      0.076    19.547 r  core_0/mem_h2_0/a_dout_reg[2]_i_4/O
                         net (fo=1, routed)           1.131    20.678    core_0/mem_h2_0/a_dout_reg[2]_i_4_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I3_O)        0.239    20.917 r  core_0/mem_h2_0/a_dout[2]_i_1/O
                         net (fo=1, routed)           0.000    20.917    core_0/mem_h2_0/p_0_out[2]
    SLICE_X11Y111        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.256    39.126    core_0/mem_h2_0/clk_out
    SLICE_X11Y111        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[2]/C
                         clock pessimism              0.341    39.466    
                         clock uncertainty           -0.094    39.372    
    SLICE_X11Y111        FDRE (Setup_fdre_C_D)        0.030    39.402    core_0/mem_h2_0/a_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         39.402    
                         arrival time                         -20.917    
  -------------------------------------------------------------------
                         slack                                 18.485    

Slack (MET) :             18.579ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        21.260ns  (logic 1.578ns (7.423%)  route 19.682ns (92.577%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       11.049    17.916    core_0/mem_h2_0/ram_reg_3200_3327_5_5/DPRA1
    SLICE_X52Y125        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    18.013 r  core_0/mem_h2_0/ram_reg_3200_3327_5_5/DP.HIGH/O
                         net (fo=1, routed)           0.000    18.013    core_0/mem_h2_0/ram_reg_3200_3327_5_5/DPO1
    SLICE_X52Y125        MUXF7 (Prop_muxf7_I1_O)      0.160    18.173 r  core_0/mem_h2_0/ram_reg_3200_3327_5_5/F7.DP/O
                         net (fo=1, routed)           0.712    18.885    core_0/mem_h2_0/ram_reg_3200_3327_5_5_n_0
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.215    19.100 r  core_0/mem_h2_0/a_dout[5]_i_24/O
                         net (fo=1, routed)           0.000    19.100    core_0/mem_h2_0/a_dout[5]_i_24_n_0
    SLICE_X49Y127        MUXF7 (Prop_muxf7_I0_O)      0.163    19.263 r  core_0/mem_h2_0/a_dout_reg[5]_i_11/O
                         net (fo=1, routed)           0.000    19.263    core_0/mem_h2_0/a_dout_reg[5]_i_11_n_0
    SLICE_X49Y127        MUXF8 (Prop_muxf8_I1_O)      0.072    19.335 r  core_0/mem_h2_0/a_dout_reg[5]_i_4/O
                         net (fo=1, routed)           1.238    20.573    core_0/mem_h2_0/a_dout_reg[5]_i_4_n_0
    SLICE_X21Y128        LUT6 (Prop_lut6_I3_O)        0.239    20.812 r  core_0/mem_h2_0/a_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    20.812    core_0/mem_h2_0/p_0_out[5]
    SLICE_X21Y128        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.245    39.115    core_0/mem_h2_0/clk_out
    SLICE_X21Y128        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[5]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.094    39.361    
    SLICE_X21Y128        FDRE (Setup_fdre_C_D)        0.030    39.391    core_0/mem_h2_0/a_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                         -20.812    
  -------------------------------------------------------------------
                         slack                                 18.579    

Slack (MET) :             19.176ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.673ns  (logic 1.600ns (7.740%)  route 19.073ns (92.260%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 39.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       10.710    17.578    core_0/mem_h2_0/ram_reg_6400_6527_1_1/DPRA1
    SLICE_X20Y100        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    17.675 r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.675    core_0/mem_h2_0/ram_reg_6400_6527_1_1/DPO1
    SLICE_X20Y100        MUXF7 (Prop_muxf7_I1_O)      0.160    17.835 r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/F7.DP/O
                         net (fo=1, routed)           0.711    18.546    core_0/mem_h2_0/ram_reg_6400_6527_1_1_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I1_O)        0.215    18.761 r  core_0/mem_h2_0/a_dout[1]_i_14/O
                         net (fo=1, routed)           0.000    18.761    core_0/mem_h2_0/a_dout[1]_i_14_n_0
    SLICE_X23Y102        MUXF7 (Prop_muxf7_I0_O)      0.181    18.942 r  core_0/mem_h2_0/a_dout_reg[1]_i_6/O
                         net (fo=1, routed)           0.000    18.942    core_0/mem_h2_0/a_dout_reg[1]_i_6_n_0
    SLICE_X23Y102        MUXF8 (Prop_muxf8_I0_O)      0.076    19.018 r  core_0/mem_h2_0/a_dout_reg[1]_i_2/O
                         net (fo=1, routed)           0.969    19.986    core_0/mem_h2_0/a_dout_reg[1]_i_2_n_0
    SLICE_X19Y110        LUT6 (Prop_lut6_I0_O)        0.239    20.225 r  core_0/mem_h2_0/a_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    20.225    core_0/mem_h2_0/p_0_out[1]
    SLICE_X19Y110        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.256    39.126    core_0/mem_h2_0/clk_out
    SLICE_X19Y110        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/C
                         clock pessimism              0.341    39.466    
                         clock uncertainty           -0.094    39.372    
    SLICE_X19Y110        FDRE (Setup_fdre_C_D)        0.030    39.402    core_0/mem_h2_0/a_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         39.402    
                         arrival time                         -20.225    
  -------------------------------------------------------------------
                         slack                                 19.176    

Slack (MET) :             19.253ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.592ns  (logic 1.578ns (7.663%)  route 19.014ns (92.337%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.878ns = ( 39.122 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       10.340    17.208    core_0/mem_h2_0/ram_reg_3200_3327_7_7/DPRA1
    SLICE_X52Y115        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    17.305 r  core_0/mem_h2_0/ram_reg_3200_3327_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.305    core_0/mem_h2_0/ram_reg_3200_3327_7_7/DPO1
    SLICE_X52Y115        MUXF7 (Prop_muxf7_I1_O)      0.160    17.465 r  core_0/mem_h2_0/ram_reg_3200_3327_7_7/F7.DP/O
                         net (fo=1, routed)           0.666    18.131    core_0/mem_h2_0/ram_reg_3200_3327_7_7_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I3_O)        0.215    18.346 r  core_0/mem_h2_0/a_dout[7]_i_24/O
                         net (fo=1, routed)           0.000    18.346    core_0/mem_h2_0/a_dout[7]_i_24_n_0
    SLICE_X49Y117        MUXF7 (Prop_muxf7_I0_O)      0.163    18.509 r  core_0/mem_h2_0/a_dout_reg[7]_i_11/O
                         net (fo=1, routed)           0.000    18.509    core_0/mem_h2_0/a_dout_reg[7]_i_11_n_0
    SLICE_X49Y117        MUXF8 (Prop_muxf8_I1_O)      0.072    18.581 r  core_0/mem_h2_0/a_dout_reg[7]_i_4/O
                         net (fo=1, routed)           1.325    19.906    core_0/mem_h2_0/a_dout_reg[7]_i_4_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I3_O)        0.239    20.145 r  core_0/mem_h2_0/a_dout[7]_i_1/O
                         net (fo=1, routed)           0.000    20.145    core_0/mem_h2_0/p_0_out[7]
    SLICE_X15Y117        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.252    39.122    core_0/mem_h2_0/clk_out
    SLICE_X15Y117        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[7]/C
                         clock pessimism              0.341    39.462    
                         clock uncertainty           -0.094    39.368    
    SLICE_X15Y117        FDRE (Setup_fdre_C_D)        0.030    39.398    core_0/mem_h2_0/a_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         39.398    
                         arrival time                         -20.145    
  -------------------------------------------------------------------
                         slack                                 19.253    

Slack (MET) :             19.504ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.311ns  (logic 1.607ns (7.912%)  route 18.704ns (92.088%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 39.111 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.835    16.703    core_0/mem_h2_0/ram_reg_2944_3071_13_13/DPRA1
    SLICE_X40Y143        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.800 r  core_0/mem_h2_0/ram_reg_2944_3071_13_13/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.800    core_0/mem_h2_0/ram_reg_2944_3071_13_13/DPO1
    SLICE_X40Y143        MUXF7 (Prop_muxf7_I1_O)      0.160    16.960 r  core_0/mem_h2_0/ram_reg_2944_3071_13_13/F7.DP/O
                         net (fo=1, routed)           0.784    17.743    core_0/mem_h2_0/ram_reg_2944_3071_13_13_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I0_O)        0.215    17.958 r  core_0/mem_h2_0/a_dout[13]_i_23/O
                         net (fo=1, routed)           0.000    17.958    core_0/mem_h2_0/a_dout[13]_i_23_n_0
    SLICE_X39Y140        MUXF7 (Prop_muxf7_I1_O)      0.188    18.146 r  core_0/mem_h2_0/a_dout_reg[13]_i_10/O
                         net (fo=1, routed)           0.000    18.146    core_0/mem_h2_0/a_dout_reg[13]_i_10_n_0
    SLICE_X39Y140        MUXF8 (Prop_muxf8_I0_O)      0.076    18.222 r  core_0/mem_h2_0/a_dout_reg[13]_i_4/O
                         net (fo=1, routed)           1.402    19.624    core_0/mem_h2_0/a_dout_reg[13]_i_4_n_0
    SLICE_X12Y158        LUT6 (Prop_lut6_I3_O)        0.239    19.863 r  core_0/mem_h2_0/a_dout[13]_i_1/O
                         net (fo=1, routed)           0.000    19.863    core_0/mem_h2_0/p_0_out[13]
    SLICE_X12Y158        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.241    39.111    core_0/mem_h2_0/clk_out
    SLICE_X12Y158        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/C
                         clock pessimism              0.281    39.392    
                         clock uncertainty           -0.094    39.298    
    SLICE_X12Y158        FDRE (Setup_fdre_C_D)        0.069    39.367    core_0/mem_h2_0/a_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         39.367    
                         arrival time                         -19.863    
  -------------------------------------------------------------------
                         slack                                 19.504    

Slack (MET) :             19.834ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.016ns  (logic 1.607ns (8.029%)  route 18.409ns (91.971%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 39.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.801    16.669    core_0/mem_h2_0/ram_reg_896_1023_4_4/DPRA1
    SLICE_X44Y116        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.766 r  core_0/mem_h2_0/ram_reg_896_1023_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.766    core_0/mem_h2_0/ram_reg_896_1023_4_4/DPO1
    SLICE_X44Y116        MUXF7 (Prop_muxf7_I1_O)      0.160    16.926 r  core_0/mem_h2_0/ram_reg_896_1023_4_4/F7.DP/O
                         net (fo=1, routed)           0.895    17.820    core_0/mem_h2_0/ram_reg_896_1023_4_4_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I0_O)        0.215    18.035 r  core_0/mem_h2_0/a_dout[4]_i_27/O
                         net (fo=1, routed)           0.000    18.035    core_0/mem_h2_0/a_dout[4]_i_27_n_0
    SLICE_X41Y118        MUXF7 (Prop_muxf7_I1_O)      0.188    18.223 r  core_0/mem_h2_0/a_dout_reg[4]_i_12/O
                         net (fo=1, routed)           0.000    18.223    core_0/mem_h2_0/a_dout_reg[4]_i_12_n_0
    SLICE_X41Y118        MUXF8 (Prop_muxf8_I0_O)      0.076    18.299 r  core_0/mem_h2_0/a_dout_reg[4]_i_5/O
                         net (fo=1, routed)           1.030    19.329    core_0/mem_h2_0/a_dout_reg[4]_i_5_n_0
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.239    19.568 r  core_0/mem_h2_0/a_dout[4]_i_1/O
                         net (fo=1, routed)           0.000    19.568    core_0/mem_h2_0/p_0_out[4]
    SLICE_X15Y112        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.256    39.126    core_0/mem_h2_0/clk_out
    SLICE_X15Y112        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[4]/C
                         clock pessimism              0.341    39.466    
                         clock uncertainty           -0.094    39.372    
    SLICE_X15Y112        FDRE (Setup_fdre_C_D)        0.030    39.402    core_0/mem_h2_0/a_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         39.402    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 19.834    

Slack (MET) :             20.087ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.764ns  (logic 1.578ns (7.984%)  route 18.186ns (92.016%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.873ns = ( 39.127 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.334    16.201    core_0/mem_h2_0/ram_reg_3328_3455_10_10/DPRA1
    SLICE_X52Y138        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.298 r  core_0/mem_h2_0/ram_reg_3328_3455_10_10/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.298    core_0/mem_h2_0/ram_reg_3328_3455_10_10/DPO1
    SLICE_X52Y138        MUXF7 (Prop_muxf7_I1_O)      0.160    16.458 r  core_0/mem_h2_0/ram_reg_3328_3455_10_10/F7.DP/O
                         net (fo=1, routed)           0.743    17.201    core_0/mem_h2_0/ram_reg_3328_3455_10_10_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.215    17.416 r  core_0/mem_h2_0/a_dout[10]_i_24/O
                         net (fo=1, routed)           0.000    17.416    core_0/mem_h2_0/a_dout[10]_i_24_n_0
    SLICE_X49Y141        MUXF7 (Prop_muxf7_I0_O)      0.163    17.579 r  core_0/mem_h2_0/a_dout_reg[10]_i_11/O
                         net (fo=1, routed)           0.000    17.579    core_0/mem_h2_0/a_dout_reg[10]_i_11_n_0
    SLICE_X49Y141        MUXF8 (Prop_muxf8_I1_O)      0.072    17.651 r  core_0/mem_h2_0/a_dout_reg[10]_i_4/O
                         net (fo=1, routed)           1.426    19.077    core_0/mem_h2_0/a_dout_reg[10]_i_4_n_0
    SLICE_X21Y144        LUT6 (Prop_lut6_I3_O)        0.239    19.316 r  core_0/mem_h2_0/a_dout[10]_i_1/O
                         net (fo=1, routed)           0.000    19.316    core_0/mem_h2_0/p_0_out[10]
    SLICE_X21Y144        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.257    39.127    core_0/mem_h2_0/clk_out
    SLICE_X21Y144        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/C
                         clock pessimism              0.341    39.467    
                         clock uncertainty           -0.094    39.373    
    SLICE_X21Y144        FDRE (Setup_fdre_C_D)        0.030    39.403    core_0/mem_h2_0/a_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         39.403    
                         arrival time                         -19.316    
  -------------------------------------------------------------------
                         slack                                 20.087    

Slack (MET) :             20.349ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.501ns  (logic 1.582ns (8.112%)  route 17.919ns (91.888%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.873ns = ( 39.127 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.554    16.421    core_0/mem_h2_0/ram_reg_7680_7807_11_11/DPRA1
    SLICE_X16Y130        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.518 r  core_0/mem_h2_0/ram_reg_7680_7807_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.518    core_0/mem_h2_0/ram_reg_7680_7807_11_11/DPO1
    SLICE_X16Y130        MUXF7 (Prop_muxf7_I1_O)      0.160    16.678 r  core_0/mem_h2_0/ram_reg_7680_7807_11_11/F7.DP/O
                         net (fo=1, routed)           0.515    17.193    core_0/mem_h2_0/ram_reg_7680_7807_11_11_n_0
    SLICE_X15Y132        LUT6 (Prop_lut6_I5_O)        0.215    17.408 r  core_0/mem_h2_0/a_dout[11]_i_17/O
                         net (fo=1, routed)           0.000    17.408    core_0/mem_h2_0/a_dout[11]_i_17_n_0
    SLICE_X15Y132        MUXF7 (Prop_muxf7_I1_O)      0.167    17.575 r  core_0/mem_h2_0/a_dout_reg[11]_i_7/O
                         net (fo=1, routed)           0.000    17.575    core_0/mem_h2_0/a_dout_reg[11]_i_7_n_0
    SLICE_X15Y132        MUXF8 (Prop_muxf8_I1_O)      0.072    17.647 r  core_0/mem_h2_0/a_dout_reg[11]_i_2/O
                         net (fo=1, routed)           1.167    18.815    core_0/mem_h2_0/a_dout_reg[11]_i_2_n_0
    SLICE_X21Y149        LUT6 (Prop_lut6_I0_O)        0.239    19.054 r  core_0/mem_h2_0/a_dout[11]_i_1/O
                         net (fo=1, routed)           0.000    19.054    core_0/mem_h2_0/p_0_out[11]
    SLICE_X21Y149        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.257    39.127    core_0/mem_h2_0/clk_out
    SLICE_X21Y149        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/C
                         clock pessimism              0.341    39.467    
                         clock uncertainty           -0.094    39.373    
    SLICE_X21Y149        FDRE (Setup_fdre_C_D)        0.030    39.403    core_0/mem_h2_0/a_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         39.403    
                         arrival time                         -19.054    
  -------------------------------------------------------------------
                         slack                                 20.349    

Slack (MET) :             20.536ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.303ns  (logic 1.574ns (8.154%)  route 17.729ns (91.846%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          0.580     6.131    core_0/h2_0/pc_n1
    SLICE_X17Y159        LUT5 (Prop_lut5_I0_O)        0.097     6.228 r  core_0/h2_0/pc_c[4]_i_1/O
                         net (fo=2049, routed)        9.982    16.210    core_0/mem_h2_0/ram_reg_3328_3455_3_3/DPRA4
    SLICE_X42Y121        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.097    16.307 r  core_0/mem_h2_0/ram_reg_3328_3455_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000    16.307    core_0/mem_h2_0/ram_reg_3328_3455_3_3/DPO0
    SLICE_X42Y121        MUXF7 (Prop_muxf7_I0_O)      0.156    16.463 r  core_0/mem_h2_0/ram_reg_3328_3455_3_3/F7.DP/O
                         net (fo=1, routed)           0.778    17.241    core_0/mem_h2_0/ram_reg_3328_3455_3_3_n_0
    SLICE_X41Y123        LUT6 (Prop_lut6_I1_O)        0.215    17.456 r  core_0/mem_h2_0/a_dout[3]_i_24/O
                         net (fo=1, routed)           0.000    17.456    core_0/mem_h2_0/a_dout[3]_i_24_n_0
    SLICE_X41Y123        MUXF7 (Prop_muxf7_I0_O)      0.163    17.619 r  core_0/mem_h2_0/a_dout_reg[3]_i_11/O
                         net (fo=1, routed)           0.000    17.619    core_0/mem_h2_0/a_dout_reg[3]_i_11_n_0
    SLICE_X41Y123        MUXF8 (Prop_muxf8_I1_O)      0.072    17.691 r  core_0/mem_h2_0/a_dout_reg[3]_i_4/O
                         net (fo=1, routed)           0.925    18.616    core_0/mem_h2_0/a_dout_reg[3]_i_4_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I3_O)        0.239    18.855 r  core_0/mem_h2_0/a_dout[3]_i_1/O
                         net (fo=1, routed)           0.000    18.855    core_0/mem_h2_0/p_0_out[3]
    SLICE_X13Y123        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.245    39.115    core_0/mem_h2_0/clk_out
    SLICE_X13Y123        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[3]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.094    39.361    
    SLICE_X13Y123        FDRE (Setup_fdre_C_D)        0.030    39.391    core_0/mem_h2_0/a_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                         -18.855    
  -------------------------------------------------------------------
                         slack                                 20.536    

Slack (MET) :             20.597ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 1.600ns (8.314%)  route 17.644ns (91.686%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 39.118 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.443    16.311    core_0/mem_h2_0/ram_reg_2176_2303_0_0/DPRA1
    SLICE_X18Y112        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.408 r  core_0/mem_h2_0/ram_reg_2176_2303_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.408    core_0/mem_h2_0/ram_reg_2176_2303_0_0/DPO1
    SLICE_X18Y112        MUXF7 (Prop_muxf7_I1_O)      0.160    16.568 r  core_0/mem_h2_0/ram_reg_2176_2303_0_0/F7.DP/O
                         net (fo=1, routed)           0.756    17.324    core_0/mem_h2_0/ram_reg_2176_2303_0_0_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I3_O)        0.215    17.539 r  core_0/mem_h2_0/a_dout[0]_i_22/O
                         net (fo=1, routed)           0.000    17.539    core_0/mem_h2_0/a_dout[0]_i_22_n_0
    SLICE_X21Y117        MUXF7 (Prop_muxf7_I0_O)      0.181    17.720 r  core_0/mem_h2_0/a_dout_reg[0]_i_10/O
                         net (fo=1, routed)           0.000    17.720    core_0/mem_h2_0/a_dout_reg[0]_i_10_n_0
    SLICE_X21Y117        MUXF8 (Prop_muxf8_I0_O)      0.076    17.796 r  core_0/mem_h2_0/a_dout_reg[0]_i_4/O
                         net (fo=1, routed)           0.762    18.558    core_0/mem_h2_0/a_dout_reg[0]_i_4_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.239    18.797 r  core_0/mem_h2_0/a_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    18.797    core_0/mem_h2_0/p_0_out[0]
    SLICE_X17Y120        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.248    39.118    core_0/mem_h2_0/clk_out
    SLICE_X17Y120        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[0]/C
                         clock pessimism              0.341    39.458    
                         clock uncertainty           -0.094    39.364    
    SLICE_X17Y120        FDRE (Setup_fdre_C_D)        0.030    39.394    core_0/mem_h2_0/a_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         39.394    
                         arrival time                         -18.797    
  -------------------------------------------------------------------
                         slack                                 20.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 core_0/edges/changes[7].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[7].d_instance/sin_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.285%)  route 0.129ns (47.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.645    -0.655    core_0/edges/changes[7].d_instance/clk_out
    SLICE_X7Y168         FDCE                                         r  core_0/edges/changes[7].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  core_0/edges/changes[7].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.129    -0.385    core_0/edges/changes[7].d_instance/sin_0
    SLICE_X7Y166         FDCE                                         r  core_0/edges/changes[7].d_instance/sin_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.919    -0.895    core_0/edges/changes[7].d_instance/clk_out
    SLICE_X7Y166         FDCE                                         r  core_0/edges/changes[7].d_instance/sin_1_reg/C
                         clock pessimism              0.256    -0.639    
    SLICE_X7Y166         FDCE (Hold_fdce_C_D)         0.075    -0.564    core_0/edges/changes[7].d_instance/sin_1_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism              0.256    -0.638    
    SLICE_X2Y131         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.437    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.342%)  route 0.268ns (67.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.268    -0.254    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X2Y132         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.921    -0.893    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X2Y132         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.256    -0.637    
    SLICE_X2Y132         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.436    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_gen_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y0    clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y163     button_debouncer/debouncer[0].d_instance/do_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y171     button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y163     button_debouncer/debouncer[0].d_instance/ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y163     button_debouncer/debouncer[0].d_instance/rst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y151     ram_interface_0/mem_control_reg/r_c_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y151     ram_interface_0/mem_control_reg/r_c_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y150     ram_interface_0/mem_data_i_reg/r_c_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y157     ram_interface_0/mem_data_i_reg/r_c_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y137    core_0/mem_h2_0/ram_reg_1024_1151_9_9/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y137    core_0/mem_h2_0/ram_reg_1024_1151_9_9/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y137    core_0/mem_h2_0/ram_reg_1024_1151_9_9/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y112     core_0/mem_h2_0/ram_reg_5504_5631_6_6/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y112     core_0/mem_h2_0/ram_reg_5504_5631_6_6/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y112     core_0/mem_h2_0/ram_reg_5504_5631_6_6/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y112     core_0/mem_h2_0/ram_reg_5504_5631_6_6/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y112    core_0/mem_h2_0/ram_reg_3328_3455_4_4/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y112    core_0/mem_h2_0/ram_reg_3328_3455_4_4/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y112    core_0/mem_h2_0/ram_reg_3328_3455_4_4/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y162     core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y162     core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y162     core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y162     core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y163     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X6Y163     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y137    core_0/mem_h2_0/ram_reg_1024_1151_9_9/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y137    core_0/mem_h2_0/ram_reg_1024_1151_9_9/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X36Y137    core_0/mem_h2_0/ram_reg_1024_1151_9_9/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X20Y114    core_0/mem_h2_0/ram_reg_1152_1279_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_gen_clk_wiz_0_0_1
  To Clock:  clkfbout_clock_gen_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_gen_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clock_manager/clock_gen_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_gen_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.482ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        21.365ns  (logic 1.600ns (7.489%)  route 19.765ns (92.511%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 39.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       11.045    17.913    core_0/mem_h2_0/ram_reg_2048_2175_2_2/DPRA1
    SLICE_X46Y109        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    18.010 r  core_0/mem_h2_0/ram_reg_2048_2175_2_2/DP.HIGH/O
                         net (fo=1, routed)           0.000    18.010    core_0/mem_h2_0/ram_reg_2048_2175_2_2/DPO1
    SLICE_X46Y109        MUXF7 (Prop_muxf7_I1_O)      0.160    18.170 r  core_0/mem_h2_0/ram_reg_2048_2175_2_2/F7.DP/O
                         net (fo=1, routed)           0.905    19.075    core_0/mem_h2_0/ram_reg_2048_2175_2_2_n_0
    SLICE_X41Y108        LUT6 (Prop_lut6_I5_O)        0.215    19.290 r  core_0/mem_h2_0/a_dout[2]_i_22/O
                         net (fo=1, routed)           0.000    19.290    core_0/mem_h2_0/a_dout[2]_i_22_n_0
    SLICE_X41Y108        MUXF7 (Prop_muxf7_I0_O)      0.181    19.471 r  core_0/mem_h2_0/a_dout_reg[2]_i_10/O
                         net (fo=1, routed)           0.000    19.471    core_0/mem_h2_0/a_dout_reg[2]_i_10_n_0
    SLICE_X41Y108        MUXF8 (Prop_muxf8_I0_O)      0.076    19.547 r  core_0/mem_h2_0/a_dout_reg[2]_i_4/O
                         net (fo=1, routed)           1.131    20.678    core_0/mem_h2_0/a_dout_reg[2]_i_4_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I3_O)        0.239    20.917 r  core_0/mem_h2_0/a_dout[2]_i_1/O
                         net (fo=1, routed)           0.000    20.917    core_0/mem_h2_0/p_0_out[2]
    SLICE_X11Y111        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.256    39.126    core_0/mem_h2_0/clk_out
    SLICE_X11Y111        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[2]/C
                         clock pessimism              0.341    39.466    
                         clock uncertainty           -0.098    39.369    
    SLICE_X11Y111        FDRE (Setup_fdre_C_D)        0.030    39.399    core_0/mem_h2_0/a_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         39.399    
                         arrival time                         -20.917    
  -------------------------------------------------------------------
                         slack                                 18.482    

Slack (MET) :             18.576ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        21.260ns  (logic 1.578ns (7.423%)  route 19.682ns (92.577%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       11.049    17.916    core_0/mem_h2_0/ram_reg_3200_3327_5_5/DPRA1
    SLICE_X52Y125        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    18.013 r  core_0/mem_h2_0/ram_reg_3200_3327_5_5/DP.HIGH/O
                         net (fo=1, routed)           0.000    18.013    core_0/mem_h2_0/ram_reg_3200_3327_5_5/DPO1
    SLICE_X52Y125        MUXF7 (Prop_muxf7_I1_O)      0.160    18.173 r  core_0/mem_h2_0/ram_reg_3200_3327_5_5/F7.DP/O
                         net (fo=1, routed)           0.712    18.885    core_0/mem_h2_0/ram_reg_3200_3327_5_5_n_0
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.215    19.100 r  core_0/mem_h2_0/a_dout[5]_i_24/O
                         net (fo=1, routed)           0.000    19.100    core_0/mem_h2_0/a_dout[5]_i_24_n_0
    SLICE_X49Y127        MUXF7 (Prop_muxf7_I0_O)      0.163    19.263 r  core_0/mem_h2_0/a_dout_reg[5]_i_11/O
                         net (fo=1, routed)           0.000    19.263    core_0/mem_h2_0/a_dout_reg[5]_i_11_n_0
    SLICE_X49Y127        MUXF8 (Prop_muxf8_I1_O)      0.072    19.335 r  core_0/mem_h2_0/a_dout_reg[5]_i_4/O
                         net (fo=1, routed)           1.238    20.573    core_0/mem_h2_0/a_dout_reg[5]_i_4_n_0
    SLICE_X21Y128        LUT6 (Prop_lut6_I3_O)        0.239    20.812 r  core_0/mem_h2_0/a_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    20.812    core_0/mem_h2_0/p_0_out[5]
    SLICE_X21Y128        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.245    39.115    core_0/mem_h2_0/clk_out
    SLICE_X21Y128        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[5]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y128        FDRE (Setup_fdre_C_D)        0.030    39.388    core_0/mem_h2_0/a_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         39.388    
                         arrival time                         -20.812    
  -------------------------------------------------------------------
                         slack                                 18.576    

Slack (MET) :             19.173ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.673ns  (logic 1.600ns (7.740%)  route 19.073ns (92.260%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 39.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       10.710    17.578    core_0/mem_h2_0/ram_reg_6400_6527_1_1/DPRA1
    SLICE_X20Y100        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    17.675 r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.675    core_0/mem_h2_0/ram_reg_6400_6527_1_1/DPO1
    SLICE_X20Y100        MUXF7 (Prop_muxf7_I1_O)      0.160    17.835 r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/F7.DP/O
                         net (fo=1, routed)           0.711    18.546    core_0/mem_h2_0/ram_reg_6400_6527_1_1_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I1_O)        0.215    18.761 r  core_0/mem_h2_0/a_dout[1]_i_14/O
                         net (fo=1, routed)           0.000    18.761    core_0/mem_h2_0/a_dout[1]_i_14_n_0
    SLICE_X23Y102        MUXF7 (Prop_muxf7_I0_O)      0.181    18.942 r  core_0/mem_h2_0/a_dout_reg[1]_i_6/O
                         net (fo=1, routed)           0.000    18.942    core_0/mem_h2_0/a_dout_reg[1]_i_6_n_0
    SLICE_X23Y102        MUXF8 (Prop_muxf8_I0_O)      0.076    19.018 r  core_0/mem_h2_0/a_dout_reg[1]_i_2/O
                         net (fo=1, routed)           0.969    19.986    core_0/mem_h2_0/a_dout_reg[1]_i_2_n_0
    SLICE_X19Y110        LUT6 (Prop_lut6_I0_O)        0.239    20.225 r  core_0/mem_h2_0/a_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    20.225    core_0/mem_h2_0/p_0_out[1]
    SLICE_X19Y110        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.256    39.126    core_0/mem_h2_0/clk_out
    SLICE_X19Y110        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/C
                         clock pessimism              0.341    39.466    
                         clock uncertainty           -0.098    39.369    
    SLICE_X19Y110        FDRE (Setup_fdre_C_D)        0.030    39.399    core_0/mem_h2_0/a_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         39.399    
                         arrival time                         -20.225    
  -------------------------------------------------------------------
                         slack                                 19.173    

Slack (MET) :             19.250ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.592ns  (logic 1.578ns (7.663%)  route 19.014ns (92.337%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.878ns = ( 39.122 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       10.340    17.208    core_0/mem_h2_0/ram_reg_3200_3327_7_7/DPRA1
    SLICE_X52Y115        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    17.305 r  core_0/mem_h2_0/ram_reg_3200_3327_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.305    core_0/mem_h2_0/ram_reg_3200_3327_7_7/DPO1
    SLICE_X52Y115        MUXF7 (Prop_muxf7_I1_O)      0.160    17.465 r  core_0/mem_h2_0/ram_reg_3200_3327_7_7/F7.DP/O
                         net (fo=1, routed)           0.666    18.131    core_0/mem_h2_0/ram_reg_3200_3327_7_7_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I3_O)        0.215    18.346 r  core_0/mem_h2_0/a_dout[7]_i_24/O
                         net (fo=1, routed)           0.000    18.346    core_0/mem_h2_0/a_dout[7]_i_24_n_0
    SLICE_X49Y117        MUXF7 (Prop_muxf7_I0_O)      0.163    18.509 r  core_0/mem_h2_0/a_dout_reg[7]_i_11/O
                         net (fo=1, routed)           0.000    18.509    core_0/mem_h2_0/a_dout_reg[7]_i_11_n_0
    SLICE_X49Y117        MUXF8 (Prop_muxf8_I1_O)      0.072    18.581 r  core_0/mem_h2_0/a_dout_reg[7]_i_4/O
                         net (fo=1, routed)           1.325    19.906    core_0/mem_h2_0/a_dout_reg[7]_i_4_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I3_O)        0.239    20.145 r  core_0/mem_h2_0/a_dout[7]_i_1/O
                         net (fo=1, routed)           0.000    20.145    core_0/mem_h2_0/p_0_out[7]
    SLICE_X15Y117        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.252    39.122    core_0/mem_h2_0/clk_out
    SLICE_X15Y117        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[7]/C
                         clock pessimism              0.341    39.462    
                         clock uncertainty           -0.098    39.365    
    SLICE_X15Y117        FDRE (Setup_fdre_C_D)        0.030    39.395    core_0/mem_h2_0/a_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         39.395    
                         arrival time                         -20.145    
  -------------------------------------------------------------------
                         slack                                 19.250    

Slack (MET) :             19.500ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.311ns  (logic 1.607ns (7.912%)  route 18.704ns (92.088%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 39.111 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.835    16.703    core_0/mem_h2_0/ram_reg_2944_3071_13_13/DPRA1
    SLICE_X40Y143        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.800 r  core_0/mem_h2_0/ram_reg_2944_3071_13_13/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.800    core_0/mem_h2_0/ram_reg_2944_3071_13_13/DPO1
    SLICE_X40Y143        MUXF7 (Prop_muxf7_I1_O)      0.160    16.960 r  core_0/mem_h2_0/ram_reg_2944_3071_13_13/F7.DP/O
                         net (fo=1, routed)           0.784    17.743    core_0/mem_h2_0/ram_reg_2944_3071_13_13_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I0_O)        0.215    17.958 r  core_0/mem_h2_0/a_dout[13]_i_23/O
                         net (fo=1, routed)           0.000    17.958    core_0/mem_h2_0/a_dout[13]_i_23_n_0
    SLICE_X39Y140        MUXF7 (Prop_muxf7_I1_O)      0.188    18.146 r  core_0/mem_h2_0/a_dout_reg[13]_i_10/O
                         net (fo=1, routed)           0.000    18.146    core_0/mem_h2_0/a_dout_reg[13]_i_10_n_0
    SLICE_X39Y140        MUXF8 (Prop_muxf8_I0_O)      0.076    18.222 r  core_0/mem_h2_0/a_dout_reg[13]_i_4/O
                         net (fo=1, routed)           1.402    19.624    core_0/mem_h2_0/a_dout_reg[13]_i_4_n_0
    SLICE_X12Y158        LUT6 (Prop_lut6_I3_O)        0.239    19.863 r  core_0/mem_h2_0/a_dout[13]_i_1/O
                         net (fo=1, routed)           0.000    19.863    core_0/mem_h2_0/p_0_out[13]
    SLICE_X12Y158        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.241    39.111    core_0/mem_h2_0/clk_out
    SLICE_X12Y158        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/C
                         clock pessimism              0.281    39.392    
                         clock uncertainty           -0.098    39.295    
    SLICE_X12Y158        FDRE (Setup_fdre_C_D)        0.069    39.364    core_0/mem_h2_0/a_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         39.364    
                         arrival time                         -19.863    
  -------------------------------------------------------------------
                         slack                                 19.500    

Slack (MET) :             19.831ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.016ns  (logic 1.607ns (8.029%)  route 18.409ns (91.971%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 39.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.801    16.669    core_0/mem_h2_0/ram_reg_896_1023_4_4/DPRA1
    SLICE_X44Y116        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.766 r  core_0/mem_h2_0/ram_reg_896_1023_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.766    core_0/mem_h2_0/ram_reg_896_1023_4_4/DPO1
    SLICE_X44Y116        MUXF7 (Prop_muxf7_I1_O)      0.160    16.926 r  core_0/mem_h2_0/ram_reg_896_1023_4_4/F7.DP/O
                         net (fo=1, routed)           0.895    17.820    core_0/mem_h2_0/ram_reg_896_1023_4_4_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I0_O)        0.215    18.035 r  core_0/mem_h2_0/a_dout[4]_i_27/O
                         net (fo=1, routed)           0.000    18.035    core_0/mem_h2_0/a_dout[4]_i_27_n_0
    SLICE_X41Y118        MUXF7 (Prop_muxf7_I1_O)      0.188    18.223 r  core_0/mem_h2_0/a_dout_reg[4]_i_12/O
                         net (fo=1, routed)           0.000    18.223    core_0/mem_h2_0/a_dout_reg[4]_i_12_n_0
    SLICE_X41Y118        MUXF8 (Prop_muxf8_I0_O)      0.076    18.299 r  core_0/mem_h2_0/a_dout_reg[4]_i_5/O
                         net (fo=1, routed)           1.030    19.329    core_0/mem_h2_0/a_dout_reg[4]_i_5_n_0
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.239    19.568 r  core_0/mem_h2_0/a_dout[4]_i_1/O
                         net (fo=1, routed)           0.000    19.568    core_0/mem_h2_0/p_0_out[4]
    SLICE_X15Y112        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.256    39.126    core_0/mem_h2_0/clk_out
    SLICE_X15Y112        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[4]/C
                         clock pessimism              0.341    39.466    
                         clock uncertainty           -0.098    39.369    
    SLICE_X15Y112        FDRE (Setup_fdre_C_D)        0.030    39.399    core_0/mem_h2_0/a_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         39.399    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 19.831    

Slack (MET) :             20.084ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.764ns  (logic 1.578ns (7.984%)  route 18.186ns (92.016%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.873ns = ( 39.127 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.334    16.201    core_0/mem_h2_0/ram_reg_3328_3455_10_10/DPRA1
    SLICE_X52Y138        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.298 r  core_0/mem_h2_0/ram_reg_3328_3455_10_10/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.298    core_0/mem_h2_0/ram_reg_3328_3455_10_10/DPO1
    SLICE_X52Y138        MUXF7 (Prop_muxf7_I1_O)      0.160    16.458 r  core_0/mem_h2_0/ram_reg_3328_3455_10_10/F7.DP/O
                         net (fo=1, routed)           0.743    17.201    core_0/mem_h2_0/ram_reg_3328_3455_10_10_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.215    17.416 r  core_0/mem_h2_0/a_dout[10]_i_24/O
                         net (fo=1, routed)           0.000    17.416    core_0/mem_h2_0/a_dout[10]_i_24_n_0
    SLICE_X49Y141        MUXF7 (Prop_muxf7_I0_O)      0.163    17.579 r  core_0/mem_h2_0/a_dout_reg[10]_i_11/O
                         net (fo=1, routed)           0.000    17.579    core_0/mem_h2_0/a_dout_reg[10]_i_11_n_0
    SLICE_X49Y141        MUXF8 (Prop_muxf8_I1_O)      0.072    17.651 r  core_0/mem_h2_0/a_dout_reg[10]_i_4/O
                         net (fo=1, routed)           1.426    19.077    core_0/mem_h2_0/a_dout_reg[10]_i_4_n_0
    SLICE_X21Y144        LUT6 (Prop_lut6_I3_O)        0.239    19.316 r  core_0/mem_h2_0/a_dout[10]_i_1/O
                         net (fo=1, routed)           0.000    19.316    core_0/mem_h2_0/p_0_out[10]
    SLICE_X21Y144        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.257    39.127    core_0/mem_h2_0/clk_out
    SLICE_X21Y144        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/C
                         clock pessimism              0.341    39.467    
                         clock uncertainty           -0.098    39.370    
    SLICE_X21Y144        FDRE (Setup_fdre_C_D)        0.030    39.400    core_0/mem_h2_0/a_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         39.400    
                         arrival time                         -19.316    
  -------------------------------------------------------------------
                         slack                                 20.084    

Slack (MET) :             20.346ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.501ns  (logic 1.582ns (8.112%)  route 17.919ns (91.888%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.873ns = ( 39.127 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.554    16.421    core_0/mem_h2_0/ram_reg_7680_7807_11_11/DPRA1
    SLICE_X16Y130        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.518 r  core_0/mem_h2_0/ram_reg_7680_7807_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.518    core_0/mem_h2_0/ram_reg_7680_7807_11_11/DPO1
    SLICE_X16Y130        MUXF7 (Prop_muxf7_I1_O)      0.160    16.678 r  core_0/mem_h2_0/ram_reg_7680_7807_11_11/F7.DP/O
                         net (fo=1, routed)           0.515    17.193    core_0/mem_h2_0/ram_reg_7680_7807_11_11_n_0
    SLICE_X15Y132        LUT6 (Prop_lut6_I5_O)        0.215    17.408 r  core_0/mem_h2_0/a_dout[11]_i_17/O
                         net (fo=1, routed)           0.000    17.408    core_0/mem_h2_0/a_dout[11]_i_17_n_0
    SLICE_X15Y132        MUXF7 (Prop_muxf7_I1_O)      0.167    17.575 r  core_0/mem_h2_0/a_dout_reg[11]_i_7/O
                         net (fo=1, routed)           0.000    17.575    core_0/mem_h2_0/a_dout_reg[11]_i_7_n_0
    SLICE_X15Y132        MUXF8 (Prop_muxf8_I1_O)      0.072    17.647 r  core_0/mem_h2_0/a_dout_reg[11]_i_2/O
                         net (fo=1, routed)           1.167    18.815    core_0/mem_h2_0/a_dout_reg[11]_i_2_n_0
    SLICE_X21Y149        LUT6 (Prop_lut6_I0_O)        0.239    19.054 r  core_0/mem_h2_0/a_dout[11]_i_1/O
                         net (fo=1, routed)           0.000    19.054    core_0/mem_h2_0/p_0_out[11]
    SLICE_X21Y149        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.257    39.127    core_0/mem_h2_0/clk_out
    SLICE_X21Y149        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/C
                         clock pessimism              0.341    39.467    
                         clock uncertainty           -0.098    39.370    
    SLICE_X21Y149        FDRE (Setup_fdre_C_D)        0.030    39.400    core_0/mem_h2_0/a_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         39.400    
                         arrival time                         -19.054    
  -------------------------------------------------------------------
                         slack                                 20.346    

Slack (MET) :             20.533ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.303ns  (logic 1.574ns (8.154%)  route 17.729ns (91.846%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          0.580     6.131    core_0/h2_0/pc_n1
    SLICE_X17Y159        LUT5 (Prop_lut5_I0_O)        0.097     6.228 r  core_0/h2_0/pc_c[4]_i_1/O
                         net (fo=2049, routed)        9.982    16.210    core_0/mem_h2_0/ram_reg_3328_3455_3_3/DPRA4
    SLICE_X42Y121        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.097    16.307 r  core_0/mem_h2_0/ram_reg_3328_3455_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000    16.307    core_0/mem_h2_0/ram_reg_3328_3455_3_3/DPO0
    SLICE_X42Y121        MUXF7 (Prop_muxf7_I0_O)      0.156    16.463 r  core_0/mem_h2_0/ram_reg_3328_3455_3_3/F7.DP/O
                         net (fo=1, routed)           0.778    17.241    core_0/mem_h2_0/ram_reg_3328_3455_3_3_n_0
    SLICE_X41Y123        LUT6 (Prop_lut6_I1_O)        0.215    17.456 r  core_0/mem_h2_0/a_dout[3]_i_24/O
                         net (fo=1, routed)           0.000    17.456    core_0/mem_h2_0/a_dout[3]_i_24_n_0
    SLICE_X41Y123        MUXF7 (Prop_muxf7_I0_O)      0.163    17.619 r  core_0/mem_h2_0/a_dout_reg[3]_i_11/O
                         net (fo=1, routed)           0.000    17.619    core_0/mem_h2_0/a_dout_reg[3]_i_11_n_0
    SLICE_X41Y123        MUXF8 (Prop_muxf8_I1_O)      0.072    17.691 r  core_0/mem_h2_0/a_dout_reg[3]_i_4/O
                         net (fo=1, routed)           0.925    18.616    core_0/mem_h2_0/a_dout_reg[3]_i_4_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I3_O)        0.239    18.855 r  core_0/mem_h2_0/a_dout[3]_i_1/O
                         net (fo=1, routed)           0.000    18.855    core_0/mem_h2_0/p_0_out[3]
    SLICE_X13Y123        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.245    39.115    core_0/mem_h2_0/clk_out
    SLICE_X13Y123        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[3]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X13Y123        FDRE (Setup_fdre_C_D)        0.030    39.388    core_0/mem_h2_0/a_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         39.388    
                         arrival time                         -18.855    
  -------------------------------------------------------------------
                         slack                                 20.533    

Slack (MET) :             20.594ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 1.600ns (8.314%)  route 17.644ns (91.686%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 39.118 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.443    16.311    core_0/mem_h2_0/ram_reg_2176_2303_0_0/DPRA1
    SLICE_X18Y112        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.408 r  core_0/mem_h2_0/ram_reg_2176_2303_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.408    core_0/mem_h2_0/ram_reg_2176_2303_0_0/DPO1
    SLICE_X18Y112        MUXF7 (Prop_muxf7_I1_O)      0.160    16.568 r  core_0/mem_h2_0/ram_reg_2176_2303_0_0/F7.DP/O
                         net (fo=1, routed)           0.756    17.324    core_0/mem_h2_0/ram_reg_2176_2303_0_0_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I3_O)        0.215    17.539 r  core_0/mem_h2_0/a_dout[0]_i_22/O
                         net (fo=1, routed)           0.000    17.539    core_0/mem_h2_0/a_dout[0]_i_22_n_0
    SLICE_X21Y117        MUXF7 (Prop_muxf7_I0_O)      0.181    17.720 r  core_0/mem_h2_0/a_dout_reg[0]_i_10/O
                         net (fo=1, routed)           0.000    17.720    core_0/mem_h2_0/a_dout_reg[0]_i_10_n_0
    SLICE_X21Y117        MUXF8 (Prop_muxf8_I0_O)      0.076    17.796 r  core_0/mem_h2_0/a_dout_reg[0]_i_4/O
                         net (fo=1, routed)           0.762    18.558    core_0/mem_h2_0/a_dout_reg[0]_i_4_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.239    18.797 r  core_0/mem_h2_0/a_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    18.797    core_0/mem_h2_0/p_0_out[0]
    SLICE_X17Y120        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.248    39.118    core_0/mem_h2_0/clk_out
    SLICE_X17Y120        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[0]/C
                         clock pessimism              0.341    39.458    
                         clock uncertainty           -0.098    39.361    
    SLICE_X17Y120        FDRE (Setup_fdre_C_D)        0.030    39.391    core_0/mem_h2_0/a_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                         -18.797    
  -------------------------------------------------------------------
                         slack                                 20.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 core_0/edges/changes[7].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[7].d_instance/sin_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.285%)  route 0.129ns (47.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.645    -0.655    core_0/edges/changes[7].d_instance/clk_out
    SLICE_X7Y168         FDCE                                         r  core_0/edges/changes[7].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  core_0/edges/changes[7].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.129    -0.385    core_0/edges/changes[7].d_instance/sin_0
    SLICE_X7Y166         FDCE                                         r  core_0/edges/changes[7].d_instance/sin_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.919    -0.895    core_0/edges/changes[7].d_instance/clk_out
    SLICE_X7Y166         FDCE                                         r  core_0/edges/changes[7].d_instance/sin_1_reg/C
                         clock pessimism              0.256    -0.639    
                         clock uncertainty            0.098    -0.541    
    SLICE_X7Y166         FDCE (Hold_fdce_C_D)         0.075    -0.466    core_0/edges/changes[7].d_instance/sin_1_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.342%)  route 0.268ns (67.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.268    -0.254    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X2Y132         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.921    -0.893    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X2Y132         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.256    -0.637    
                         clock uncertainty            0.098    -0.539    
    SLICE_X2Y132         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.338    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_gen_clk_wiz_0_0
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.482ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.365ns  (logic 1.600ns (7.489%)  route 19.765ns (92.511%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 39.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       11.045    17.913    core_0/mem_h2_0/ram_reg_2048_2175_2_2/DPRA1
    SLICE_X46Y109        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    18.010 r  core_0/mem_h2_0/ram_reg_2048_2175_2_2/DP.HIGH/O
                         net (fo=1, routed)           0.000    18.010    core_0/mem_h2_0/ram_reg_2048_2175_2_2/DPO1
    SLICE_X46Y109        MUXF7 (Prop_muxf7_I1_O)      0.160    18.170 r  core_0/mem_h2_0/ram_reg_2048_2175_2_2/F7.DP/O
                         net (fo=1, routed)           0.905    19.075    core_0/mem_h2_0/ram_reg_2048_2175_2_2_n_0
    SLICE_X41Y108        LUT6 (Prop_lut6_I5_O)        0.215    19.290 r  core_0/mem_h2_0/a_dout[2]_i_22/O
                         net (fo=1, routed)           0.000    19.290    core_0/mem_h2_0/a_dout[2]_i_22_n_0
    SLICE_X41Y108        MUXF7 (Prop_muxf7_I0_O)      0.181    19.471 r  core_0/mem_h2_0/a_dout_reg[2]_i_10/O
                         net (fo=1, routed)           0.000    19.471    core_0/mem_h2_0/a_dout_reg[2]_i_10_n_0
    SLICE_X41Y108        MUXF8 (Prop_muxf8_I0_O)      0.076    19.547 r  core_0/mem_h2_0/a_dout_reg[2]_i_4/O
                         net (fo=1, routed)           1.131    20.678    core_0/mem_h2_0/a_dout_reg[2]_i_4_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I3_O)        0.239    20.917 r  core_0/mem_h2_0/a_dout[2]_i_1/O
                         net (fo=1, routed)           0.000    20.917    core_0/mem_h2_0/p_0_out[2]
    SLICE_X11Y111        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.256    39.126    core_0/mem_h2_0/clk_out
    SLICE_X11Y111        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[2]/C
                         clock pessimism              0.341    39.466    
                         clock uncertainty           -0.098    39.369    
    SLICE_X11Y111        FDRE (Setup_fdre_C_D)        0.030    39.399    core_0/mem_h2_0/a_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         39.399    
                         arrival time                         -20.917    
  -------------------------------------------------------------------
                         slack                                 18.482    

Slack (MET) :             18.576ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.260ns  (logic 1.578ns (7.423%)  route 19.682ns (92.577%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       11.049    17.916    core_0/mem_h2_0/ram_reg_3200_3327_5_5/DPRA1
    SLICE_X52Y125        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    18.013 r  core_0/mem_h2_0/ram_reg_3200_3327_5_5/DP.HIGH/O
                         net (fo=1, routed)           0.000    18.013    core_0/mem_h2_0/ram_reg_3200_3327_5_5/DPO1
    SLICE_X52Y125        MUXF7 (Prop_muxf7_I1_O)      0.160    18.173 r  core_0/mem_h2_0/ram_reg_3200_3327_5_5/F7.DP/O
                         net (fo=1, routed)           0.712    18.885    core_0/mem_h2_0/ram_reg_3200_3327_5_5_n_0
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.215    19.100 r  core_0/mem_h2_0/a_dout[5]_i_24/O
                         net (fo=1, routed)           0.000    19.100    core_0/mem_h2_0/a_dout[5]_i_24_n_0
    SLICE_X49Y127        MUXF7 (Prop_muxf7_I0_O)      0.163    19.263 r  core_0/mem_h2_0/a_dout_reg[5]_i_11/O
                         net (fo=1, routed)           0.000    19.263    core_0/mem_h2_0/a_dout_reg[5]_i_11_n_0
    SLICE_X49Y127        MUXF8 (Prop_muxf8_I1_O)      0.072    19.335 r  core_0/mem_h2_0/a_dout_reg[5]_i_4/O
                         net (fo=1, routed)           1.238    20.573    core_0/mem_h2_0/a_dout_reg[5]_i_4_n_0
    SLICE_X21Y128        LUT6 (Prop_lut6_I3_O)        0.239    20.812 r  core_0/mem_h2_0/a_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    20.812    core_0/mem_h2_0/p_0_out[5]
    SLICE_X21Y128        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.245    39.115    core_0/mem_h2_0/clk_out
    SLICE_X21Y128        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[5]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y128        FDRE (Setup_fdre_C_D)        0.030    39.388    core_0/mem_h2_0/a_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         39.388    
                         arrival time                         -20.812    
  -------------------------------------------------------------------
                         slack                                 18.576    

Slack (MET) :             19.173ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.673ns  (logic 1.600ns (7.740%)  route 19.073ns (92.260%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 39.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       10.710    17.578    core_0/mem_h2_0/ram_reg_6400_6527_1_1/DPRA1
    SLICE_X20Y100        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    17.675 r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.675    core_0/mem_h2_0/ram_reg_6400_6527_1_1/DPO1
    SLICE_X20Y100        MUXF7 (Prop_muxf7_I1_O)      0.160    17.835 r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/F7.DP/O
                         net (fo=1, routed)           0.711    18.546    core_0/mem_h2_0/ram_reg_6400_6527_1_1_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I1_O)        0.215    18.761 r  core_0/mem_h2_0/a_dout[1]_i_14/O
                         net (fo=1, routed)           0.000    18.761    core_0/mem_h2_0/a_dout[1]_i_14_n_0
    SLICE_X23Y102        MUXF7 (Prop_muxf7_I0_O)      0.181    18.942 r  core_0/mem_h2_0/a_dout_reg[1]_i_6/O
                         net (fo=1, routed)           0.000    18.942    core_0/mem_h2_0/a_dout_reg[1]_i_6_n_0
    SLICE_X23Y102        MUXF8 (Prop_muxf8_I0_O)      0.076    19.018 r  core_0/mem_h2_0/a_dout_reg[1]_i_2/O
                         net (fo=1, routed)           0.969    19.986    core_0/mem_h2_0/a_dout_reg[1]_i_2_n_0
    SLICE_X19Y110        LUT6 (Prop_lut6_I0_O)        0.239    20.225 r  core_0/mem_h2_0/a_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    20.225    core_0/mem_h2_0/p_0_out[1]
    SLICE_X19Y110        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.256    39.126    core_0/mem_h2_0/clk_out
    SLICE_X19Y110        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/C
                         clock pessimism              0.341    39.466    
                         clock uncertainty           -0.098    39.369    
    SLICE_X19Y110        FDRE (Setup_fdre_C_D)        0.030    39.399    core_0/mem_h2_0/a_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         39.399    
                         arrival time                         -20.225    
  -------------------------------------------------------------------
                         slack                                 19.173    

Slack (MET) :             19.250ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.592ns  (logic 1.578ns (7.663%)  route 19.014ns (92.337%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.878ns = ( 39.122 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)       10.340    17.208    core_0/mem_h2_0/ram_reg_3200_3327_7_7/DPRA1
    SLICE_X52Y115        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    17.305 r  core_0/mem_h2_0/ram_reg_3200_3327_7_7/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.305    core_0/mem_h2_0/ram_reg_3200_3327_7_7/DPO1
    SLICE_X52Y115        MUXF7 (Prop_muxf7_I1_O)      0.160    17.465 r  core_0/mem_h2_0/ram_reg_3200_3327_7_7/F7.DP/O
                         net (fo=1, routed)           0.666    18.131    core_0/mem_h2_0/ram_reg_3200_3327_7_7_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I3_O)        0.215    18.346 r  core_0/mem_h2_0/a_dout[7]_i_24/O
                         net (fo=1, routed)           0.000    18.346    core_0/mem_h2_0/a_dout[7]_i_24_n_0
    SLICE_X49Y117        MUXF7 (Prop_muxf7_I0_O)      0.163    18.509 r  core_0/mem_h2_0/a_dout_reg[7]_i_11/O
                         net (fo=1, routed)           0.000    18.509    core_0/mem_h2_0/a_dout_reg[7]_i_11_n_0
    SLICE_X49Y117        MUXF8 (Prop_muxf8_I1_O)      0.072    18.581 r  core_0/mem_h2_0/a_dout_reg[7]_i_4/O
                         net (fo=1, routed)           1.325    19.906    core_0/mem_h2_0/a_dout_reg[7]_i_4_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I3_O)        0.239    20.145 r  core_0/mem_h2_0/a_dout[7]_i_1/O
                         net (fo=1, routed)           0.000    20.145    core_0/mem_h2_0/p_0_out[7]
    SLICE_X15Y117        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.252    39.122    core_0/mem_h2_0/clk_out
    SLICE_X15Y117        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[7]/C
                         clock pessimism              0.341    39.462    
                         clock uncertainty           -0.098    39.365    
    SLICE_X15Y117        FDRE (Setup_fdre_C_D)        0.030    39.395    core_0/mem_h2_0/a_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         39.395    
                         arrival time                         -20.145    
  -------------------------------------------------------------------
                         slack                                 19.250    

Slack (MET) :             19.500ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.311ns  (logic 1.607ns (7.912%)  route 18.704ns (92.088%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 39.111 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.835    16.703    core_0/mem_h2_0/ram_reg_2944_3071_13_13/DPRA1
    SLICE_X40Y143        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.800 r  core_0/mem_h2_0/ram_reg_2944_3071_13_13/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.800    core_0/mem_h2_0/ram_reg_2944_3071_13_13/DPO1
    SLICE_X40Y143        MUXF7 (Prop_muxf7_I1_O)      0.160    16.960 r  core_0/mem_h2_0/ram_reg_2944_3071_13_13/F7.DP/O
                         net (fo=1, routed)           0.784    17.743    core_0/mem_h2_0/ram_reg_2944_3071_13_13_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I0_O)        0.215    17.958 r  core_0/mem_h2_0/a_dout[13]_i_23/O
                         net (fo=1, routed)           0.000    17.958    core_0/mem_h2_0/a_dout[13]_i_23_n_0
    SLICE_X39Y140        MUXF7 (Prop_muxf7_I1_O)      0.188    18.146 r  core_0/mem_h2_0/a_dout_reg[13]_i_10/O
                         net (fo=1, routed)           0.000    18.146    core_0/mem_h2_0/a_dout_reg[13]_i_10_n_0
    SLICE_X39Y140        MUXF8 (Prop_muxf8_I0_O)      0.076    18.222 r  core_0/mem_h2_0/a_dout_reg[13]_i_4/O
                         net (fo=1, routed)           1.402    19.624    core_0/mem_h2_0/a_dout_reg[13]_i_4_n_0
    SLICE_X12Y158        LUT6 (Prop_lut6_I3_O)        0.239    19.863 r  core_0/mem_h2_0/a_dout[13]_i_1/O
                         net (fo=1, routed)           0.000    19.863    core_0/mem_h2_0/p_0_out[13]
    SLICE_X12Y158        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.241    39.111    core_0/mem_h2_0/clk_out
    SLICE_X12Y158        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/C
                         clock pessimism              0.281    39.392    
                         clock uncertainty           -0.098    39.295    
    SLICE_X12Y158        FDRE (Setup_fdre_C_D)        0.069    39.364    core_0/mem_h2_0/a_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         39.364    
                         arrival time                         -19.863    
  -------------------------------------------------------------------
                         slack                                 19.500    

Slack (MET) :             19.831ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.016ns  (logic 1.607ns (8.029%)  route 18.409ns (91.971%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 39.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.801    16.669    core_0/mem_h2_0/ram_reg_896_1023_4_4/DPRA1
    SLICE_X44Y116        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.766 r  core_0/mem_h2_0/ram_reg_896_1023_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.766    core_0/mem_h2_0/ram_reg_896_1023_4_4/DPO1
    SLICE_X44Y116        MUXF7 (Prop_muxf7_I1_O)      0.160    16.926 r  core_0/mem_h2_0/ram_reg_896_1023_4_4/F7.DP/O
                         net (fo=1, routed)           0.895    17.820    core_0/mem_h2_0/ram_reg_896_1023_4_4_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I0_O)        0.215    18.035 r  core_0/mem_h2_0/a_dout[4]_i_27/O
                         net (fo=1, routed)           0.000    18.035    core_0/mem_h2_0/a_dout[4]_i_27_n_0
    SLICE_X41Y118        MUXF7 (Prop_muxf7_I1_O)      0.188    18.223 r  core_0/mem_h2_0/a_dout_reg[4]_i_12/O
                         net (fo=1, routed)           0.000    18.223    core_0/mem_h2_0/a_dout_reg[4]_i_12_n_0
    SLICE_X41Y118        MUXF8 (Prop_muxf8_I0_O)      0.076    18.299 r  core_0/mem_h2_0/a_dout_reg[4]_i_5/O
                         net (fo=1, routed)           1.030    19.329    core_0/mem_h2_0/a_dout_reg[4]_i_5_n_0
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.239    19.568 r  core_0/mem_h2_0/a_dout[4]_i_1/O
                         net (fo=1, routed)           0.000    19.568    core_0/mem_h2_0/p_0_out[4]
    SLICE_X15Y112        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.256    39.126    core_0/mem_h2_0/clk_out
    SLICE_X15Y112        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[4]/C
                         clock pessimism              0.341    39.466    
                         clock uncertainty           -0.098    39.369    
    SLICE_X15Y112        FDRE (Setup_fdre_C_D)        0.030    39.399    core_0/mem_h2_0/a_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         39.399    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 19.831    

Slack (MET) :             20.084ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.764ns  (logic 1.578ns (7.984%)  route 18.186ns (92.016%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.873ns = ( 39.127 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.334    16.201    core_0/mem_h2_0/ram_reg_3328_3455_10_10/DPRA1
    SLICE_X52Y138        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.298 r  core_0/mem_h2_0/ram_reg_3328_3455_10_10/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.298    core_0/mem_h2_0/ram_reg_3328_3455_10_10/DPO1
    SLICE_X52Y138        MUXF7 (Prop_muxf7_I1_O)      0.160    16.458 r  core_0/mem_h2_0/ram_reg_3328_3455_10_10/F7.DP/O
                         net (fo=1, routed)           0.743    17.201    core_0/mem_h2_0/ram_reg_3328_3455_10_10_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.215    17.416 r  core_0/mem_h2_0/a_dout[10]_i_24/O
                         net (fo=1, routed)           0.000    17.416    core_0/mem_h2_0/a_dout[10]_i_24_n_0
    SLICE_X49Y141        MUXF7 (Prop_muxf7_I0_O)      0.163    17.579 r  core_0/mem_h2_0/a_dout_reg[10]_i_11/O
                         net (fo=1, routed)           0.000    17.579    core_0/mem_h2_0/a_dout_reg[10]_i_11_n_0
    SLICE_X49Y141        MUXF8 (Prop_muxf8_I1_O)      0.072    17.651 r  core_0/mem_h2_0/a_dout_reg[10]_i_4/O
                         net (fo=1, routed)           1.426    19.077    core_0/mem_h2_0/a_dout_reg[10]_i_4_n_0
    SLICE_X21Y144        LUT6 (Prop_lut6_I3_O)        0.239    19.316 r  core_0/mem_h2_0/a_dout[10]_i_1/O
                         net (fo=1, routed)           0.000    19.316    core_0/mem_h2_0/p_0_out[10]
    SLICE_X21Y144        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.257    39.127    core_0/mem_h2_0/clk_out
    SLICE_X21Y144        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/C
                         clock pessimism              0.341    39.467    
                         clock uncertainty           -0.098    39.370    
    SLICE_X21Y144        FDRE (Setup_fdre_C_D)        0.030    39.400    core_0/mem_h2_0/a_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         39.400    
                         arrival time                         -19.316    
  -------------------------------------------------------------------
                         slack                                 20.084    

Slack (MET) :             20.346ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.501ns  (logic 1.582ns (8.112%)  route 17.919ns (91.888%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.873ns = ( 39.127 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.554    16.421    core_0/mem_h2_0/ram_reg_7680_7807_11_11/DPRA1
    SLICE_X16Y130        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.518 r  core_0/mem_h2_0/ram_reg_7680_7807_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.518    core_0/mem_h2_0/ram_reg_7680_7807_11_11/DPO1
    SLICE_X16Y130        MUXF7 (Prop_muxf7_I1_O)      0.160    16.678 r  core_0/mem_h2_0/ram_reg_7680_7807_11_11/F7.DP/O
                         net (fo=1, routed)           0.515    17.193    core_0/mem_h2_0/ram_reg_7680_7807_11_11_n_0
    SLICE_X15Y132        LUT6 (Prop_lut6_I5_O)        0.215    17.408 r  core_0/mem_h2_0/a_dout[11]_i_17/O
                         net (fo=1, routed)           0.000    17.408    core_0/mem_h2_0/a_dout[11]_i_17_n_0
    SLICE_X15Y132        MUXF7 (Prop_muxf7_I1_O)      0.167    17.575 r  core_0/mem_h2_0/a_dout_reg[11]_i_7/O
                         net (fo=1, routed)           0.000    17.575    core_0/mem_h2_0/a_dout_reg[11]_i_7_n_0
    SLICE_X15Y132        MUXF8 (Prop_muxf8_I1_O)      0.072    17.647 r  core_0/mem_h2_0/a_dout_reg[11]_i_2/O
                         net (fo=1, routed)           1.167    18.815    core_0/mem_h2_0/a_dout_reg[11]_i_2_n_0
    SLICE_X21Y149        LUT6 (Prop_lut6_I0_O)        0.239    19.054 r  core_0/mem_h2_0/a_dout[11]_i_1/O
                         net (fo=1, routed)           0.000    19.054    core_0/mem_h2_0/p_0_out[11]
    SLICE_X21Y149        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.257    39.127    core_0/mem_h2_0/clk_out
    SLICE_X21Y149        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/C
                         clock pessimism              0.341    39.467    
                         clock uncertainty           -0.098    39.370    
    SLICE_X21Y149        FDRE (Setup_fdre_C_D)        0.030    39.400    core_0/mem_h2_0/a_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         39.400    
                         arrival time                         -19.054    
  -------------------------------------------------------------------
                         slack                                 20.346    

Slack (MET) :             20.533ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.303ns  (logic 1.574ns (8.154%)  route 17.729ns (91.846%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          0.580     6.131    core_0/h2_0/pc_n1
    SLICE_X17Y159        LUT5 (Prop_lut5_I0_O)        0.097     6.228 r  core_0/h2_0/pc_c[4]_i_1/O
                         net (fo=2049, routed)        9.982    16.210    core_0/mem_h2_0/ram_reg_3328_3455_3_3/DPRA4
    SLICE_X42Y121        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.097    16.307 r  core_0/mem_h2_0/ram_reg_3328_3455_3_3/DP.LOW/O
                         net (fo=1, routed)           0.000    16.307    core_0/mem_h2_0/ram_reg_3328_3455_3_3/DPO0
    SLICE_X42Y121        MUXF7 (Prop_muxf7_I0_O)      0.156    16.463 r  core_0/mem_h2_0/ram_reg_3328_3455_3_3/F7.DP/O
                         net (fo=1, routed)           0.778    17.241    core_0/mem_h2_0/ram_reg_3328_3455_3_3_n_0
    SLICE_X41Y123        LUT6 (Prop_lut6_I1_O)        0.215    17.456 r  core_0/mem_h2_0/a_dout[3]_i_24/O
                         net (fo=1, routed)           0.000    17.456    core_0/mem_h2_0/a_dout[3]_i_24_n_0
    SLICE_X41Y123        MUXF7 (Prop_muxf7_I0_O)      0.163    17.619 r  core_0/mem_h2_0/a_dout_reg[3]_i_11/O
                         net (fo=1, routed)           0.000    17.619    core_0/mem_h2_0/a_dout_reg[3]_i_11_n_0
    SLICE_X41Y123        MUXF8 (Prop_muxf8_I1_O)      0.072    17.691 r  core_0/mem_h2_0/a_dout_reg[3]_i_4/O
                         net (fo=1, routed)           0.925    18.616    core_0/mem_h2_0/a_dout_reg[3]_i_4_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I3_O)        0.239    18.855 r  core_0/mem_h2_0/a_dout[3]_i_1/O
                         net (fo=1, routed)           0.000    18.855    core_0/mem_h2_0/p_0_out[3]
    SLICE_X13Y123        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.245    39.115    core_0/mem_h2_0/clk_out
    SLICE_X13Y123        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[3]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X13Y123        FDRE (Setup_fdre_C_D)        0.030    39.388    core_0/mem_h2_0/a_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         39.388    
                         arrival time                         -18.855    
  -------------------------------------------------------------------
                         slack                                 20.533    

Slack (MET) :             20.594ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 1.600ns (8.314%)  route 17.644ns (91.686%))
  Logic Levels:           9  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 39.118 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.401    -0.448    core_0/h2_0/clk_out
    SLICE_X4Y126         FDCE                                         r  core_0/h2_0/tos_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.341    -0.107 f  core_0/h2_0/tos_c_reg[2]/Q
                         net (fo=125, routed)         5.158     5.052    core_0/h2_0/tos_c_reg[10]_0[1]
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.149 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=3, routed)           0.305     5.453    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X21Y160        LUT6 (Prop_lut6_I0_O)        0.097     5.550 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=45, routed)          1.220     6.771    core_0/h2_0/pc_n1
    SLICE_X7Y158         LUT5 (Prop_lut5_I1_O)        0.097     6.868 r  core_0/h2_0/pc_c[1]_i_1/O
                         net (fo=2049, routed)        9.443    16.311    core_0/mem_h2_0/ram_reg_2176_2303_0_0/DPRA1
    SLICE_X18Y112        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    16.408 r  core_0/mem_h2_0/ram_reg_2176_2303_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.408    core_0/mem_h2_0/ram_reg_2176_2303_0_0/DPO1
    SLICE_X18Y112        MUXF7 (Prop_muxf7_I1_O)      0.160    16.568 r  core_0/mem_h2_0/ram_reg_2176_2303_0_0/F7.DP/O
                         net (fo=1, routed)           0.756    17.324    core_0/mem_h2_0/ram_reg_2176_2303_0_0_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I3_O)        0.215    17.539 r  core_0/mem_h2_0/a_dout[0]_i_22/O
                         net (fo=1, routed)           0.000    17.539    core_0/mem_h2_0/a_dout[0]_i_22_n_0
    SLICE_X21Y117        MUXF7 (Prop_muxf7_I0_O)      0.181    17.720 r  core_0/mem_h2_0/a_dout_reg[0]_i_10/O
                         net (fo=1, routed)           0.000    17.720    core_0/mem_h2_0/a_dout_reg[0]_i_10_n_0
    SLICE_X21Y117        MUXF8 (Prop_muxf8_I0_O)      0.076    17.796 r  core_0/mem_h2_0/a_dout_reg[0]_i_4/O
                         net (fo=1, routed)           0.762    18.558    core_0/mem_h2_0/a_dout_reg[0]_i_4_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.239    18.797 r  core_0/mem_h2_0/a_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    18.797    core_0/mem_h2_0/p_0_out[0]
    SLICE_X17Y120        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.248    39.118    core_0/mem_h2_0/clk_out
    SLICE_X17Y120        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[0]/C
                         clock pessimism              0.341    39.458    
                         clock uncertainty           -0.098    39.361    
    SLICE_X17Y120        FDRE (Setup_fdre_C_D)        0.030    39.391    core_0/mem_h2_0/a_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                         -18.797    
  -------------------------------------------------------------------
                         slack                                 20.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 core_0/edges/changes[7].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[7].d_instance/sin_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.285%)  route 0.129ns (47.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.645    -0.655    core_0/edges/changes[7].d_instance/clk_out
    SLICE_X7Y168         FDCE                                         r  core_0/edges/changes[7].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  core_0/edges/changes[7].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.129    -0.385    core_0/edges/changes[7].d_instance/sin_0
    SLICE_X7Y166         FDCE                                         r  core_0/edges/changes[7].d_instance/sin_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.919    -0.895    core_0/edges/changes[7].d_instance/clk_out
    SLICE_X7Y166         FDCE                                         r  core_0/edges/changes[7].d_instance/sin_1_reg/C
                         clock pessimism              0.256    -0.639    
                         clock uncertainty            0.098    -0.541    
    SLICE_X7Y166         FDCE (Hold_fdce_C_D)         0.075    -0.466    core_0/edges/changes[7].d_instance/sin_1_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.620%)  route 0.264ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.264    -0.257    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.920    -0.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y131         RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism              0.256    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X2Y131         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.339    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.342%)  route 0.268ns (67.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.650    -0.650    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_out
    SLICE_X3Y133         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.268    -0.254    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X2Y132         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.921    -0.893    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X2Y132         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.256    -0.637    
                         clock uncertainty            0.098    -0.539    
    SLICE_X2Y132         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.338    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_gen_clk_wiz_0_0
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.355ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 0.535ns (7.554%)  route 6.547ns (92.446%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 39.100 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.294     6.635    core_0/h2_0/rst
    SLICE_X23Y169        FDCE                                         f  core_0/h2_0/tos_c_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.230    39.100    core_0/h2_0/clk_out
    SLICE_X23Y169        FDCE                                         r  core_0/h2_0/tos_c_reg[9]/C
                         clock pessimism              0.281    39.381    
                         clock uncertainty           -0.098    39.284    
    SLICE_X23Y169        FDCE (Recov_fdce_C_CLR)     -0.293    38.991    core_0/h2_0/tos_c_reg[9]
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 32.355    

Slack (MET) :             32.539ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 0.535ns (7.749%)  route 6.369ns (92.251%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 39.106 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.117     6.457    core_0/h2_0/rst
    SLICE_X11Y165        FDCE                                         f  core_0/h2_0/rstkp_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.236    39.106    core_0/h2_0/clk_out
    SLICE_X11Y165        FDCE                                         r  core_0/h2_0/rstkp_c_reg[4]/C
                         clock pessimism              0.281    39.387    
                         clock uncertainty           -0.098    39.290    
    SLICE_X11Y165        FDCE (Recov_fdce_C_CLR)     -0.293    38.997    core_0/h2_0/rstkp_c_reg[4]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 32.539    

Slack (MET) :             32.539ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 0.535ns (7.749%)  route 6.369ns (92.251%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 39.106 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.117     6.457    core_0/h2_0/rst
    SLICE_X11Y165        FDCE                                         f  core_0/h2_0/rstkp_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.236    39.106    core_0/h2_0/clk_out
    SLICE_X11Y165        FDCE                                         r  core_0/h2_0/rstkp_c_reg[5]/C
                         clock pessimism              0.281    39.387    
                         clock uncertainty           -0.098    39.290    
    SLICE_X11Y165        FDCE (Recov_fdce_C_CLR)     -0.293    38.997    core_0/h2_0/rstkp_c_reg[5]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 32.539    

Slack (MET) :             32.563ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.535ns (7.782%)  route 6.340ns (92.218%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 39.101 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.087     6.428    core_0/h2_0/rst
    SLICE_X23Y168        FDCE                                         f  core_0/h2_0/tos_c_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.231    39.101    core_0/h2_0/clk_out
    SLICE_X23Y168        FDCE                                         r  core_0/h2_0/tos_c_reg[12]/C
                         clock pessimism              0.281    39.382    
                         clock uncertainty           -0.098    39.285    
    SLICE_X23Y168        FDCE (Recov_fdce_C_CLR)     -0.293    38.992    core_0/h2_0/tos_c_reg[12]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                 32.563    

Slack (MET) :             32.638ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg[1]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg[1]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.638    

Slack (MET) :             32.638ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg[2]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg[2]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.638    

Slack (MET) :             32.638ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg[3]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg[3]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.638    

Slack (MET) :             32.638ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg_rep[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg_rep[0]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.638    

Slack (MET) :             32.639ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 0.535ns (7.865%)  route 6.267ns (92.135%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 39.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.014     6.355    core_0/h2_0/rst
    SLICE_X21Y166        FDCE                                         f  core_0/h2_0/tos_c_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.234    39.104    core_0/h2_0/clk_out
    SLICE_X21Y166        FDCE                                         r  core_0/h2_0/tos_c_reg[8]/C
                         clock pessimism              0.281    39.385    
                         clock uncertainty           -0.098    39.288    
    SLICE_X21Y166        FDCE (Recov_fdce_C_CLR)     -0.293    38.995    core_0/h2_0/tos_c_reg[8]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 32.639    

Slack (MET) :             32.740ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 0.535ns (7.980%)  route 6.170ns (92.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         4.917     6.258    core_0/h2_0/rst
    SLICE_X9Y164         FDCE                                         f  core_0/h2_0/rstkp_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X9Y164         FDCE                                         r  core_0/h2_0/rstkp_c_reg[0]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X9Y164         FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg[0]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 32.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.509    -0.304    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.450    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]/C
                         clock pessimism              0.509    -0.304    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.450    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]/C
                         clock pessimism              0.509    -0.304    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.450    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]/C
                         clock pessimism              0.509    -0.304    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.450    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]/C
                         clock pessimism              0.509    -0.338    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.484    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.509    -0.338    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.484    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]/C
                         clock pessimism              0.509    -0.338    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.484    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]/C
                         clock pessimism              0.509    -0.338    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.484    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]/C
                         clock pessimism              0.509    -0.338    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.484    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.128ns (25.152%)  route 0.381ns (74.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.381    -0.137    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X5Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.999    -0.815    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X5Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/C
                         clock pessimism              0.509    -0.306    
    SLICE_X5Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.452    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_gen_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.355ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 0.535ns (7.554%)  route 6.547ns (92.446%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 39.100 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.294     6.635    core_0/h2_0/rst
    SLICE_X23Y169        FDCE                                         f  core_0/h2_0/tos_c_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.230    39.100    core_0/h2_0/clk_out
    SLICE_X23Y169        FDCE                                         r  core_0/h2_0/tos_c_reg[9]/C
                         clock pessimism              0.281    39.381    
                         clock uncertainty           -0.098    39.284    
    SLICE_X23Y169        FDCE (Recov_fdce_C_CLR)     -0.293    38.991    core_0/h2_0/tos_c_reg[9]
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 32.355    

Slack (MET) :             32.539ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 0.535ns (7.749%)  route 6.369ns (92.251%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 39.106 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.117     6.457    core_0/h2_0/rst
    SLICE_X11Y165        FDCE                                         f  core_0/h2_0/rstkp_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.236    39.106    core_0/h2_0/clk_out
    SLICE_X11Y165        FDCE                                         r  core_0/h2_0/rstkp_c_reg[4]/C
                         clock pessimism              0.281    39.387    
                         clock uncertainty           -0.098    39.290    
    SLICE_X11Y165        FDCE (Recov_fdce_C_CLR)     -0.293    38.997    core_0/h2_0/rstkp_c_reg[4]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 32.539    

Slack (MET) :             32.539ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 0.535ns (7.749%)  route 6.369ns (92.251%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 39.106 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.117     6.457    core_0/h2_0/rst
    SLICE_X11Y165        FDCE                                         f  core_0/h2_0/rstkp_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.236    39.106    core_0/h2_0/clk_out
    SLICE_X11Y165        FDCE                                         r  core_0/h2_0/rstkp_c_reg[5]/C
                         clock pessimism              0.281    39.387    
                         clock uncertainty           -0.098    39.290    
    SLICE_X11Y165        FDCE (Recov_fdce_C_CLR)     -0.293    38.997    core_0/h2_0/rstkp_c_reg[5]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 32.539    

Slack (MET) :             32.563ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.535ns (7.782%)  route 6.340ns (92.218%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 39.101 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.087     6.428    core_0/h2_0/rst
    SLICE_X23Y168        FDCE                                         f  core_0/h2_0/tos_c_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.231    39.101    core_0/h2_0/clk_out
    SLICE_X23Y168        FDCE                                         r  core_0/h2_0/tos_c_reg[12]/C
                         clock pessimism              0.281    39.382    
                         clock uncertainty           -0.098    39.285    
    SLICE_X23Y168        FDCE (Recov_fdce_C_CLR)     -0.293    38.992    core_0/h2_0/tos_c_reg[12]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                 32.563    

Slack (MET) :             32.638ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg[1]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg[1]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.638    

Slack (MET) :             32.638ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg[2]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg[2]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.638    

Slack (MET) :             32.638ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg[3]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg[3]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.638    

Slack (MET) :             32.638ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg_rep[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg_rep[0]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.638    

Slack (MET) :             32.639ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 0.535ns (7.865%)  route 6.267ns (92.135%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 39.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.014     6.355    core_0/h2_0/rst
    SLICE_X21Y166        FDCE                                         f  core_0/h2_0/tos_c_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.234    39.104    core_0/h2_0/clk_out
    SLICE_X21Y166        FDCE                                         r  core_0/h2_0/tos_c_reg[8]/C
                         clock pessimism              0.281    39.385    
                         clock uncertainty           -0.098    39.288    
    SLICE_X21Y166        FDCE (Recov_fdce_C_CLR)     -0.293    38.995    core_0/h2_0/tos_c_reg[8]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 32.639    

Slack (MET) :             32.740ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 0.535ns (7.980%)  route 6.170ns (92.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         4.917     6.258    core_0/h2_0/rst
    SLICE_X9Y164         FDCE                                         f  core_0/h2_0/rstkp_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X9Y164         FDCE                                         r  core_0/h2_0/rstkp_c_reg[0]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X9Y164         FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg[0]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 32.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.509    -0.304    
                         clock uncertainty            0.098    -0.206    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.352    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]/C
                         clock pessimism              0.509    -0.304    
                         clock uncertainty            0.098    -0.206    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.352    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]/C
                         clock pessimism              0.509    -0.304    
                         clock uncertainty            0.098    -0.206    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.352    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]/C
                         clock pessimism              0.509    -0.304    
                         clock uncertainty            0.098    -0.206    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.352    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]/C
                         clock pessimism              0.509    -0.338    
                         clock uncertainty            0.098    -0.240    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.386    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.509    -0.338    
                         clock uncertainty            0.098    -0.240    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.386    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]/C
                         clock pessimism              0.509    -0.338    
                         clock uncertainty            0.098    -0.240    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.386    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]/C
                         clock pessimism              0.509    -0.338    
                         clock uncertainty            0.098    -0.240    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.386    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]/C
                         clock pessimism              0.509    -0.338    
                         clock uncertainty            0.098    -0.240    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.386    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.128ns (25.152%)  route 0.381ns (74.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.381    -0.137    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X5Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.999    -0.815    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X5Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/C
                         clock pessimism              0.509    -0.306    
                         clock uncertainty            0.098    -0.208    
    SLICE_X5Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.354    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_gen_clk_wiz_0_0
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.355ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 0.535ns (7.554%)  route 6.547ns (92.446%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 39.100 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.294     6.635    core_0/h2_0/rst
    SLICE_X23Y169        FDCE                                         f  core_0/h2_0/tos_c_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.230    39.100    core_0/h2_0/clk_out
    SLICE_X23Y169        FDCE                                         r  core_0/h2_0/tos_c_reg[9]/C
                         clock pessimism              0.281    39.381    
                         clock uncertainty           -0.098    39.284    
    SLICE_X23Y169        FDCE (Recov_fdce_C_CLR)     -0.293    38.991    core_0/h2_0/tos_c_reg[9]
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 32.355    

Slack (MET) :             32.539ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 0.535ns (7.749%)  route 6.369ns (92.251%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 39.106 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.117     6.457    core_0/h2_0/rst
    SLICE_X11Y165        FDCE                                         f  core_0/h2_0/rstkp_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.236    39.106    core_0/h2_0/clk_out
    SLICE_X11Y165        FDCE                                         r  core_0/h2_0/rstkp_c_reg[4]/C
                         clock pessimism              0.281    39.387    
                         clock uncertainty           -0.098    39.290    
    SLICE_X11Y165        FDCE (Recov_fdce_C_CLR)     -0.293    38.997    core_0/h2_0/rstkp_c_reg[4]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 32.539    

Slack (MET) :             32.539ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 0.535ns (7.749%)  route 6.369ns (92.251%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 39.106 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.117     6.457    core_0/h2_0/rst
    SLICE_X11Y165        FDCE                                         f  core_0/h2_0/rstkp_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.236    39.106    core_0/h2_0/clk_out
    SLICE_X11Y165        FDCE                                         r  core_0/h2_0/rstkp_c_reg[5]/C
                         clock pessimism              0.281    39.387    
                         clock uncertainty           -0.098    39.290    
    SLICE_X11Y165        FDCE (Recov_fdce_C_CLR)     -0.293    38.997    core_0/h2_0/rstkp_c_reg[5]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 32.539    

Slack (MET) :             32.563ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.535ns (7.782%)  route 6.340ns (92.218%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 39.101 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.087     6.428    core_0/h2_0/rst
    SLICE_X23Y168        FDCE                                         f  core_0/h2_0/tos_c_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.231    39.101    core_0/h2_0/clk_out
    SLICE_X23Y168        FDCE                                         r  core_0/h2_0/tos_c_reg[12]/C
                         clock pessimism              0.281    39.382    
                         clock uncertainty           -0.098    39.285    
    SLICE_X23Y168        FDCE (Recov_fdce_C_CLR)     -0.293    38.992    core_0/h2_0/tos_c_reg[12]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                 32.563    

Slack (MET) :             32.638ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg[1]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg[1]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.638    

Slack (MET) :             32.638ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg[2]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg[2]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.638    

Slack (MET) :             32.638ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg[3]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg[3]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.638    

Slack (MET) :             32.638ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg_rep[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg_rep[0]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.638    

Slack (MET) :             32.639ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 0.535ns (7.865%)  route 6.267ns (92.135%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 39.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.014     6.355    core_0/h2_0/rst
    SLICE_X21Y166        FDCE                                         f  core_0/h2_0/tos_c_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.234    39.104    core_0/h2_0/clk_out
    SLICE_X21Y166        FDCE                                         r  core_0/h2_0/tos_c_reg[8]/C
                         clock pessimism              0.281    39.385    
                         clock uncertainty           -0.098    39.288    
    SLICE_X21Y166        FDCE (Recov_fdce_C_CLR)     -0.293    38.995    core_0/h2_0/tos_c_reg[8]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 32.639    

Slack (MET) :             32.740ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 0.535ns (7.980%)  route 6.170ns (92.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         4.917     6.258    core_0/h2_0/rst
    SLICE_X9Y164         FDCE                                         f  core_0/h2_0/rstkp_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X9Y164         FDCE                                         r  core_0/h2_0/rstkp_c_reg[0]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.098    39.291    
    SLICE_X9Y164         FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/rstkp_c_reg[0]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 32.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.509    -0.304    
                         clock uncertainty            0.098    -0.206    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.352    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]/C
                         clock pessimism              0.509    -0.304    
                         clock uncertainty            0.098    -0.206    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.352    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]/C
                         clock pessimism              0.509    -0.304    
                         clock uncertainty            0.098    -0.206    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.352    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]/C
                         clock pessimism              0.509    -0.304    
                         clock uncertainty            0.098    -0.206    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.352    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]/C
                         clock pessimism              0.509    -0.338    
                         clock uncertainty            0.098    -0.240    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.386    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.509    -0.338    
                         clock uncertainty            0.098    -0.240    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.386    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]/C
                         clock pessimism              0.509    -0.338    
                         clock uncertainty            0.098    -0.240    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.386    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]/C
                         clock pessimism              0.509    -0.338    
                         clock uncertainty            0.098    -0.240    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.386    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]/C
                         clock pessimism              0.509    -0.338    
                         clock uncertainty            0.098    -0.240    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.386    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.128ns (25.152%)  route 0.381ns (74.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.381    -0.137    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X5Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.999    -0.815    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X5Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/C
                         clock pessimism              0.509    -0.306    
                         clock uncertainty            0.098    -0.208    
    SLICE_X5Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.354    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_gen_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.358ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 0.535ns (7.554%)  route 6.547ns (92.446%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 39.100 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.294     6.635    core_0/h2_0/rst
    SLICE_X23Y169        FDCE                                         f  core_0/h2_0/tos_c_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.230    39.100    core_0/h2_0/clk_out
    SLICE_X23Y169        FDCE                                         r  core_0/h2_0/tos_c_reg[9]/C
                         clock pessimism              0.281    39.381    
                         clock uncertainty           -0.094    39.287    
    SLICE_X23Y169        FDCE (Recov_fdce_C_CLR)     -0.293    38.994    core_0/h2_0/tos_c_reg[9]
  -------------------------------------------------------------------
                         required time                         38.994    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 32.358    

Slack (MET) :             32.542ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 0.535ns (7.749%)  route 6.369ns (92.251%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 39.106 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.117     6.457    core_0/h2_0/rst
    SLICE_X11Y165        FDCE                                         f  core_0/h2_0/rstkp_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.236    39.106    core_0/h2_0/clk_out
    SLICE_X11Y165        FDCE                                         r  core_0/h2_0/rstkp_c_reg[4]/C
                         clock pessimism              0.281    39.387    
                         clock uncertainty           -0.094    39.293    
    SLICE_X11Y165        FDCE (Recov_fdce_C_CLR)     -0.293    39.000    core_0/h2_0/rstkp_c_reg[4]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 32.542    

Slack (MET) :             32.542ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 0.535ns (7.749%)  route 6.369ns (92.251%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 39.106 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.117     6.457    core_0/h2_0/rst
    SLICE_X11Y165        FDCE                                         f  core_0/h2_0/rstkp_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.236    39.106    core_0/h2_0/clk_out
    SLICE_X11Y165        FDCE                                         r  core_0/h2_0/rstkp_c_reg[5]/C
                         clock pessimism              0.281    39.387    
                         clock uncertainty           -0.094    39.293    
    SLICE_X11Y165        FDCE (Recov_fdce_C_CLR)     -0.293    39.000    core_0/h2_0/rstkp_c_reg[5]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 32.542    

Slack (MET) :             32.567ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.535ns (7.782%)  route 6.340ns (92.218%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 39.101 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.087     6.428    core_0/h2_0/rst
    SLICE_X23Y168        FDCE                                         f  core_0/h2_0/tos_c_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.231    39.101    core_0/h2_0/clk_out
    SLICE_X23Y168        FDCE                                         r  core_0/h2_0/tos_c_reg[12]/C
                         clock pessimism              0.281    39.382    
                         clock uncertainty           -0.094    39.288    
    SLICE_X23Y168        FDCE (Recov_fdce_C_CLR)     -0.293    38.995    core_0/h2_0/tos_c_reg[12]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                 32.567    

Slack (MET) :             32.641ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg[1]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.094    39.294    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    39.001    core_0/h2_0/rstkp_c_reg[1]
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.641    

Slack (MET) :             32.641ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg[2]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.094    39.294    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    39.001    core_0/h2_0/rstkp_c_reg[2]
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.641    

Slack (MET) :             32.641ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg[3]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.094    39.294    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    39.001    core_0/h2_0/rstkp_c_reg[3]
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.641    

Slack (MET) :             32.641ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg_rep[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.535ns (7.860%)  route 6.272ns (92.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.019     6.360    core_0/h2_0/rst
    SLICE_X11Y164        FDCE                                         f  core_0/h2_0/rstkp_c_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X11Y164        FDCE                                         r  core_0/h2_0/rstkp_c_reg_rep[0]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.094    39.294    
    SLICE_X11Y164        FDCE (Recov_fdce_C_CLR)     -0.293    39.001    core_0/h2_0/rstkp_c_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 32.641    

Slack (MET) :             32.643ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 0.535ns (7.865%)  route 6.267ns (92.135%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 39.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         5.014     6.355    core_0/h2_0/rst
    SLICE_X21Y166        FDCE                                         f  core_0/h2_0/tos_c_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.234    39.104    core_0/h2_0/clk_out
    SLICE_X21Y166        FDCE                                         r  core_0/h2_0/tos_c_reg[8]/C
                         clock pessimism              0.281    39.385    
                         clock uncertainty           -0.094    39.291    
    SLICE_X21Y166        FDCE (Recov_fdce_C_CLR)     -0.293    38.998    core_0/h2_0/tos_c_reg[8]
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 32.643    

Slack (MET) :             32.743ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/rstkp_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 0.535ns (7.980%)  route 6.170ns (92.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 39.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.403    -0.447    system_reset/clk
    SLICE_X1Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           0.600     0.495    system_reset/c_c_reg[9]
    SLICE_X0Y123         LUT4 (Prop_lut4_I2_O)        0.097     0.592 f  system_reset/tos_c[15]_i_8/O
                         net (fo=1, routed)           0.652     1.244    system_reset/tos_c[15]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.097     1.341 f  system_reset/tos_c[15]_i_4/O
                         net (fo=330, routed)         4.917     6.258    core_0/h2_0/rst
    SLICE_X9Y164         FDCE                                         f  core_0/h2_0/rstkp_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.237    39.107    core_0/h2_0/clk_out
    SLICE_X9Y164         FDCE                                         r  core_0/h2_0/rstkp_c_reg[0]/C
                         clock pessimism              0.281    39.388    
                         clock uncertainty           -0.094    39.294    
    SLICE_X9Y164         FDCE (Recov_fdce_C_CLR)     -0.293    39.001    core_0/h2_0/rstkp_c_reg[0]
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 32.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.509    -0.304    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.450    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]/C
                         clock pessimism              0.509    -0.304    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.450    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]/C
                         clock pessimism              0.509    -0.304    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.450    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.870%)  route 0.331ns (72.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.331    -0.187    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X3Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        1.001    -0.813    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X3Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]/C
                         clock pessimism              0.509    -0.304    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.450    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]/C
                         clock pessimism              0.509    -0.338    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.484    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.509    -0.338    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.484    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]/C
                         clock pessimism              0.509    -0.338    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.484    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]/C
                         clock pessimism              0.509    -0.338    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.484    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.268%)  route 0.379ns (74.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.623    -0.677    sw_debouncer/debouncer[1].d_instance/clk
    SLICE_X23Y107        FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.549 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.379    -0.170    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X23Y99         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.967    -0.847    sw_debouncer/debouncer[1].d_instance/timer/clk
    SLICE_X23Y99         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]/C
                         clock pessimism              0.509    -0.338    
    SLICE_X23Y99         FDCE (Remov_fdce_C_CLR)     -0.146    -0.484    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.128ns (25.152%)  route 0.381ns (74.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.654    -0.646    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X4Y104         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.518 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.381    -0.137    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X5Y99          FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4836, routed)        0.999    -0.815    sw_debouncer/debouncer[7].d_instance/timer/clk
    SLICE_X5Y99          FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/C
                         clock pessimism              0.509    -0.306    
    SLICE_X5Y99          FDCE (Remov_fdce_C_CLR)     -0.146    -0.452    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.315    





