<p align="center">
  <img src="https://github.com/AnderMendoza/AnderMendoza/raw/main/assets/line-neon.gif" width="100%">
</p>

<h1 align="center">Hi, I'm <a href="https://github.com/JuanCantu1">Juan Cantu</a> ğŸ‘‹</h1>

<p align="center"><b>M.S. Electrical Engineering | B.S. Computer Engineering | RTL & Digital Design</b></p>

<p align="center">
  ğŸ“« <a href="mailto:Juan.Cantu01@outlook.com">Juan.Cantu01@outlook.com</a> &nbsp;|&nbsp;
  <a href="https://www.linkedin.com/in/juancantu1">LinkedIn</a> &nbsp;|&nbsp;
  <a href="https://github.com/JuanCantu1">GitHub</a>
</p>

---
## ğŸ“Œ Who I Am

Iâ€™m a **Masterâ€™s student in Electrical Engineering (MSEE)** at UTRGV with a **B.S. in Computer Engineering**. My work and interests focus on **digital hardware design and RTL development**, especially **FPGA/ASIC design**, **computer architecture**, and **system-level integration**.

I enjoy building practical hardware projects that reinforce strong fundamentals, ranging from **CPU microarchitecture and pipelined datapaths** to **FSM-driven FPGA designs** and **real-time signal processing systems**. Iâ€™m especially interested in designing digital systems that are **clean, efficient, and scalable**, with an emphasis on writing structured **Verilog/SystemVerilog** and developing designs that are easy to debug and verify.

---

## ğŸš€ Featured Projects

### ğŸº [FPGA Based DSP for Trumpet Audio Enhancement](https://github.com/JuanCantu1/DSP-System-for-Trumpet-Audio-Enhancement) *(In Progress)*
Building a real-time FPGA DSP pipeline with autotune, reverb, and harmonic enhancement, using a Python-to-Verilog testbench (3.6M+ samples) and validating <15 ms latency on real trumpet recordings.

<p align="center">
  <img src="https://github.com/user-attachments/assets/40a31b9f-3c1b-4666-be83-6029270986c0" width="350">
</p>


---

### ğŸ–¥ï¸ [RISC-V CPU Design](https://github.com/JuanCantu1/CPU-Design) *(In Progress)*
Designing a 32-bit, 5-stage pipelined RISC-V CPU with hazard detection and forwarding, expanding from a custom ISA simulator to Verilog RTL targeting FPGA implementation.

<p align="center">
  <img src="https://github.com/user-attachments/assets/7e371d61-9f5f-4353-88b8-62eaee3a5b92" width="350">
</p>

---

### ğŸ® [Interactive Memory Game on FPGA](https://github.com/JuanCantu1/Interactive-Memory-Game)
Implemented a 12-state Moore FSM with debounced inputs, clock division, and LED feedback on the Nexys A7-100T FPGA, fully verified with modular Verilog test sequences.

<p align="center">
  <img src="https://github.com/JuanCantu1/Interactive-Memory-Game/blob/main/Design/Schematic.png?raw=true" width="350">
</p>

---

### ğŸ’¡ [Network Controlled LED System](https://github.com/JuanCantu1/Network-Controlled-LED-System)
Built a TCP/IP client-server interface to control LEDs via HPSâ€“FPGA integration on the DE1-SoC, achieving sub-second response time and 100% command reliability over 30+ tests.

<p align="center">
  <img src="https://t4.ftcdn.net/jpg/00/72/18/03/360_F_72180347_NTfdClV3UZL2xTRnMTGogY5z2vHyp722.jpg" width="350">
</p>

---

## ğŸ”§ Core Skills

### ğŸ“ Languages
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)
![Python](https://img.shields.io/badge/Python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white)

---

### ğŸ”Œ Digital Design and FPGA
![FPGA](https://img.shields.io/badge/FPGA-8C1CAB?style=for-the-badge&logo=xilinx&logoColor=white)
![Intel%20Quartus](https://img.shields.io/badge/Intel%20Quartus-007ACC?style=for-the-badge&logo=intel&logoColor=white)
![Xilinx%20Vivado](https://img.shields.io/badge/Xilinx%20Vivado-007ACC?style=for-the-badge&logo=xilinx&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-ED8B00?style=for-the-badge&logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-ED8B00?style=for-the-badge&logo=verilog&logoColor=white)

---

### ğŸ§° Tools
![Cadence](https://img.shields.io/badge/Cadence%20Virtuoso-FF5733?style=for-the-badge&logoColor=white)
![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)
![Linux](https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black)



---

## ğŸ“š Experience Highlights

**ğŸ§  Graduate Teaching Assistant @ UTRGV** *(2026)*  
Lead 3 weekly Digital Systems Lab I sections supporting 100+ undergraduate students in core digital logic, breadboard prototyping, and debugging fundamentals.

**ğŸ”¬ Graduate Research Assistant @ UTRGV** *(2025)*  
Supported semiconductor device research focused on **Ga2O3 wide bandgap devices**, including thin-film deposition and electrical/material characterization.

**ğŸ§‘â€ğŸ« Teaching Assistant @ UTRGV** *(2025)*  
Led 3 weekly lab sessions covering analog circuits, instrumentation, and measurement. Provided hands-on troubleshooting support to improve lab efficiency and student outcomes.

**ğŸ§ª Research Assistant @ UTRGV** *(2025)*  
Developed Federated Incremental Gaussian Process (F-IGP) algorithms with 1,000+ update cycles. Simulated 18,500+ samples across multi-agent networks, achieving a 72% reduction in NLL and a 48% reduction in MSE. Contributed as a co-author on a paper submitted to the Asilomar Conference on Signals, Systems, and Computers.

**ğŸ§¬ Undergraduate Researcher @ UTRGV** *(2024)*  
Led a 4-person team to build a real-time facial recognition system for classroom attentiveness using a custom CNN. Processed 4,000+ labeled samples, reaching 90%+ accuracy, and presented results to 200+ K-12 students.

**ğŸš— NSF REU Research Intern** *(2023)*  
Collaborated in a 10-week research program focused on autonomous vehicle safety. Supported ML-based decision-making research aimed at reducing conflict zones by 50%.

---

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=JuanCantu1&label=Profile%20Views&color=blue&style=flat" alt="Profile Views">
</p>

---

ğŸ“« Iâ€™m always open to discussing digital hardware design, RTL/FPGA projects, and engineering opportunities.

Feel free to reach out at **Juan.Cantu01@outlook.com**.
