
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032600                       # Number of seconds simulated
sim_ticks                                 32600003322                       # Number of ticks simulated
final_tick                               604102926441                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64554                       # Simulator instruction rate (inst/s)
host_op_rate                                    84032                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 922495                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894448                       # Number of bytes of host memory used
host_seconds                                 35338.95                       # Real time elapsed on the host
sim_insts                                  2281254107                       # Number of instructions simulated
sim_ops                                    2969619297                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1728128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       650368                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2382976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       664832                       # Number of bytes written to this memory
system.physmem.bytes_written::total            664832                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13501                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5081                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18617                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5194                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5194                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53010056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        74601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19949937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                73097416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62822                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        74601                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             137423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20393618                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20393618                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20393618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53010056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        74601                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19949937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               93491033                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78177467                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28430926                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24856279                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802831                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14202695                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13677784                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043657                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56554                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33532244                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158196236                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28430926                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15721441                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32566131                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8846837                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3803167                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16529761                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       716298                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76935310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.366886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44369179     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1613920      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2949375      3.83%     63.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2772937      3.60%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4558379      5.92%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4746172      6.17%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126241      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849028      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13950079     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76935310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363672                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.023553                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34585470                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3677088                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31518108                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126072                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7028562                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3097513                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176997881                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7028562                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36040890                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1259397                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       421138                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30175393                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2009921                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172328633                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690712                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       807217                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228825147                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784347251                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784347251                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79928975                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20297                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9936                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5384236                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26502940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5756838                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97610                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2114937                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163099512                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137661095                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       179601                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48929782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134335561                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76935310                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.789310                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839536                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26567170     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14319754     18.61%     53.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12635972     16.42%     69.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7666388      9.96%     79.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8000917     10.40%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4724277      6.14%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2082616      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556244      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381972      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76935310                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541460     66.44%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        173871     21.33%     87.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        99690     12.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107991466     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085141      0.79%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23690682     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4883885      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137661095                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.760879                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             815021                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005920                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353252122                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212049574                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133169998                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138476116                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339203                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7572869                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          808                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1403483                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7028562                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         681193                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        57621                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163119372                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190795                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26502940                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5756838                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9935                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30434                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959887                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061610                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021497                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135085505                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22769095                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2575590                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27536031                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416972                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4766936                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.727934                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133319105                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133169998                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81831887                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199704580                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.703432                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409765                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49508360                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807587                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69906748                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625188                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.319320                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32093497     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14845854     21.24%     67.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8302103     11.88%     79.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813563      4.02%     83.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2698287      3.86%     86.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1130947      1.62%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3014345      4.31%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       878333      1.26%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4129819      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69906748                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4129819                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228896874                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333274340                       # The number of ROB writes
system.switch_cpus0.timesIdled                  28753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1242157                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.781775                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.781775                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.279141                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.279141                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624869961                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174573453                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182421310                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78177467                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29418797                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24004998                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1964331                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12419433                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11614455                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3043404                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86390                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30486328                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             159858256                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29418797                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14657859                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34666854                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10240741                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4494528                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14841800                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       756686                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77907842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.537312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.337650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43240988     55.50%     55.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2830850      3.63%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4272089      5.48%     64.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2953111      3.79%     68.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2075889      2.66%     71.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2030156      2.61%     73.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1218362      1.56%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2613513      3.35%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16672884     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77907842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376308                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.044812                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31355602                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4708515                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33099140                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       484881                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8259691                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4954017                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          513                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191444603                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2392                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8259691                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33104745                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         463340                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1724082                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31799256                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2556717                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185736901                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1069633                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       870019                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    260402627                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    864572861                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    864572861                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160456095                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        99946478                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33552                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15978                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7609041                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17061315                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8722268                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       109092                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2485417                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         173152105                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31894                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138373241                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       275447                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     57689376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    176433115                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77907842                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.776114                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.919145                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27847943     35.74%     35.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15628811     20.06%     55.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11187396     14.36%     70.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7466374      9.58%     79.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7570769      9.72%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3634927      4.67%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3223955      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       612261      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       735406      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77907842                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         752696     70.91%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149828     14.11%     85.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158954     14.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115714469     83.62%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1751271      1.27%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15918      0.01%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13613007      9.84%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7278576      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138373241                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.769989                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1061484                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007671                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    355991253                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    230873815                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134537961                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139434725                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       433439                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6619307                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         5756                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          444                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2088011                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8259691                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         240748                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        46027                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    173184001                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       605128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17061315                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8722268                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15976                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         38997                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          444                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1194602                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1070558                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2265160                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135824998                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12721998                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2548241                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19821437                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19303131                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7099439                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.737393                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134596679                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134537961                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87154991                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        247541241                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.720930                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352083                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93320468                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115027233                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58156965                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31836                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1979888                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69648151                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.651548                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177114                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26621235     38.22%     38.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19950482     28.64%     66.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7546558     10.84%     77.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4225027      6.07%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3562652      5.12%     88.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1596271      2.29%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1522388      2.19%     93.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1046041      1.50%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3577497      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69648151                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93320468                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115027233                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17076265                       # Number of memory references committed
system.switch_cpus1.commit.loads             10442008                       # Number of loads committed
system.switch_cpus1.commit.membars              15918                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16683175                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103554568                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2376656                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3577497                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           239254852                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          354633448                       # The number of ROB writes
system.switch_cpus1.timesIdled                  16134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 269625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93320468                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115027233                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93320468                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837731                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837731                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.193700                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.193700                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       610063199                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187063795                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      176010996                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31836                       # number of misc regfile writes
system.l2.replacements                          18617                       # number of replacements
system.l2.tagsinuse                      16383.892418                       # Cycle average of tags in use
system.l2.total_refs                           414828                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35001                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.851890                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           391.947487                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.842260                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5875.075556                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.304033                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2164.512103                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5228.104584                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2700.106394                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.023923                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000723                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.358586                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000751                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.132111                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.319098                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.164801                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999993                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36117                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        25855                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   61972                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            17214                       # number of Writeback hits
system.l2.Writeback_hits::total                 17214                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36117                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        25855                       # number of demand (read+write) hits
system.l2.demand_hits::total                    61972                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36117                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        25855                       # number of overall hits
system.l2.overall_hits::total                   61972                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13501                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5062                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18598                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13501                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5081                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18617                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13501                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5081                       # number of overall misses
system.l2.overall_misses::total                 18617                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       867725                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    841071291                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1023312                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    322610121                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1165572449                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1336777                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1336777                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       867725                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    841071291                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1023312                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    323946898                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1166909226                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       867725                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    841071291                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1023312                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    323946898                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1166909226                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49618                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        30917                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               80570                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        17214                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             17214                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49618                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        30936                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80589                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49618                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        30936                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80589                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.272099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.163729                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.230830                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.272099                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.164242                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.231012                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.272099                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.164242                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.231012                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 54232.812500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62296.962521                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 53858.526316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 63731.750494                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62671.924347                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 70356.684211                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70356.684211                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 54232.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62296.962521                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 53858.526316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 63756.523913                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62679.767202                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 54232.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62296.962521                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 53858.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 63756.523913                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62679.767202                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5194                       # number of writebacks
system.l2.writebacks::total                      5194                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13501                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5062                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18598                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18617                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18617                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       776477                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    762752767                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       913846                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    293349433                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1057792523                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      1229738                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1229738                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       776477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    762752767                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       913846                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    294579171                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1059022261                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       776477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    762752767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       913846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    294579171                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1059022261                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.272099                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.163729                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.230830                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.272099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.164242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.231012                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.272099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.164242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.231012                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48529.812500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56496.020073                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48097.157895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57951.290597                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56876.681525                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 64723.052632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64723.052632                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 48529.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56496.020073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 48097.157895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 57976.613068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56884.689316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 48529.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56496.020073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 48097.157895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 57976.613068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56884.689316                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.818212                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016561855                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872121.279926                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.818212                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025350                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869901                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16529741                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16529741                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16529741                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16529741                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16529741                       # number of overall hits
system.cpu0.icache.overall_hits::total       16529741                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1070285                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1070285                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1070285                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1070285                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1070285                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1070285                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16529761                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16529761                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16529761                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16529761                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16529761                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16529761                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53514.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53514.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53514.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53514.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53514.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53514.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       887352                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       887352                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       887352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       887352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       887352                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       887352                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 55459.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55459.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 55459.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55459.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 55459.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55459.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49618                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246453866                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49874                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4941.529976                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.300685                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.699315                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825393                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174607                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20671101                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20671101                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25004593                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25004593                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25004593                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25004593                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154714                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154714                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154714                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154714                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154714                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154714                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6858775002                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6858775002                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6858775002                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6858775002                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6858775002                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6858775002                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20825815                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20825815                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25159307                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25159307                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25159307                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25159307                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007429                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006149                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006149                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006149                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006149                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44331.960921                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44331.960921                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44331.960921                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44331.960921                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44331.960921                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44331.960921                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10156                       # number of writebacks
system.cpu0.dcache.writebacks::total            10156                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       105096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       105096                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       105096                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       105096                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       105096                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       105096                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49618                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49618                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49618                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49618                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49618                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49618                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1115011046                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1115011046                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1115011046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1115011046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1115011046                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1115011046                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22471.906284                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22471.906284                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22471.906284                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22471.906284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22471.906284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22471.906284                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.419658                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1102783065                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2371576.483871                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.419658                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.027916                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742660                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14841778                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14841778                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14841778                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14841778                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14841778                       # number of overall hits
system.cpu1.icache.overall_hits::total       14841778                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           22                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           22                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           22                       # number of overall misses
system.cpu1.icache.overall_misses::total           22                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1309780                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1309780                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1309780                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1309780                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1309780                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1309780                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14841800                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14841800                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14841800                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14841800                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14841800                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14841800                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 59535.454545                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59535.454545                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 59535.454545                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59535.454545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 59535.454545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59535.454545                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1066671                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1066671                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1066671                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1066671                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1066671                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1066671                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56140.578947                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56140.578947                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 56140.578947                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56140.578947                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 56140.578947                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56140.578947                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 30936                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               175909521                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 31192                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5639.571717                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.885239                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.114761                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901895                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098105                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9689972                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9689972                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6602009                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6602009                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15953                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15953                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15918                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15918                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16291981                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16291981                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16291981                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16291981                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        62646                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        62646                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          142                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          142                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        62788                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         62788                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        62788                       # number of overall misses
system.cpu1.dcache.overall_misses::total        62788                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1774913350                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1774913350                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     11188009                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     11188009                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1786101359                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1786101359                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1786101359                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1786101359                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9752618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9752618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6602151                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6602151                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15918                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15918                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16354769                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16354769                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16354769                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16354769                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006424                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006424                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000022                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003839                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003839                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003839                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003839                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28332.429046                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28332.429046                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 78788.795775                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78788.795775                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28446.540087                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28446.540087                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28446.540087                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28446.540087                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        43321                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        43321                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7058                       # number of writebacks
system.cpu1.dcache.writebacks::total             7058                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        31729                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        31729                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          123                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        31852                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        31852                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        31852                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        31852                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        30917                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        30917                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        30936                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        30936                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        30936                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        30936                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    533736081                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    533736081                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1367482                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1367482                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    535103563                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    535103563                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    535103563                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    535103563                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001892                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001892                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17263.514604                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17263.514604                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 71972.736842                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71972.736842                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17297.115432                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17297.115432                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17297.115432                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17297.115432                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
