<def f='llvm/llvm/include/llvm/Support/MachineValueType.h' l='819' ll='821' type='bool llvm::MVT::bitsLT(llvm::MVT VT) const'/>
<doc f='llvm/llvm/include/llvm/Support/MachineValueType.h' l='818'>/// Return true if this has less bits than VT.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='4399' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize11PromoteNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='4432' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize11PromoteNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='4478' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize11PromoteNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='19169' u='c' c='_ZL14LowerFCOPYSIGNN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='24968' u='c' c='_ZL24LowerScalarVariableShiftN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
