$date
	Mon May  8 18:25:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_parity $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module PAR $end
$var wire 1 " clk $end
$var wire 1 # x $end
$var reg 1 $ even_odd $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
0"
x!
$end
#2
0#
#5
0!
0$
1"
#10
0"
#12
1#
#15
1!
1$
1"
#20
0"
#25
0!
0$
1"
#30
0"
#35
1!
1$
1"
#40
0"
#45
0!
0$
1"
#50
0"
#52
0#
#55
1"
#60
0"
#62
1#
#65
1!
1$
1"
#70
0"
#75
0!
0$
1"
#80
0"
#85
1!
1$
1"
#90
0"
#95
0!
0$
1"
#100
0"
#105
1!
1$
1"
#110
0"
#115
0!
0$
1"
#120
0"
#122
0#
#125
1"
#130
0"
#132
1#
#135
1!
1$
1"
#140
0"
#142
0#
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#192
