library verilog;
use verilog.vl_types.all;
entity instr_dec is
    port(
        instr           : in     vl_logic_vector(2 downto 0);
        cmd             : in     vl_logic_vector(2 downto 0);
        \out\           : out    vl_logic_vector(16 downto 0)
    );
end instr_dec;
