;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 0, <402
	JMN 0, <402
	ADD 30, 9
	JMP 2, <0
	ADD #223, <0
	CMP -232, <-120
	SPL 72, 1
	SUB <0, @2
	SUB <0, @2
	SLT 210, 0
	SLT 2, @0
	JMN 0, <402
	SPL 0, <402
	SPL 0, <402
	SUB 23, <12
	JMN 0, <402
	SPL @300, 90
	CMP 300, 90
	SLT 30, 9
	ADD 210, 30
	ADD #223, <0
	JMP -147, 100
	ADD 883, 21
	ADD 883, 21
	SLT 30, 9
	JMP -147, 100
	SUB #-12, @-6
	SUB -232, <-120
	JMP -147, 100
	JMP <-127, 100
	DAT <749, #95
	ADD #270, <1
	SUB 30, 216
	ADD #223, <0
	JMZ @503, 20
	DAT <749, #95
	JMN 0, <402
	CMP -207, <-120
	SUB @3, <0
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	MOV -7, <-20
	MOV -1, <-20
	JMN @12, #200
	MOV -1, <-20
