    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD_LCDPort
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; P0_0
P0_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
P0_0__0__MASK EQU 0x01
P0_0__0__PC EQU CYREG_PRT0_PC0
P0_0__0__PORT EQU 0
P0_0__0__SHIFT EQU 0
P0_0__AG EQU CYREG_PRT0_AG
P0_0__AMUX EQU CYREG_PRT0_AMUX
P0_0__BIE EQU CYREG_PRT0_BIE
P0_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_0__BYP EQU CYREG_PRT0_BYP
P0_0__CTL EQU CYREG_PRT0_CTL
P0_0__DM0 EQU CYREG_PRT0_DM0
P0_0__DM1 EQU CYREG_PRT0_DM1
P0_0__DM2 EQU CYREG_PRT0_DM2
P0_0__DR EQU CYREG_PRT0_DR
P0_0__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_0__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_0__MASK EQU 0x01
P0_0__PORT EQU 0
P0_0__PRT EQU CYREG_PRT0_PRT
P0_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_0__PS EQU CYREG_PRT0_PS
P0_0__SHIFT EQU 0
P0_0__SLW EQU CYREG_PRT0_SLW

; P0_4
P0_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
P0_4__0__MASK EQU 0x10
P0_4__0__PC EQU CYREG_PRT0_PC4
P0_4__0__PORT EQU 0
P0_4__0__SHIFT EQU 4
P0_4__AG EQU CYREG_PRT0_AG
P0_4__AMUX EQU CYREG_PRT0_AMUX
P0_4__BIE EQU CYREG_PRT0_BIE
P0_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_4__BYP EQU CYREG_PRT0_BYP
P0_4__CTL EQU CYREG_PRT0_CTL
P0_4__DM0 EQU CYREG_PRT0_DM0
P0_4__DM1 EQU CYREG_PRT0_DM1
P0_4__DM2 EQU CYREG_PRT0_DM2
P0_4__DR EQU CYREG_PRT0_DR
P0_4__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_4__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_4__MASK EQU 0x10
P0_4__PORT EQU 0
P0_4__PRT EQU CYREG_PRT0_PRT
P0_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_4__PS EQU CYREG_PRT0_PS
P0_4__SHIFT EQU 4
P0_4__SLW EQU CYREG_PRT0_SLW

; P0_5
P0_5__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
P0_5__0__MASK EQU 0x20
P0_5__0__PC EQU CYREG_PRT0_PC5
P0_5__0__PORT EQU 0
P0_5__0__SHIFT EQU 5
P0_5__AG EQU CYREG_PRT0_AG
P0_5__AMUX EQU CYREG_PRT0_AMUX
P0_5__BIE EQU CYREG_PRT0_BIE
P0_5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_5__BYP EQU CYREG_PRT0_BYP
P0_5__CTL EQU CYREG_PRT0_CTL
P0_5__DM0 EQU CYREG_PRT0_DM0
P0_5__DM1 EQU CYREG_PRT0_DM1
P0_5__DM2 EQU CYREG_PRT0_DM2
P0_5__DR EQU CYREG_PRT0_DR
P0_5__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_5__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_5__MASK EQU 0x20
P0_5__PORT EQU 0
P0_5__PRT EQU CYREG_PRT0_PRT
P0_5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_5__PS EQU CYREG_PRT0_PS
P0_5__SHIFT EQU 5
P0_5__SLW EQU CYREG_PRT0_SLW

; P0_6
P0_6__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
P0_6__0__MASK EQU 0x40
P0_6__0__PC EQU CYREG_PRT0_PC6
P0_6__0__PORT EQU 0
P0_6__0__SHIFT EQU 6
P0_6__AG EQU CYREG_PRT0_AG
P0_6__AMUX EQU CYREG_PRT0_AMUX
P0_6__BIE EQU CYREG_PRT0_BIE
P0_6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_6__BYP EQU CYREG_PRT0_BYP
P0_6__CTL EQU CYREG_PRT0_CTL
P0_6__DM0 EQU CYREG_PRT0_DM0
P0_6__DM1 EQU CYREG_PRT0_DM1
P0_6__DM2 EQU CYREG_PRT0_DM2
P0_6__DR EQU CYREG_PRT0_DR
P0_6__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_6__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_6__MASK EQU 0x40
P0_6__PORT EQU 0
P0_6__PRT EQU CYREG_PRT0_PRT
P0_6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_6__PS EQU CYREG_PRT0_PS
P0_6__SHIFT EQU 6
P0_6__SLW EQU CYREG_PRT0_SLW

; P3_2
P3_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
P3_2__0__MASK EQU 0x02
P3_2__0__PC EQU CYREG_PRT3_PC1
P3_2__0__PORT EQU 3
P3_2__0__SHIFT EQU 1
P3_2__AG EQU CYREG_PRT3_AG
P3_2__AMUX EQU CYREG_PRT3_AMUX
P3_2__BIE EQU CYREG_PRT3_BIE
P3_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_2__BYP EQU CYREG_PRT3_BYP
P3_2__CTL EQU CYREG_PRT3_CTL
P3_2__DM0 EQU CYREG_PRT3_DM0
P3_2__DM1 EQU CYREG_PRT3_DM1
P3_2__DM2 EQU CYREG_PRT3_DM2
P3_2__DR EQU CYREG_PRT3_DR
P3_2__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_2__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_2__MASK EQU 0x02
P3_2__PORT EQU 3
P3_2__PRT EQU CYREG_PRT3_PRT
P3_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_2__PS EQU CYREG_PRT3_PS
P3_2__SHIFT EQU 1
P3_2__SLW EQU CYREG_PRT3_SLW

; P3_3
P3_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
P3_3__0__MASK EQU 0x08
P3_3__0__PC EQU CYREG_PRT3_PC3
P3_3__0__PORT EQU 3
P3_3__0__SHIFT EQU 3
P3_3__AG EQU CYREG_PRT3_AG
P3_3__AMUX EQU CYREG_PRT3_AMUX
P3_3__BIE EQU CYREG_PRT3_BIE
P3_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_3__BYP EQU CYREG_PRT3_BYP
P3_3__CTL EQU CYREG_PRT3_CTL
P3_3__DM0 EQU CYREG_PRT3_DM0
P3_3__DM1 EQU CYREG_PRT3_DM1
P3_3__DM2 EQU CYREG_PRT3_DM2
P3_3__DR EQU CYREG_PRT3_DR
P3_3__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_3__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_3__MASK EQU 0x08
P3_3__PORT EQU 3
P3_3__PRT EQU CYREG_PRT3_PRT
P3_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_3__PS EQU CYREG_PRT3_PS
P3_3__SHIFT EQU 3
P3_3__SLW EQU CYREG_PRT3_SLW

; P3_4
P3_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
P3_4__0__MASK EQU 0x10
P3_4__0__PC EQU CYREG_PRT3_PC4
P3_4__0__PORT EQU 3
P3_4__0__SHIFT EQU 4
P3_4__AG EQU CYREG_PRT3_AG
P3_4__AMUX EQU CYREG_PRT3_AMUX
P3_4__BIE EQU CYREG_PRT3_BIE
P3_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_4__BYP EQU CYREG_PRT3_BYP
P3_4__CTL EQU CYREG_PRT3_CTL
P3_4__DM0 EQU CYREG_PRT3_DM0
P3_4__DM1 EQU CYREG_PRT3_DM1
P3_4__DM2 EQU CYREG_PRT3_DM2
P3_4__DR EQU CYREG_PRT3_DR
P3_4__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_4__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_4__MASK EQU 0x10
P3_4__PORT EQU 3
P3_4__PRT EQU CYREG_PRT3_PRT
P3_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_4__PS EQU CYREG_PRT3_PS
P3_4__SHIFT EQU 4
P3_4__SLW EQU CYREG_PRT3_SLW

; P3_5
P3_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
P3_5__0__MASK EQU 0x20
P3_5__0__PC EQU CYREG_PRT3_PC5
P3_5__0__PORT EQU 3
P3_5__0__SHIFT EQU 5
P3_5__AG EQU CYREG_PRT3_AG
P3_5__AMUX EQU CYREG_PRT3_AMUX
P3_5__BIE EQU CYREG_PRT3_BIE
P3_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_5__BYP EQU CYREG_PRT3_BYP
P3_5__CTL EQU CYREG_PRT3_CTL
P3_5__DM0 EQU CYREG_PRT3_DM0
P3_5__DM1 EQU CYREG_PRT3_DM1
P3_5__DM2 EQU CYREG_PRT3_DM2
P3_5__DR EQU CYREG_PRT3_DR
P3_5__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_5__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_5__MASK EQU 0x20
P3_5__PORT EQU 3
P3_5__PRT EQU CYREG_PRT3_PRT
P3_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_5__PS EQU CYREG_PRT3_PS
P3_5__SHIFT EQU 5
P3_5__SLW EQU CYREG_PRT3_SLW

; P3_7
P3_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
P3_7__0__MASK EQU 0x80
P3_7__0__PC EQU CYREG_PRT3_PC7
P3_7__0__PORT EQU 3
P3_7__0__SHIFT EQU 7
P3_7__AG EQU CYREG_PRT3_AG
P3_7__AMUX EQU CYREG_PRT3_AMUX
P3_7__BIE EQU CYREG_PRT3_BIE
P3_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_7__BYP EQU CYREG_PRT3_BYP
P3_7__CTL EQU CYREG_PRT3_CTL
P3_7__DM0 EQU CYREG_PRT3_DM0
P3_7__DM1 EQU CYREG_PRT3_DM1
P3_7__DM2 EQU CYREG_PRT3_DM2
P3_7__DR EQU CYREG_PRT3_DR
P3_7__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_7__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_7__MASK EQU 0x80
P3_7__PORT EQU 3
P3_7__PRT EQU CYREG_PRT3_PRT
P3_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_7__PS EQU CYREG_PRT3_PS
P3_7__SHIFT EQU 7
P3_7__SLW EQU CYREG_PRT3_SLW

; P6_1
P6_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
P6_1__0__MASK EQU 0x02
P6_1__0__PC EQU CYREG_PRT6_PC1
P6_1__0__PORT EQU 6
P6_1__0__SHIFT EQU 1
P6_1__AG EQU CYREG_PRT6_AG
P6_1__AMUX EQU CYREG_PRT6_AMUX
P6_1__BIE EQU CYREG_PRT6_BIE
P6_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
P6_1__BYP EQU CYREG_PRT6_BYP
P6_1__CTL EQU CYREG_PRT6_CTL
P6_1__DM0 EQU CYREG_PRT6_DM0
P6_1__DM1 EQU CYREG_PRT6_DM1
P6_1__DM2 EQU CYREG_PRT6_DM2
P6_1__DR EQU CYREG_PRT6_DR
P6_1__INP_DIS EQU CYREG_PRT6_INP_DIS
P6_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
P6_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
P6_1__LCD_EN EQU CYREG_PRT6_LCD_EN
P6_1__MASK EQU 0x02
P6_1__PORT EQU 6
P6_1__PRT EQU CYREG_PRT6_PRT
P6_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
P6_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
P6_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
P6_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
P6_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
P6_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
P6_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
P6_1__PS EQU CYREG_PRT6_PS
P6_1__SHIFT EQU 1
P6_1__SLW EQU CYREG_PRT6_SLW

; P15_5
P15_5__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
P15_5__0__MASK EQU 0x20
P15_5__0__PC EQU CYREG_IO_PC_PRT15_PC5
P15_5__0__PORT EQU 15
P15_5__0__SHIFT EQU 5
P15_5__AG EQU CYREG_PRT15_AG
P15_5__AMUX EQU CYREG_PRT15_AMUX
P15_5__BIE EQU CYREG_PRT15_BIE
P15_5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P15_5__BYP EQU CYREG_PRT15_BYP
P15_5__CTL EQU CYREG_PRT15_CTL
P15_5__DM0 EQU CYREG_PRT15_DM0
P15_5__DM1 EQU CYREG_PRT15_DM1
P15_5__DM2 EQU CYREG_PRT15_DM2
P15_5__DR EQU CYREG_PRT15_DR
P15_5__INP_DIS EQU CYREG_PRT15_INP_DIS
P15_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P15_5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P15_5__LCD_EN EQU CYREG_PRT15_LCD_EN
P15_5__MASK EQU 0x20
P15_5__PORT EQU 15
P15_5__PRT EQU CYREG_PRT15_PRT
P15_5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P15_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P15_5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P15_5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P15_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P15_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P15_5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P15_5__PS EQU CYREG_PRT15_PS
P15_5__SHIFT EQU 5
P15_5__SLW EQU CYREG_PRT15_SLW

; ADC_SAR_ADC_SAR
ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_Bypass
ADC_SAR_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_Bypass__0__MASK EQU 0x04
ADC_SAR_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_Bypass__0__PORT EQU 0
ADC_SAR_Bypass__0__SHIFT EQU 2
ADC_SAR_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_Bypass__MASK EQU 0x04
ADC_SAR_Bypass__PORT EQU 0
ADC_SAR_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_Bypass__SHIFT EQU 2
ADC_SAR_Bypass__SLW EQU CYREG_PRT0_SLW

; ADC_SAR_IRQ
ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_IRQ__INTC_MASK EQU 0x01
ADC_SAR_IRQ__INTC_NUMBER EQU 0
ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_theACLK
ADC_SAR_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_theACLK__INDEX EQU 0x01
ADC_SAR_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_theACLK__PM_STBY_MSK EQU 0x02

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; LED_DAC_viDAC8
LED_DAC_viDAC8__CR0 EQU CYREG_DAC1_CR0
LED_DAC_viDAC8__CR1 EQU CYREG_DAC1_CR1
LED_DAC_viDAC8__D EQU CYREG_DAC1_D
LED_DAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
LED_DAC_viDAC8__PM_ACT_MSK EQU 0x02
LED_DAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
LED_DAC_viDAC8__PM_STBY_MSK EQU 0x02
LED_DAC_viDAC8__STROBE EQU CYREG_DAC1_STROBE
LED_DAC_viDAC8__SW0 EQU CYREG_DAC1_SW0
LED_DAC_viDAC8__SW2 EQU CYREG_DAC1_SW2
LED_DAC_viDAC8__SW3 EQU CYREG_DAC1_SW3
LED_DAC_viDAC8__SW4 EQU CYREG_DAC1_SW4
LED_DAC_viDAC8__TR EQU CYREG_DAC1_TR
LED_DAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
LED_DAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
LED_DAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
LED_DAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
LED_DAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
LED_DAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
LED_DAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
LED_DAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
LED_DAC_viDAC8__TST EQU CYREG_DAC1_TST

; CapSense_BufCH0
CapSense_BufCH0__CFG0 EQU CYREG_CAPSL_CFG0
CapSense_BufCH0__CFG1 EQU CYREG_CAPSL_CFG1
CapSense_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_BufCH0__PM_ACT_MSK EQU 0x10
CapSense_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_BufCH0__PM_STBY_MSK EQU 0x10

; CapSense_ClockGen
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
CapSense_ClockGen_sC16_PRSdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
CapSense_ClockGen_sC16_PRSdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
CapSense_ClockGen_sC16_PRSdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
CapSense_ClockGen_sC16_PRSdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
CapSense_ClockGen_sC16_PRSdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
CapSense_ClockGen_sC16_PRSdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
CapSense_ClockGen_sC16_PRSdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
CapSense_ClockGen_sC16_PRSdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
CapSense_ClockGen_sC16_PRSdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
CapSense_ClockGen_sC16_PRSdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
CapSense_ClockGen_sC16_PRSdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
CapSense_ClockGen_sC16_PRSdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
CapSense_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B0_UDB10_CTL
CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
CapSense_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B0_UDB10_CTL
CapSense_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B0_UDB10_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS EQU 0
CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS EQU 1
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS EQU 2
CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK EQU 0x10
CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS EQU 4
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB13_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK EQU 0x17
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG EQU CYREG_B0_UDB15_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG EQU CYREG_B0_UDB15_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG EQU CYREG_B0_UDB15_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG EQU CYREG_B0_UDB15_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG EQU CYREG_B0_UDB15_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG EQU CYREG_B0_UDB15_F1

; CapSense_CmodCH0
CapSense_CmodCH0__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
CapSense_CmodCH0__0__MASK EQU 0x10
CapSense_CmodCH0__0__PC EQU CYREG_PRT6_PC4
CapSense_CmodCH0__0__PORT EQU 6
CapSense_CmodCH0__0__SHIFT EQU 4
CapSense_CmodCH0__AG EQU CYREG_PRT6_AG
CapSense_CmodCH0__AMUX EQU CYREG_PRT6_AMUX
CapSense_CmodCH0__BIE EQU CYREG_PRT6_BIE
CapSense_CmodCH0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CapSense_CmodCH0__BYP EQU CYREG_PRT6_BYP
CapSense_CmodCH0__Cmod_CH0__INTTYPE EQU CYREG_PICU6_INTTYPE4
CapSense_CmodCH0__Cmod_CH0__MASK EQU 0x10
CapSense_CmodCH0__Cmod_CH0__PC EQU CYREG_PRT6_PC4
CapSense_CmodCH0__Cmod_CH0__PORT EQU 6
CapSense_CmodCH0__Cmod_CH0__SHIFT EQU 4
CapSense_CmodCH0__CTL EQU CYREG_PRT6_CTL
CapSense_CmodCH0__DM0 EQU CYREG_PRT6_DM0
CapSense_CmodCH0__DM1 EQU CYREG_PRT6_DM1
CapSense_CmodCH0__DM2 EQU CYREG_PRT6_DM2
CapSense_CmodCH0__DR EQU CYREG_PRT6_DR
CapSense_CmodCH0__INP_DIS EQU CYREG_PRT6_INP_DIS
CapSense_CmodCH0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CapSense_CmodCH0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CapSense_CmodCH0__LCD_EN EQU CYREG_PRT6_LCD_EN
CapSense_CmodCH0__MASK EQU 0x10
CapSense_CmodCH0__PORT EQU 6
CapSense_CmodCH0__PRT EQU CYREG_PRT6_PRT
CapSense_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CapSense_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CapSense_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CapSense_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CapSense_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CapSense_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CapSense_CmodCH0__PS EQU CYREG_PRT6_PS
CapSense_CmodCH0__SHIFT EQU 4
CapSense_CmodCH0__SLW EQU CYREG_PRT6_SLW

; CapSense_CompCH0_ctComp
CapSense_CompCH0_ctComp__CLK EQU CYREG_CMP2_CLK
CapSense_CompCH0_ctComp__CMP_MASK EQU 0x04
CapSense_CompCH0_ctComp__CMP_NUMBER EQU 2
CapSense_CompCH0_ctComp__CR EQU CYREG_CMP2_CR
CapSense_CompCH0_ctComp__LUT__CR EQU CYREG_LUT2_CR
CapSense_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_CompCH0_ctComp__LUT__MSK_MASK EQU 0x04
CapSense_CompCH0_ctComp__LUT__MSK_SHIFT EQU 2
CapSense_CompCH0_ctComp__LUT__MX EQU CYREG_LUT2_MX
CapSense_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_CompCH0_ctComp__LUT__SR_MASK EQU 0x04
CapSense_CompCH0_ctComp__LUT__SR_SHIFT EQU 2
CapSense_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_CompCH0_ctComp__PM_ACT_MSK EQU 0x04
CapSense_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_CompCH0_ctComp__PM_STBY_MSK EQU 0x04
CapSense_CompCH0_ctComp__SW0 EQU CYREG_CMP2_SW0
CapSense_CompCH0_ctComp__SW2 EQU CYREG_CMP2_SW2
CapSense_CompCH0_ctComp__SW3 EQU CYREG_CMP2_SW3
CapSense_CompCH0_ctComp__SW4 EQU CYREG_CMP2_SW4
CapSense_CompCH0_ctComp__SW6 EQU CYREG_CMP2_SW6
CapSense_CompCH0_ctComp__TR0 EQU CYREG_CMP2_TR0
CapSense_CompCH0_ctComp__TR1 EQU CYREG_CMP2_TR1
CapSense_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
CapSense_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
CapSense_CompCH0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
CapSense_CompCH0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
CapSense_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_CompCH0_ctComp__WRK_MASK EQU 0x04
CapSense_CompCH0_ctComp__WRK_SHIFT EQU 2

; CapSense_IdacCH0_viDAC8
CapSense_IdacCH0_viDAC8__CR0 EQU CYREG_DAC0_CR0
CapSense_IdacCH0_viDAC8__CR1 EQU CYREG_DAC0_CR1
CapSense_IdacCH0_viDAC8__D EQU CYREG_DAC0_D
CapSense_IdacCH0_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_IdacCH0_viDAC8__PM_ACT_MSK EQU 0x01
CapSense_IdacCH0_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_IdacCH0_viDAC8__PM_STBY_MSK EQU 0x01
CapSense_IdacCH0_viDAC8__STROBE EQU CYREG_DAC0_STROBE
CapSense_IdacCH0_viDAC8__SW0 EQU CYREG_DAC0_SW0
CapSense_IdacCH0_viDAC8__SW2 EQU CYREG_DAC0_SW2
CapSense_IdacCH0_viDAC8__SW3 EQU CYREG_DAC0_SW3
CapSense_IdacCH0_viDAC8__SW4 EQU CYREG_DAC0_SW4
CapSense_IdacCH0_viDAC8__TR EQU CYREG_DAC0_TR
CapSense_IdacCH0_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
CapSense_IdacCH0_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
CapSense_IdacCH0_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
CapSense_IdacCH0_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
CapSense_IdacCH0_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
CapSense_IdacCH0_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
CapSense_IdacCH0_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
CapSense_IdacCH0_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
CapSense_IdacCH0_viDAC8__TST EQU CYREG_DAC0_TST

; CapSense_IntClock
CapSense_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CapSense_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CapSense_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CapSense_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CapSense_IntClock__INDEX EQU 0x00
CapSense_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CapSense_IntClock__PM_ACT_MSK EQU 0x01
CapSense_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CapSense_IntClock__PM_STBY_MSK EQU 0x01

; CapSense_IsrCH0
CapSense_IsrCH0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_IsrCH0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_IsrCH0__INTC_MASK EQU 0x02
CapSense_IsrCH0__INTC_NUMBER EQU 1
CapSense_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_IsrCH0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
CapSense_IsrCH0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_IsrCH0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; CapSense_MeasureCH0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
CapSense_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B0_UDB14_A0
CapSense_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B0_UDB14_A1
CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
CapSense_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B0_UDB14_D0
CapSense_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B0_UDB14_D1
CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
CapSense_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B0_UDB14_F0
CapSense_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B0_UDB14_F1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
CapSense_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B0_UDB10_A0
CapSense_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B0_UDB10_A1
CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
CapSense_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B0_UDB10_D0
CapSense_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B0_UDB10_D1
CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
CapSense_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B0_UDB10_F0
CapSense_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B0_UDB10_F1
CapSense_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
CapSense_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; CapSense_PortCH0
CapSense_PortCH0__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
CapSense_PortCH0__0__MASK EQU 0x20
CapSense_PortCH0__0__PC EQU CYREG_PRT5_PC5
CapSense_PortCH0__0__PORT EQU 5
CapSense_PortCH0__0__SHIFT EQU 5
CapSense_PortCH0__1__INTTYPE EQU CYREG_PICU5_INTTYPE6
CapSense_PortCH0__1__MASK EQU 0x40
CapSense_PortCH0__1__PC EQU CYREG_PRT5_PC6
CapSense_PortCH0__1__PORT EQU 5
CapSense_PortCH0__1__SHIFT EQU 6
CapSense_PortCH0__2__INTTYPE EQU CYREG_PICU5_INTTYPE0
CapSense_PortCH0__2__MASK EQU 0x01
CapSense_PortCH0__2__PC EQU CYREG_PRT5_PC0
CapSense_PortCH0__2__PORT EQU 5
CapSense_PortCH0__2__SHIFT EQU 0
CapSense_PortCH0__3__INTTYPE EQU CYREG_PICU5_INTTYPE1
CapSense_PortCH0__3__MASK EQU 0x02
CapSense_PortCH0__3__PC EQU CYREG_PRT5_PC1
CapSense_PortCH0__3__PORT EQU 5
CapSense_PortCH0__3__SHIFT EQU 1
CapSense_PortCH0__4__INTTYPE EQU CYREG_PICU5_INTTYPE2
CapSense_PortCH0__4__MASK EQU 0x04
CapSense_PortCH0__4__PC EQU CYREG_PRT5_PC2
CapSense_PortCH0__4__PORT EQU 5
CapSense_PortCH0__4__SHIFT EQU 2
CapSense_PortCH0__5__INTTYPE EQU CYREG_PICU5_INTTYPE3
CapSense_PortCH0__5__MASK EQU 0x08
CapSense_PortCH0__5__PC EQU CYREG_PRT5_PC3
CapSense_PortCH0__5__PORT EQU 5
CapSense_PortCH0__5__SHIFT EQU 3
CapSense_PortCH0__6__INTTYPE EQU CYREG_PICU5_INTTYPE4
CapSense_PortCH0__6__MASK EQU 0x10
CapSense_PortCH0__6__PC EQU CYREG_PRT5_PC4
CapSense_PortCH0__6__PORT EQU 5
CapSense_PortCH0__6__SHIFT EQU 4
CapSense_PortCH0__AG EQU CYREG_PRT5_AG
CapSense_PortCH0__AMUX EQU CYREG_PRT5_AMUX
CapSense_PortCH0__BIE EQU CYREG_PRT5_BIE
CapSense_PortCH0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CapSense_PortCH0__Button0__BTN__INTTYPE EQU CYREG_PICU5_INTTYPE5
CapSense_PortCH0__Button0__BTN__MASK EQU 0x20
CapSense_PortCH0__Button0__BTN__PC EQU CYREG_PRT5_PC5
CapSense_PortCH0__Button0__BTN__PORT EQU 5
CapSense_PortCH0__Button0__BTN__SHIFT EQU 5
CapSense_PortCH0__Button1__BTN__INTTYPE EQU CYREG_PICU5_INTTYPE6
CapSense_PortCH0__Button1__BTN__MASK EQU 0x40
CapSense_PortCH0__Button1__BTN__PC EQU CYREG_PRT5_PC6
CapSense_PortCH0__Button1__BTN__PORT EQU 5
CapSense_PortCH0__Button1__BTN__SHIFT EQU 6
CapSense_PortCH0__BYP EQU CYREG_PRT5_BYP
CapSense_PortCH0__CTL EQU CYREG_PRT5_CTL
CapSense_PortCH0__DM0 EQU CYREG_PRT5_DM0
CapSense_PortCH0__DM1 EQU CYREG_PRT5_DM1
CapSense_PortCH0__DM2 EQU CYREG_PRT5_DM2
CapSense_PortCH0__DR EQU CYREG_PRT5_DR
CapSense_PortCH0__INP_DIS EQU CYREG_PRT5_INP_DIS
CapSense_PortCH0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
CapSense_PortCH0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CapSense_PortCH0__LCD_EN EQU CYREG_PRT5_LCD_EN
CapSense_PortCH0__LinearSlider0_e0__LS__INTTYPE EQU CYREG_PICU5_INTTYPE0
CapSense_PortCH0__LinearSlider0_e0__LS__MASK EQU 0x01
CapSense_PortCH0__LinearSlider0_e0__LS__PC EQU CYREG_PRT5_PC0
CapSense_PortCH0__LinearSlider0_e0__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e0__LS__SHIFT EQU 0
CapSense_PortCH0__LinearSlider0_e1__LS__INTTYPE EQU CYREG_PICU5_INTTYPE1
CapSense_PortCH0__LinearSlider0_e1__LS__MASK EQU 0x02
CapSense_PortCH0__LinearSlider0_e1__LS__PC EQU CYREG_PRT5_PC1
CapSense_PortCH0__LinearSlider0_e1__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e1__LS__SHIFT EQU 1
CapSense_PortCH0__LinearSlider0_e2__LS__INTTYPE EQU CYREG_PICU5_INTTYPE2
CapSense_PortCH0__LinearSlider0_e2__LS__MASK EQU 0x04
CapSense_PortCH0__LinearSlider0_e2__LS__PC EQU CYREG_PRT5_PC2
CapSense_PortCH0__LinearSlider0_e2__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e2__LS__SHIFT EQU 2
CapSense_PortCH0__LinearSlider0_e3__LS__INTTYPE EQU CYREG_PICU5_INTTYPE3
CapSense_PortCH0__LinearSlider0_e3__LS__MASK EQU 0x08
CapSense_PortCH0__LinearSlider0_e3__LS__PC EQU CYREG_PRT5_PC3
CapSense_PortCH0__LinearSlider0_e3__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e3__LS__SHIFT EQU 3
CapSense_PortCH0__LinearSlider0_e4__LS__INTTYPE EQU CYREG_PICU5_INTTYPE4
CapSense_PortCH0__LinearSlider0_e4__LS__MASK EQU 0x10
CapSense_PortCH0__LinearSlider0_e4__LS__PC EQU CYREG_PRT5_PC4
CapSense_PortCH0__LinearSlider0_e4__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e4__LS__SHIFT EQU 4
CapSense_PortCH0__PORT EQU 5
CapSense_PortCH0__PRT EQU CYREG_PRT5_PRT
CapSense_PortCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CapSense_PortCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CapSense_PortCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CapSense_PortCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CapSense_PortCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CapSense_PortCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CapSense_PortCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CapSense_PortCH0__PS EQU CYREG_PRT5_PS
CapSense_PortCH0__SLW EQU CYREG_PRT5_SLW

; ADC_Buffer_ABuf
ADC_Buffer_ABuf__CR EQU CYREG_OPAMP0_CR
ADC_Buffer_ABuf__MX EQU CYREG_OPAMP0_MX
ADC_Buffer_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
ADC_Buffer_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
ADC_Buffer_ABuf__PM_ACT_MSK EQU 0x01
ADC_Buffer_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
ADC_Buffer_ABuf__PM_STBY_MSK EQU 0x01
ADC_Buffer_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
ADC_Buffer_ABuf__SW EQU CYREG_OPAMP0_SW
ADC_Buffer_ABuf__TR0 EQU CYREG_OPAMP0_TR0
ADC_Buffer_ABuf__TR1 EQU CYREG_OPAMP0_TR1

; LED_Follower_ABuf
LED_Follower_ABuf__CR EQU CYREG_OPAMP1_CR
LED_Follower_ABuf__MX EQU CYREG_OPAMP1_MX
LED_Follower_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
LED_Follower_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
LED_Follower_ABuf__PM_ACT_MSK EQU 0x02
LED_Follower_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
LED_Follower_ABuf__PM_STBY_MSK EQU 0x02
LED_Follower_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
LED_Follower_ABuf__SW EQU CYREG_OPAMP1_SW
LED_Follower_ABuf__TR0 EQU CYREG_OPAMP1_TR0
LED_Follower_ABuf__TR1 EQU CYREG_OPAMP1_TR1

; isr_ToggleLED
isr_ToggleLED__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_ToggleLED__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_ToggleLED__INTC_MASK EQU 0x04
isr_ToggleLED__INTC_NUMBER EQU 2
isr_ToggleLED__INTC_PRIOR_NUM EQU 7
isr_ToggleLED__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_ToggleLED__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_ToggleLED__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PhotoDiode_Amp_ABuf
PhotoDiode_Amp_ABuf__CR EQU CYREG_OPAMP2_CR
PhotoDiode_Amp_ABuf__MX EQU CYREG_OPAMP2_MX
PhotoDiode_Amp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
PhotoDiode_Amp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
PhotoDiode_Amp_ABuf__PM_ACT_MSK EQU 0x04
PhotoDiode_Amp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
PhotoDiode_Amp_ABuf__PM_STBY_MSK EQU 0x04
PhotoDiode_Amp_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
PhotoDiode_Amp_ABuf__SW EQU CYREG_OPAMP2_SW
PhotoDiode_Amp_ABuf__TR0 EQU CYREG_OPAMP2_TR0
PhotoDiode_Amp_ABuf__TR1 EQU CYREG_OPAMP2_TR1

; isr_ToggleSensor
isr_ToggleSensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_ToggleSensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_ToggleSensor__INTC_MASK EQU 0x08
isr_ToggleSensor__INTC_NUMBER EQU 3
isr_ToggleSensor__INTC_PRIOR_NUM EQU 7
isr_ToggleSensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_ToggleSensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_ToggleSensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE6
Dedicated_Output__MASK EQU 0x40
Dedicated_Output__PC EQU CYREG_PRT3_PC6
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 6
Dedicated_Output_1__INTTYPE EQU CYREG_PICU0_INTTYPE1
Dedicated_Output_1__MASK EQU 0x02
Dedicated_Output_1__PC EQU CYREG_PRT0_PC1
Dedicated_Output_1__PORT EQU 0
Dedicated_Output_1__SHIFT EQU 1
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
