#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002cd0c814330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002cd0c811640 .scope module, "tb_single_cycle_cpu" "tb_single_cycle_cpu" 3 3;
 .timescale -9 -12;
v000002cd0c8d11b0_0 .var "clk", 0 0;
v000002cd0c8d0530_0 .net "debug_out", 63 0, L_000002cd0c84a7f0;  1 drivers
v000002cd0c8d0210_0 .var "rst", 0 0;
S_000002cd0c86dd60 .scope module, "uut" "single_cycle_cpu" 3 8, 4 3 0, S_000002cd0c811640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 64 "debug_out";
v000002cd0c8d1250_0 .net "alu_control", 2 0, v000002cd0c869fd0_0;  1 drivers
v000002cd0c8d1f70_0 .net "alu_result", 63 0, v000002cd0c869170_0;  1 drivers
v000002cd0c8d1ed0_0 .net "alu_src", 0 0, v000002cd0c8688b0_0;  1 drivers
v000002cd0c8d1e30_0 .net "branch", 0 0, v000002cd0c86a070_0;  1 drivers
v000002cd0c8d1a70_0 .net "clk", 0 0, v000002cd0c8d11b0_0;  1 drivers
v000002cd0c8d07b0_0 .net "debug_out", 63 0, L_000002cd0c84a7f0;  alias, 1 drivers
v000002cd0c8d00d0_0 .net "imm", 63 0, L_000002cd0c8d1570;  1 drivers
v000002cd0c8d03f0_0 .net "instruction", 31 0, L_000002cd0c8d1070;  1 drivers
v000002cd0c8d0fd0_0 .net "mem_read", 0 0, v000002cd0c86a110_0;  1 drivers
v000002cd0c8d0670_0 .net "mem_to_reg", 0 0, v000002cd0c868ef0_0;  1 drivers
v000002cd0c8d02b0_0 .net "mem_write", 0 0, v000002cd0c869d50_0;  1 drivers
v000002cd0c8d1430_0 .net "pc", 63 0, v000002cd0c8cd070_0;  1 drivers
v000002cd0c8d0710_0 .net "rd_addr", 4 0, L_000002cd0c8d1930;  1 drivers
v000002cd0c8d0850_0 .net "read_data_memory", 63 0, L_000002cd0c8d0a30;  1 drivers
v000002cd0c8d0170_0 .net "reg_write", 0 0, v000002cd0c869350_0;  1 drivers
v000002cd0c8d1cf0_0 .net "rst", 0 0, v000002cd0c8d0210_0;  1 drivers
v000002cd0c8d12f0_0 .net "write_data_memory", 63 0, L_000002cd0c84a320;  1 drivers
v000002cd0c8d14d0_0 .net "zero", 0 0, L_000002cd0c92db50;  1 drivers
L_000002cd0c8d1110 .part v000002cd0c8cd070_0, 0, 32;
L_000002cd0c8d0b70 .part L_000002cd0c8d1070, 0, 7;
L_000002cd0c8d19d0 .part L_000002cd0c8d1070, 12, 3;
L_000002cd0c8d0ad0 .part L_000002cd0c8d1070, 25, 7;
L_000002cd0c8d17f0 .part v000002cd0c869170_0, 0, 32;
S_000002cd0c872a20 .scope module, "cu_inst" "control_unit" 4 53, 5 4 0, S_000002cd0c86dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 3 "alu_control";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "mem_to_reg";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 1 "branch";
v000002cd0c869fd0_0 .var "alu_control", 2 0;
v000002cd0c8688b0_0 .var "alu_src", 0 0;
v000002cd0c86a070_0 .var "branch", 0 0;
v000002cd0c868bd0_0 .net "funct3", 2 0, L_000002cd0c8d19d0;  1 drivers
v000002cd0c869f30_0 .net "funct7", 6 0, L_000002cd0c8d0ad0;  1 drivers
v000002cd0c86a110_0 .var "mem_read", 0 0;
v000002cd0c868ef0_0 .var "mem_to_reg", 0 0;
v000002cd0c869d50_0 .var "mem_write", 0 0;
v000002cd0c868f90_0 .net "opcode", 6 0, L_000002cd0c8d0b70;  1 drivers
v000002cd0c869350_0 .var "reg_write", 0 0;
E_000002cd0c8598c0 .event anyedge, v000002cd0c868f90_0;
S_000002cd0c86e7b0 .scope module, "data_mem_inst" "data_mem" 4 67, 6 1 0, S_000002cd0c86dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 64 "wr_data";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /INPUT 1 "rd_enable";
    .port_info 6 /OUTPUT 64 "rd_data";
P_000002cd0c756de0 .param/l "mem_size" 0 6 2, +C4<00000000000000000000000100000000>;
P_000002cd0c756e18 .param/l "rom_size" 0 6 3, +C4<00000000000000000000000000001000>;
v000002cd0c869210_0 .net *"_ivl_1", 28 0, L_000002cd0c8d1bb0;  1 drivers
v000002cd0c8695d0_0 .net *"_ivl_10", 63 0, L_000002cd0c8d1d90;  1 drivers
L_000002cd0c8d2200 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cd0c86a1b0_0 .net/2u *"_ivl_12", 63 0, L_000002cd0c8d2200;  1 drivers
L_000002cd0c8d2170 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002cd0c869a30_0 .net *"_ivl_5", 2 0, L_000002cd0c8d2170;  1 drivers
L_000002cd0c8d21b8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000002cd0c869670_0 .net/2u *"_ivl_6", 31 0, L_000002cd0c8d21b8;  1 drivers
v000002cd0c8697b0_0 .net *"_ivl_8", 0 0, L_000002cd0c8d16b0;  1 drivers
v000002cd0c868950_0 .net "addr", 31 0, L_000002cd0c8d17f0;  1 drivers
v000002cd0c868810_0 .net "clk", 0 0, v000002cd0c8d11b0_0;  alias, 1 drivers
v000002cd0c869990_0 .var/i "i", 31 0;
v000002cd0c868d10 .array "memory_array", 255 0, 63 0;
v000002cd0c868c70_0 .net "rd_data", 63 0, L_000002cd0c8d0a30;  alias, 1 drivers
L_000002cd0c8d2248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002cd0c86a570_0 .net "rd_enable", 0 0, L_000002cd0c8d2248;  1 drivers
v000002cd0c869df0_0 .net "rst", 0 0, v000002cd0c8d0210_0;  alias, 1 drivers
v000002cd0c869ad0_0 .net "word_addr", 31 0, L_000002cd0c8d1750;  1 drivers
v000002cd0c869b70_0 .net "wr_data", 63 0, L_000002cd0c84a320;  alias, 1 drivers
v000002cd0c869850_0 .net "wr_enable", 0 0, v000002cd0c869d50_0;  alias, 1 drivers
E_000002cd0c859c00 .event posedge, v000002cd0c868810_0;
L_000002cd0c8d1bb0 .part L_000002cd0c8d17f0, 3, 29;
L_000002cd0c8d1750 .concat [ 29 3 0 0], L_000002cd0c8d1bb0, L_000002cd0c8d2170;
L_000002cd0c8d16b0 .cmp/gt 32, L_000002cd0c8d21b8, L_000002cd0c8d1750;
L_000002cd0c8d1d90 .array/port v000002cd0c868d10, L_000002cd0c8d1750;
L_000002cd0c8d0a30 .functor MUXZ 64, L_000002cd0c8d2200, L_000002cd0c8d1d90, L_000002cd0c8d16b0, C4<>;
S_000002cd0c83f860 .scope module, "dp_inst" "datapath" 4 78, 7 1 0, S_000002cd0c86dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 64 "read_data_memory";
    .port_info 4 /INPUT 3 "alu_control";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /INPUT 1 "alu_src";
    .port_info 7 /INPUT 1 "mem_to_reg";
    .port_info 8 /OUTPUT 64 "alu_result";
    .port_info 9 /OUTPUT 64 "write_data_memory";
    .port_info 10 /OUTPUT 5 "rd_addr";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 64 "debug_out";
L_000002cd0c84a320 .functor BUFZ 64, L_000002cd0c92d830, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000002cd0c8cd9d0_0 .net *"_ivl_11", 11 0, L_000002cd0c8d0d50;  1 drivers
v000002cd0c8ce330_0 .net *"_ivl_7", 0 0, L_000002cd0c8d0e90;  1 drivers
v000002cd0c8cdbb0_0 .net *"_ivl_8", 51 0, L_000002cd0c8d1c50;  1 drivers
v000002cd0c8ce290_0 .net "alu_b", 63 0, L_000002cd0c92d510;  1 drivers
v000002cd0c8cc670_0 .net "alu_control", 2 0, v000002cd0c869fd0_0;  alias, 1 drivers
v000002cd0c8ce1f0_0 .net "alu_result", 63 0, v000002cd0c869170_0;  alias, 1 drivers
v000002cd0c8cd7f0_0 .net "alu_src", 0 0, v000002cd0c8688b0_0;  alias, 1 drivers
v000002cd0c8cc7b0_0 .net "clk", 0 0, v000002cd0c8d11b0_0;  alias, 1 drivers
v000002cd0c8cd2f0_0 .net "debug_out", 63 0, L_000002cd0c84a7f0;  alias, 1 drivers
v000002cd0c8ccb70_0 .net "imm", 63 0, L_000002cd0c8d0df0;  1 drivers
v000002cd0c8cc850_0 .net "instruction", 31 0, L_000002cd0c8d1070;  alias, 1 drivers
v000002cd0c8cd4d0_0 .net "mem_to_reg", 0 0, v000002cd0c868ef0_0;  alias, 1 drivers
v000002cd0c8cda70_0 .net "rd_addr", 4 0, L_000002cd0c8d1930;  alias, 1 drivers
v000002cd0c8cd390_0 .net "read_data_memory", 63 0, L_000002cd0c8d0a30;  alias, 1 drivers
v000002cd0c8cccb0_0 .net "reg_write", 0 0, v000002cd0c869350_0;  alias, 1 drivers
v000002cd0c8cd610_0 .net "rs1", 4 0, L_000002cd0c8d1890;  1 drivers
v000002cd0c8ce3d0_0 .net "rs1_data", 63 0, L_000002cd0c92c7f0;  1 drivers
v000002cd0c8cc5d0_0 .net "rs2", 4 0, L_000002cd0c8d0cb0;  1 drivers
v000002cd0c8cce90_0 .net "rs2_data", 63 0, L_000002cd0c92d830;  1 drivers
v000002cd0c8ccad0_0 .net "rst", 0 0, v000002cd0c8d0210_0;  alias, 1 drivers
v000002cd0c8cd890_0 .net "wb_data", 63 0, L_000002cd0c92c930;  1 drivers
v000002cd0c8cd430_0 .net "write_data_memory", 63 0, L_000002cd0c84a320;  alias, 1 drivers
v000002cd0c8cdb10_0 .net "zero", 0 0, L_000002cd0c92db50;  alias, 1 drivers
L_000002cd0c8d1890 .part L_000002cd0c8d1070, 15, 5;
L_000002cd0c8d0cb0 .part L_000002cd0c8d1070, 20, 5;
L_000002cd0c8d1930 .part L_000002cd0c8d1070, 7, 5;
L_000002cd0c8d0e90 .part L_000002cd0c8d1070, 31, 1;
LS_000002cd0c8d1c50_0_0 .concat [ 1 1 1 1], L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90;
LS_000002cd0c8d1c50_0_4 .concat [ 1 1 1 1], L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90;
LS_000002cd0c8d1c50_0_8 .concat [ 1 1 1 1], L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90;
LS_000002cd0c8d1c50_0_12 .concat [ 1 1 1 1], L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90;
LS_000002cd0c8d1c50_0_16 .concat [ 1 1 1 1], L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90;
LS_000002cd0c8d1c50_0_20 .concat [ 1 1 1 1], L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90;
LS_000002cd0c8d1c50_0_24 .concat [ 1 1 1 1], L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90;
LS_000002cd0c8d1c50_0_28 .concat [ 1 1 1 1], L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90;
LS_000002cd0c8d1c50_0_32 .concat [ 1 1 1 1], L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90;
LS_000002cd0c8d1c50_0_36 .concat [ 1 1 1 1], L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90;
LS_000002cd0c8d1c50_0_40 .concat [ 1 1 1 1], L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90;
LS_000002cd0c8d1c50_0_44 .concat [ 1 1 1 1], L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90;
LS_000002cd0c8d1c50_0_48 .concat [ 1 1 1 1], L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90, L_000002cd0c8d0e90;
LS_000002cd0c8d1c50_1_0 .concat [ 4 4 4 4], LS_000002cd0c8d1c50_0_0, LS_000002cd0c8d1c50_0_4, LS_000002cd0c8d1c50_0_8, LS_000002cd0c8d1c50_0_12;
LS_000002cd0c8d1c50_1_4 .concat [ 4 4 4 4], LS_000002cd0c8d1c50_0_16, LS_000002cd0c8d1c50_0_20, LS_000002cd0c8d1c50_0_24, LS_000002cd0c8d1c50_0_28;
LS_000002cd0c8d1c50_1_8 .concat [ 4 4 4 4], LS_000002cd0c8d1c50_0_32, LS_000002cd0c8d1c50_0_36, LS_000002cd0c8d1c50_0_40, LS_000002cd0c8d1c50_0_44;
LS_000002cd0c8d1c50_1_12 .concat [ 4 0 0 0], LS_000002cd0c8d1c50_0_48;
L_000002cd0c8d1c50 .concat [ 16 16 16 4], LS_000002cd0c8d1c50_1_0, LS_000002cd0c8d1c50_1_4, LS_000002cd0c8d1c50_1_8, LS_000002cd0c8d1c50_1_12;
L_000002cd0c8d0d50 .part L_000002cd0c8d1070, 20, 12;
L_000002cd0c8d0df0 .concat [ 12 52 0 0], L_000002cd0c8d0d50, L_000002cd0c8d1c50;
L_000002cd0c92d510 .functor MUXZ 64, L_000002cd0c92d830, L_000002cd0c8d0df0, v000002cd0c8688b0_0, C4<>;
L_000002cd0c92c930 .functor MUXZ 64, v000002cd0c869170_0, L_000002cd0c8d0a30, v000002cd0c868ef0_0, C4<>;
S_000002cd0c83f9f0 .scope module, "alu_inst" "alu" 7 50, 8 3 0, S_000002cd0c83f860;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 64 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000002cd0c8d2440 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cd0c8698f0_0 .net/2u *"_ivl_0", 63 0, L_000002cd0c8d2440;  1 drivers
v000002cd0c86a2f0_0 .net "a", 63 0, L_000002cd0c92c7f0;  alias, 1 drivers
v000002cd0c868db0_0 .net "alu_control", 2 0, v000002cd0c869fd0_0;  alias, 1 drivers
v000002cd0c868b30_0 .net "b", 63 0, L_000002cd0c92d510;  alias, 1 drivers
v000002cd0c869170_0 .var "result", 63 0;
v000002cd0c8689f0_0 .net "zero", 0 0, L_000002cd0c92db50;  alias, 1 drivers
E_000002cd0c859700 .event anyedge, v000002cd0c869fd0_0, v000002cd0c86a2f0_0, v000002cd0c868b30_0;
L_000002cd0c92db50 .cmp/eq 64, v000002cd0c869170_0, L_000002cd0c8d2440;
S_000002cd0c83ebd0 .scope module, "rf" "reg_file" 7 33, 9 1 0, S_000002cd0c83f860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rd_addr1";
    .port_info 3 /OUTPUT 64 "rd_data1";
    .port_info 4 /INPUT 5 "rd_addr2";
    .port_info 5 /OUTPUT 64 "rd_data2";
    .port_info 6 /INPUT 5 "wr_addr";
    .port_info 7 /INPUT 64 "wr_data";
    .port_info 8 /INPUT 1 "wr_enable";
    .port_info 9 /OUTPUT 64 "debug_output";
v000002cd0c8cdf70_31 .array/port v000002cd0c8cdf70, 31;
L_000002cd0c84a7f0 .functor BUFZ 64, v000002cd0c8cdf70_31, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000002cd0c8d2290 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002cd0c8693f0_0 .net/2u *"_ivl_0", 4 0, L_000002cd0c8d2290;  1 drivers
L_000002cd0c8d2320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cd0c868e50_0 .net *"_ivl_11", 1 0, L_000002cd0c8d2320;  1 drivers
L_000002cd0c8d2368 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002cd0c869c10_0 .net/2u *"_ivl_14", 4 0, L_000002cd0c8d2368;  1 drivers
v000002cd0c869e90_0 .net *"_ivl_16", 0 0, L_000002cd0c92c4d0;  1 drivers
L_000002cd0c8d23b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cd0c869490_0 .net/2u *"_ivl_18", 63 0, L_000002cd0c8d23b0;  1 drivers
v000002cd0c8690d0_0 .net *"_ivl_2", 0 0, L_000002cd0c8d0f30;  1 drivers
v000002cd0c86a250_0 .net *"_ivl_20", 63 0, L_000002cd0c92d790;  1 drivers
v000002cd0c86a390_0 .net *"_ivl_22", 6 0, L_000002cd0c92cd90;  1 drivers
L_000002cd0c8d23f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cd0c868770_0 .net *"_ivl_25", 1 0, L_000002cd0c8d23f8;  1 drivers
L_000002cd0c8d22d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cd0c86a430_0 .net/2u *"_ivl_4", 63 0, L_000002cd0c8d22d8;  1 drivers
v000002cd0c8686d0_0 .net *"_ivl_6", 63 0, L_000002cd0c92dc90;  1 drivers
v000002cd0c8692b0_0 .net *"_ivl_8", 6 0, L_000002cd0c92d010;  1 drivers
v000002cd0c868a90_0 .net "clk", 0 0, v000002cd0c8d11b0_0;  alias, 1 drivers
v000002cd0c869030_0 .net "debug_output", 63 0, L_000002cd0c84a7f0;  alias, 1 drivers
v000002cd0c86a4d0_0 .var/i "i", 31 0;
v000002cd0c85c220_0 .net "rd_addr1", 4 0, L_000002cd0c8d1890;  alias, 1 drivers
v000002cd0c8cded0_0 .net "rd_addr2", 4 0, L_000002cd0c8d0cb0;  alias, 1 drivers
v000002cd0c8ccdf0_0 .net "rd_data1", 63 0, L_000002cd0c92c7f0;  alias, 1 drivers
v000002cd0c8cc710_0 .net "rd_data2", 63 0, L_000002cd0c92d830;  alias, 1 drivers
v000002cd0c8cdf70 .array "registers", 31 0, 63 0;
v000002cd0c8cc990_0 .net "rst", 0 0, v000002cd0c8d0210_0;  alias, 1 drivers
v000002cd0c8cca30_0 .net "wr_addr", 4 0, L_000002cd0c8d1930;  alias, 1 drivers
v000002cd0c8ccfd0_0 .net "wr_data", 63 0, L_000002cd0c92c930;  alias, 1 drivers
v000002cd0c8ccd50_0 .net "wr_enable", 0 0, v000002cd0c869350_0;  alias, 1 drivers
L_000002cd0c8d0f30 .cmp/eq 5, L_000002cd0c8d1890, L_000002cd0c8d2290;
L_000002cd0c92dc90 .array/port v000002cd0c8cdf70, L_000002cd0c92d010;
L_000002cd0c92d010 .concat [ 5 2 0 0], L_000002cd0c8d1890, L_000002cd0c8d2320;
L_000002cd0c92c7f0 .functor MUXZ 64, L_000002cd0c92dc90, L_000002cd0c8d22d8, L_000002cd0c8d0f30, C4<>;
L_000002cd0c92c4d0 .cmp/eq 5, L_000002cd0c8d0cb0, L_000002cd0c8d2368;
L_000002cd0c92d790 .array/port v000002cd0c8cdf70, L_000002cd0c92cd90;
L_000002cd0c92cd90 .concat [ 5 2 0 0], L_000002cd0c8d0cb0, L_000002cd0c8d23f8;
L_000002cd0c92d830 .functor MUXZ 64, L_000002cd0c92d790, L_000002cd0c8d23b0, L_000002cd0c92c4d0, C4<>;
S_000002cd0c83ed60 .scope module, "instr_mem_inst" "instr_mem" 4 41, 10 1 0, S_000002cd0c86dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_000002cd0c859140 .param/l "mem_size" 0 10 2, +C4<00000000000000000000000000000101>;
v000002cd0c8cc8f0_0 .net *"_ivl_1", 29 0, L_000002cd0c8d0350;  1 drivers
v000002cd0c8cdd90_0 .net *"_ivl_10", 31 0, L_000002cd0c8d1b10;  1 drivers
L_000002cd0c8d2128 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v000002cd0c8cde30_0 .net/2u *"_ivl_12", 31 0, L_000002cd0c8d2128;  1 drivers
L_000002cd0c8d2098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cd0c8cdc50_0 .net *"_ivl_5", 1 0, L_000002cd0c8d2098;  1 drivers
L_000002cd0c8d20e0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000002cd0c8ce010_0 .net/2u *"_ivl_6", 31 0, L_000002cd0c8d20e0;  1 drivers
v000002cd0c8cc530_0 .net *"_ivl_8", 0 0, L_000002cd0c8d0c10;  1 drivers
v000002cd0c8cdcf0_0 .net "address", 31 0, L_000002cd0c8d1110;  1 drivers
v000002cd0c8ccc10_0 .net "instruction", 31 0, L_000002cd0c8d1070;  alias, 1 drivers
v000002cd0c8ce0b0 .array "memory_array", 4 0, 31 0;
v000002cd0c8cd250_0 .net "word_addr", 31 0, L_000002cd0c8d0490;  1 drivers
L_000002cd0c8d0350 .part L_000002cd0c8d1110, 2, 30;
L_000002cd0c8d0490 .concat [ 30 2 0 0], L_000002cd0c8d0350, L_000002cd0c8d2098;
L_000002cd0c8d0c10 .cmp/gt 32, L_000002cd0c8d20e0, L_000002cd0c8d0490;
L_000002cd0c8d1b10 .array/port v000002cd0c8ce0b0, L_000002cd0c8d0490;
L_000002cd0c8d1070 .functor MUXZ 32, L_000002cd0c8d2128, L_000002cd0c8d1b10, L_000002cd0c8d0c10, C4<>;
S_000002cd0c8367b0 .scope module, "pc_inst" "pc_logic" 4 31, 11 1 0, S_000002cd0c86dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 64 "imm";
    .port_info 5 /OUTPUT 64 "pc";
v000002cd0c8cd1b0_0 .net "branch", 0 0, v000002cd0c86a070_0;  alias, 1 drivers
v000002cd0c8ccf30_0 .net "clk", 0 0, v000002cd0c8d11b0_0;  alias, 1 drivers
v000002cd0c8ce150_0 .net "imm", 63 0, L_000002cd0c8d1570;  alias, 1 drivers
v000002cd0c8cd070_0 .var "pc", 63 0;
v000002cd0c8cd110_0 .net "rst", 0 0, v000002cd0c8d0210_0;  alias, 1 drivers
v000002cd0c8cd570_0 .net "zero", 0 0, L_000002cd0c92db50;  alias, 1 drivers
E_000002cd0c859dc0 .event posedge, v000002cd0c869df0_0, v000002cd0c868810_0;
S_000002cd0c836940 .scope module, "sign_ext_inst" "sign_extend" 4 47, 12 3 0, S_000002cd0c86dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 64 "imm_out";
v000002cd0c8cd930_0 .net *"_ivl_1", 0 0, L_000002cd0c8d1390;  1 drivers
v000002cd0c8cd6b0_0 .net *"_ivl_2", 51 0, L_000002cd0c8d05d0;  1 drivers
v000002cd0c8cd750_0 .net *"_ivl_5", 11 0, L_000002cd0c8d0990;  1 drivers
v000002cd0c8d08f0_0 .net "imm_out", 63 0, L_000002cd0c8d1570;  alias, 1 drivers
v000002cd0c8d1610_0 .net "instr", 31 0, L_000002cd0c8d1070;  alias, 1 drivers
L_000002cd0c8d1390 .part L_000002cd0c8d1070, 31, 1;
LS_000002cd0c8d05d0_0_0 .concat [ 1 1 1 1], L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390;
LS_000002cd0c8d05d0_0_4 .concat [ 1 1 1 1], L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390;
LS_000002cd0c8d05d0_0_8 .concat [ 1 1 1 1], L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390;
LS_000002cd0c8d05d0_0_12 .concat [ 1 1 1 1], L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390;
LS_000002cd0c8d05d0_0_16 .concat [ 1 1 1 1], L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390;
LS_000002cd0c8d05d0_0_20 .concat [ 1 1 1 1], L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390;
LS_000002cd0c8d05d0_0_24 .concat [ 1 1 1 1], L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390;
LS_000002cd0c8d05d0_0_28 .concat [ 1 1 1 1], L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390;
LS_000002cd0c8d05d0_0_32 .concat [ 1 1 1 1], L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390;
LS_000002cd0c8d05d0_0_36 .concat [ 1 1 1 1], L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390;
LS_000002cd0c8d05d0_0_40 .concat [ 1 1 1 1], L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390;
LS_000002cd0c8d05d0_0_44 .concat [ 1 1 1 1], L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390;
LS_000002cd0c8d05d0_0_48 .concat [ 1 1 1 1], L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390, L_000002cd0c8d1390;
LS_000002cd0c8d05d0_1_0 .concat [ 4 4 4 4], LS_000002cd0c8d05d0_0_0, LS_000002cd0c8d05d0_0_4, LS_000002cd0c8d05d0_0_8, LS_000002cd0c8d05d0_0_12;
LS_000002cd0c8d05d0_1_4 .concat [ 4 4 4 4], LS_000002cd0c8d05d0_0_16, LS_000002cd0c8d05d0_0_20, LS_000002cd0c8d05d0_0_24, LS_000002cd0c8d05d0_0_28;
LS_000002cd0c8d05d0_1_8 .concat [ 4 4 4 4], LS_000002cd0c8d05d0_0_32, LS_000002cd0c8d05d0_0_36, LS_000002cd0c8d05d0_0_40, LS_000002cd0c8d05d0_0_44;
LS_000002cd0c8d05d0_1_12 .concat [ 4 0 0 0], LS_000002cd0c8d05d0_0_48;
L_000002cd0c8d05d0 .concat [ 16 16 16 4], LS_000002cd0c8d05d0_1_0, LS_000002cd0c8d05d0_1_4, LS_000002cd0c8d05d0_1_8, LS_000002cd0c8d05d0_1_12;
L_000002cd0c8d0990 .part L_000002cd0c8d1070, 20, 12;
L_000002cd0c8d1570 .concat [ 12 52 0 0], L_000002cd0c8d0990, L_000002cd0c8d05d0;
    .scope S_000002cd0c8367b0;
T_0 ;
    %wait E_000002cd0c859dc0;
    %load/vec4 v000002cd0c8cd110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002cd0c8cd070_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002cd0c8cd070_0;
    %addi 4, 0, 64;
    %assign/vec4 v000002cd0c8cd070_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002cd0c83ed60;
T_1 ;
    %pushi/vec4 12419, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002cd0c8ce0b0, 4, 0;
    %pushi/vec4 8401155, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002cd0c8ce0b0, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002cd0c8ce0b0, 4, 0;
    %pushi/vec4 3149715, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002cd0c8ce0b0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002cd0c8ce0b0, 4, 0;
    %vpi_call/w 10 19 "$display", "Instructions loaded:" {0 0 0};
    %vpi_call/w 10 20 "$display", "  [0]: 0x%h (ld x1, 0(x0))", &A<v000002cd0c8ce0b0, 0> {0 0 0};
    %vpi_call/w 10 21 "$display", "  [1]: 0x%h (ld x2, 8(x0))", &A<v000002cd0c8ce0b0, 1> {0 0 0};
    %vpi_call/w 10 22 "$display", "  [2]: 0x%h (add x3, x1, x2)", &A<v000002cd0c8ce0b0, 2> {0 0 0};
    %vpi_call/w 10 23 "$display", "  [3]: 0x%h (addi x31, x0, 3)", &A<v000002cd0c8ce0b0, 3> {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002cd0c872a20;
T_2 ;
Ewait_0 .event/or E_000002cd0c8598c0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cd0c869fd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c869350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c86a110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c869d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c868ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c8688b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c86a070_0, 0, 1;
    %load/vec4 v000002cd0c868f90_0;
    %cmpi/e 127, 127, 7;
    %jmp/0xz  T_2.0, 6;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002cd0c868f90_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %vpi_call/w 5 88 "$display", "Warning: Unknown opcode: 0x%h", v000002cd0c868f90_0 {0 0 0};
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cd0c869fd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cd0c869350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cd0c86a110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c869d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cd0c868ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cd0c8688b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c86a070_0, 0, 1;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cd0c869fd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cd0c869350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c86a110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c869d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c868ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cd0c8688b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c86a070_0, 0, 1;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cd0c869fd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c869350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c86a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cd0c869d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c868ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cd0c8688b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c86a070_0, 0, 1;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cd0c869fd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cd0c869350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c86a110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c869d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c868ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c8688b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c86a070_0, 0, 1;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002cd0c869fd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c869350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c86a110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c869d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c868ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c8688b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cd0c86a070_0, 0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002cd0c86e7b0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cd0c869990_0, 0, 32;
T_3.0 ;
    %load/vec4 v000002cd0c869990_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v000002cd0c869990_0;
    %store/vec4a v000002cd0c868d10, 4, 0;
    %load/vec4 v000002cd0c869990_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cd0c869990_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 15, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002cd0c868d10, 4, 0;
    %pushi/vec4 25, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002cd0c868d10, 4, 0;
    %vpi_call/w 6 31 "$display", "Memory initialized: [0]=%0d, [1]=%0d", &A<v000002cd0c868d10, 0>, &A<v000002cd0c868d10, 1> {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002cd0c86e7b0;
T_4 ;
    %wait E_000002cd0c859c00;
    %load/vec4 v000002cd0c869850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002cd0c869ad0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002cd0c869b70_0;
    %ix/getv 3, v000002cd0c869ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cd0c868d10, 0, 4;
    %vpi_call/w 6 38 "$display", "MEM WRITE: addr=%0d, data=%0d", v000002cd0c869ad0_0, v000002cd0c869b70_0 {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002cd0c83ebd0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cd0c86a4d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002cd0c86a4d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v000002cd0c86a4d0_0;
    %store/vec4a v000002cd0c8cdf70, 4, 0;
    %load/vec4 v000002cd0c86a4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cd0c86a4d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002cd0c83ebd0;
T_6 ;
    %wait E_000002cd0c859c00;
    %load/vec4 v000002cd0c8cc990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cd0c86a4d0_0, 0, 32;
T_6.2 ;
    %load/vec4 v000002cd0c86a4d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v000002cd0c86a4d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cd0c8cdf70, 0, 4;
    %load/vec4 v000002cd0c86a4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cd0c86a4d0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002cd0c8ccd50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v000002cd0c8cca30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000002cd0c8ccfd0_0;
    %load/vec4 v000002cd0c8cca30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cd0c8cdf70, 0, 4;
    %vpi_call/w 9 33 "$display", "REG WRITE: x%0d = %0d", v000002cd0c8cca30_0, v000002cd0c8ccfd0_0 {0 0 0};
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002cd0c83f9f0;
T_7 ;
Ewait_1 .event/or E_000002cd0c859700, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000002cd0c868db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v000002cd0c86a2f0_0;
    %load/vec4 v000002cd0c868b30_0;
    %add;
    %store/vec4 v000002cd0c869170_0, 0, 64;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v000002cd0c86a2f0_0;
    %load/vec4 v000002cd0c868b30_0;
    %add;
    %store/vec4 v000002cd0c869170_0, 0, 64;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v000002cd0c86a2f0_0;
    %load/vec4 v000002cd0c868b30_0;
    %sub;
    %store/vec4 v000002cd0c869170_0, 0, 64;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v000002cd0c86a2f0_0;
    %load/vec4 v000002cd0c868b30_0;
    %and;
    %store/vec4 v000002cd0c869170_0, 0, 64;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000002cd0c86a2f0_0;
    %load/vec4 v000002cd0c868b30_0;
    %or;
    %store/vec4 v000002cd0c869170_0, 0, 64;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002cd0c811640;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c8d11b0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000002cd0c811640;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v000002cd0c8d11b0_0;
    %inv;
    %store/vec4 v000002cd0c8d11b0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000002cd0c811640;
T_10 ;
    %vpi_call/w 3 20 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002cd0c811640 {0 0 0};
    %vpi_call/w 3 23 "$display", "=== RISC-V Single Cycle CPU Test ===" {0 0 0};
    %vpi_call/w 3 24 "$display", "Program: Load 15, Load 25, Add them, Set debug to 3" {0 0 0};
    %vpi_call/w 3 25 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cd0c8d0210_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cd0c8d0210_0, 0, 1;
    %vpi_call/w 3 31 "$display", "Reset released, starting execution..." {0 0 0};
    %vpi_call/w 3 32 "$display", "\000" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 38 "$display", "=== FINAL RESULTS ===" {0 0 0};
    %vpi_call/w 3 39 "$display", "Debug output (Register 31): %0d", v000002cd0c8d0530_0 {0 0 0};
    %vpi_call/w 3 40 "$display", "Register 1: %0d", &A<v000002cd0c8cdf70, 1> {0 0 0};
    %vpi_call/w 3 41 "$display", "Register 2: %0d", &A<v000002cd0c8cdf70, 2> {0 0 0};
    %vpi_call/w 3 42 "$display", "Register 3: %0d", &A<v000002cd0c8cdf70, 3> {0 0 0};
    %load/vec4 v000002cd0c8d0530_0;
    %cmpi/e 3, 0, 64;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 45 "$display", "\342\234\223 SUCCESS: Debug register correct!" {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 47 "$display", "\342\234\227 FAILURE: Debug register wrong" {0 0 0};
T_10.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002cd0c8cdf70, 4;
    %cmpi/e 40, 0, 64;
    %jmp/0xz  T_10.2, 4;
    %vpi_call/w 3 51 "$display", "\342\234\223 SUCCESS: Addition correct! 15 + 25 = 40" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 53 "$display", "\342\234\227 FAILURE: Addition wrong" {0 0 0};
T_10.3 ;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000002cd0c811640;
T_11 ;
    %wait E_000002cd0c859c00;
    %load/vec4 v000002cd0c8d0210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call/w 3 62 "$display", "Cycle | PC: 0x%02h | Instr: 0x%h | R1: %0d | R2: %0d | R3: %0d | R31: %0d", &PV<v000002cd0c8d1430_0, 0, 8>, v000002cd0c8d03f0_0, &A<v000002cd0c8cdf70, 1>, &A<v000002cd0c8cdf70, 2>, &A<v000002cd0c8cdf70, 3>, &A<v000002cd0c8cdf70, 31> {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "testbench/tb_single_cycle_cpu.sv";
    "src/single_cycle_cpu.sv";
    "src/control_unit.sv";
    "src/data_mem.sv";
    "src/data_path.sv";
    "src/alu.sv";
    "src/reg_file.sv";
    "src/instr_mem.sv";
    "src/pc_logic.sv";
    "src/sign_extend.sv";
