"D:/RTL_FPGA/VERILOG/aula19_clah/param_clah.vhd=work"
"D:/RTL_FPGA/VERILOG/aula19_clah/param_clah_tb.vhd=work"
