\hypertarget{struct_l_l___u_t_i_l_s___clk_init_type_def}{}\doxysection{Referencia de la Estructura L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+Clk\+Init\+Type\+Def}
\label{struct_l_l___u_t_i_l_s___clk_init_type_def}\index{LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}}


U\+T\+I\+LS System, A\+HB and A\+PB buses clock configuration structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+ll\+\_\+utils.\+h$>$}

\doxysubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{A\+H\+B\+C\+L\+K\+Divider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{A\+P\+B1\+C\+L\+K\+Divider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{A\+P\+B2\+C\+L\+K\+Divider}}
\end{DoxyCompactItemize}


\doxysubsection{Descripción detallada}
U\+T\+I\+LS System, A\+HB and A\+PB buses clock configuration structure definition. 

\doxysubsection{Documentación de los campos}
\mbox{\Hypertarget{struct_l_l___u_t_i_l_s___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}\label{struct_l_l___u_t_i_l_s___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}} 
\index{LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}!AHBCLKDivider@{AHBCLKDivider}}
\index{AHBCLKDivider@{AHBCLKDivider}!LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{AHBCLKDivider}{AHBCLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t A\+H\+B\+C\+L\+K\+Divider}

The A\+HB clock (H\+C\+LK) divider. This clock is derived from the system clock (S\+Y\+S\+C\+LK). This parameter can be a value of R\+C\+C\+\_\+\+L\+L\+\_\+\+E\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+D\+IV

This feature can be modified afterwards using unitary function L\+L\+\_\+\+R\+C\+C\+\_\+\+Set\+A\+H\+B\+Prescaler(). \mbox{\Hypertarget{struct_l_l___u_t_i_l_s___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}\label{struct_l_l___u_t_i_l_s___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}} 
\index{LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}!APB1CLKDivider@{APB1CLKDivider}}
\index{APB1CLKDivider@{APB1CLKDivider}!LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{APB1CLKDivider}{APB1CLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t A\+P\+B1\+C\+L\+K\+Divider}

The A\+P\+B1 clock (P\+C\+L\+K1) divider. This clock is derived from the A\+HB clock (H\+C\+LK). This parameter can be a value of R\+C\+C\+\_\+\+L\+L\+\_\+\+E\+C\+\_\+\+A\+P\+B1\+\_\+\+D\+IV

This feature can be modified afterwards using unitary function L\+L\+\_\+\+R\+C\+C\+\_\+\+Set\+A\+P\+B1\+Prescaler(). \mbox{\Hypertarget{struct_l_l___u_t_i_l_s___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}\label{struct_l_l___u_t_i_l_s___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}} 
\index{LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}!APB2CLKDivider@{APB2CLKDivider}}
\index{APB2CLKDivider@{APB2CLKDivider}!LL\_UTILS\_ClkInitTypeDef@{LL\_UTILS\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{APB2CLKDivider}{APB2CLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t A\+P\+B2\+C\+L\+K\+Divider}

The A\+P\+B2 clock (P\+C\+L\+K2) divider. This clock is derived from the A\+HB clock (H\+C\+LK). This parameter can be a value of R\+C\+C\+\_\+\+L\+L\+\_\+\+E\+C\+\_\+\+A\+P\+B2\+\_\+\+D\+IV

This feature can be modified afterwards using unitary function L\+L\+\_\+\+R\+C\+C\+\_\+\+Set\+A\+P\+B2\+Prescaler(). 

La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__utils_8h}{stm32f4xx\+\_\+ll\+\_\+utils.\+h}}\end{DoxyCompactItemize}
