{
  "basicblocks":
  {
    "network_layer_bottomright.B0":
    {
      "name":"network_layer_bottomright.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "network_layer_bottomright.B1":
    {
      "name":"network_layer_bottomright.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":15
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"80"
              }
            ]
          }
        ]
      }
    }
    , "network_layer_bottomright.B2":
    {
      "name":"network_layer_bottomright.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "network_layer_top.B0":
    {
      "name":"network_layer_top.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "network_layer_top.B1":
    {
      "name":"network_layer_top.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":22
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"139"
              }
            ]
          }
        ]
      }
    }
    , "network_layer_top.B2":
    {
      "name":"network_layer_top.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "network_layer_left.B0":
    {
      "name":"network_layer_left.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "network_layer_left.B1":
    {
      "name":"network_layer_left.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":22
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"183"
              }
            ]
          }
        ]
      }
    }
    , "network_layer_left.B2":
    {
      "name":"network_layer_left.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "lu.B0":
    {
      "name":"lu.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "lu.B1":
    {
      "name":"lu.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "lu.B2":
    {
      "name":"lu.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":216
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"405"
              }
            ]
          }
        ]
      }
    }
    , "lu.B3":
    {
      "name":"lu.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "lu.B4":
    {
      "name":"lu.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":57
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"419"
              }
            ]
          }
        ]
      }
    }
    , "lu.B5":
    {
      "name":"lu.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":24
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"253"
              }
            ]
          }
        ]
      }
    }
    , "lu.B6":
    {
      "name":"lu.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":11
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "lu.B7":
    {
      "name":"lu.B7"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":42
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"461"
              }
            ]
          }
        ]
      }
    }
    , "lu.B8":
    {
      "name":"lu.B8"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "lu.B9":
    {
      "name":"lu.B9"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "lu.B10":
    {
      "name":"lu.B10"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":22
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"555"
              }
            ]
          }
        ]
      }
    }
    , "lu.B11":
    {
      "name":"lu.B11"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":24
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"570"
              }
            ]
          }
        ]
      }
    }
    , "lu.B12":
    {
      "name":"lu.B12"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "top_update.B0":
    {
      "name":"top_update.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "top_update.B1":
    {
      "name":"top_update.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":5
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "top_update.B2":
    {
      "name":"top_update.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":232
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"601"
              }
            ]
          }
        ]
      }
    }
    , "top_update.B3":
    {
      "name":"top_update.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "top_update.B4":
    {
      "name":"top_update.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":8
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"615"
              }
            ]
          }
        ]
      }
    }
    , "top_update.B5":
    {
      "name":"top_update.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "top_update.B6":
    {
      "name":"top_update.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":239
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"624"
              }
            ]
          }
        ]
      }
    }
    , "top_update.B7":
    {
      "name":"top_update.B7"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":25
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"689"
              }
            ]
          }
        ]
      }
    }
    , "top_update.B8":
    {
      "name":"top_update.B8"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "top_update.B9":
    {
      "name":"top_update.B9"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":24
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"710"
              }
            ]
          }
        ]
      }
    }
    , "top_update.B10":
    {
      "name":"top_update.B10"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "left_update.B0":
    {
      "name":"left_update.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "left_update.B1":
    {
      "name":"left_update.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":5
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "left_update.B2":
    {
      "name":"left_update.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":232
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"740"
              }
            ]
          }
        ]
      }
    }
    , "left_update.B3":
    {
      "name":"left_update.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "left_update.B4":
    {
      "name":"left_update.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":8
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"754"
              }
            ]
          }
        ]
      }
    }
    , "left_update.B5":
    {
      "name":"left_update.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "left_update.B6":
    {
      "name":"left_update.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":236
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"762"
              }
            ]
          }
        ]
      }
    }
    , "left_update.B7":
    {
      "name":"left_update.B7"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":26
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"808"
              }
            ]
          }
        ]
      }
    }
    , "left_update.B8":
    {
      "name":"left_update.B8"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "left_update.B9":
    {
      "name":"left_update.B9"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":24
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"830"
              }
            ]
          }
        ]
      }
    }
    , "left_update.B10":
    {
      "name":"left_update.B10"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm0.B0":
    {
      "name":"inner_update_mm0.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm0.B1":
    {
      "name":"inner_update_mm0.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":236
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"863"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm0.B2":
    {
      "name":"inner_update_mm0.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm0.B3":
    {
      "name":"inner_update_mm0.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":39
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"884"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm0.B4":
    {
      "name":"inner_update_mm0.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm0.B5":
    {
      "name":"inner_update_mm0.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":24
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"935"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm0.B6":
    {
      "name":"inner_update_mm0.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm1.B0":
    {
      "name":"inner_update_mm1.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm1.B1":
    {
      "name":"inner_update_mm1.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":236
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"968"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm1.B2":
    {
      "name":"inner_update_mm1.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm1.B3":
    {
      "name":"inner_update_mm1.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":39
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"989"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm1.B4":
    {
      "name":"inner_update_mm1.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm1.B5":
    {
      "name":"inner_update_mm1.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":24
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"1040"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm1.B6":
    {
      "name":"inner_update_mm1.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm2.B0":
    {
      "name":"inner_update_mm2.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm2.B1":
    {
      "name":"inner_update_mm2.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":236
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"1073"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm2.B2":
    {
      "name":"inner_update_mm2.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm2.B3":
    {
      "name":"inner_update_mm2.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":39
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"1094"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm2.B4":
    {
      "name":"inner_update_mm2.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm2.B5":
    {
      "name":"inner_update_mm2.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":24
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"1145"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm2.B6":
    {
      "name":"inner_update_mm2.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm3.B0":
    {
      "name":"inner_update_mm3.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm3.B1":
    {
      "name":"inner_update_mm3.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":236
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"1178"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm3.B2":
    {
      "name":"inner_update_mm3.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm3.B3":
    {
      "name":"inner_update_mm3.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":39
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"1199"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm3.B4":
    {
      "name":"inner_update_mm3.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm3.B5":
    {
      "name":"inner_update_mm3.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":24
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"1250"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm3.B6":
    {
      "name":"inner_update_mm3.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm4.B0":
    {
      "name":"inner_update_mm4.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm4.B1":
    {
      "name":"inner_update_mm4.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":236
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"1283"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm4.B2":
    {
      "name":"inner_update_mm4.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm4.B3":
    {
      "name":"inner_update_mm4.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":39
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"1304"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm4.B4":
    {
      "name":"inner_update_mm4.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm4.B5":
    {
      "name":"inner_update_mm4.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":24
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":"1355"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm4.B6":
    {
      "name":"inner_update_mm4.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
  }
  , "functions":
  {
    "network_layer_bottomright":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_IEC_replicated_intel.cl"
          , "line":75
        }
      ]
      , "loop_hierachy":
      {
        "network_layer_bottomright__no_loop":
        [
          "network_layer_bottomright.B0"
          , "network_layer_bottomright.B2"
        ]
        , "network_layer_bottomright.B1":
        [
          "network_layer_bottomright.B1"
        ]
      }
    }
    , "network_layer_top":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_IEC_replicated_intel.cl"
          , "line":132
        }
      ]
      , "loop_hierachy":
      {
        "network_layer_top__no_loop":
        [
          "network_layer_top.B0"
          , "network_layer_top.B2"
        ]
        , "network_layer_top.B1":
        [
          "network_layer_top.B1"
        ]
      }
    }
    , "network_layer_left":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_IEC_replicated_intel.cl"
          , "line":176
        }
      ]
      , "loop_hierachy":
      {
        "network_layer_left__no_loop":
        [
          "network_layer_left.B0"
          , "network_layer_left.B2"
        ]
        , "network_layer_left.B1":
        [
          "network_layer_left.B1"
        ]
      }
    }
    , "lu":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_IEC_replicated_intel.cl"
          , "line":390
        }
      ]
      , "loop_hierachy":
      {
        "lu__no_loop":
        [
          "lu.B0"
          , "lu.B1"
          , "lu.B3"
          , "lu.B12"
        ]
        , "lu.B2":
        [
          "lu.B2"
        ]
        , "lu.B4":
        [
          "lu.B4"
          , "lu.B5"
          , "lu.B6"
          , "lu.B7"
          , "lu.B8"
          , "lu.B10"
          , "lu.B9"
        ]
        , "lu.B5":
        [
          "lu.B5"
        ]
        , "lu.B7":
        [
          "lu.B7"
        ]
        , "lu.B10":
        [
          "lu.B10"
        ]
        , "lu.B11":
        [
          "lu.B11"
        ]
      }
    }
    , "top_update":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_IEC_replicated_intel.cl"
          , "line":588
        }
      ]
      , "loop_hierachy":
      {
        "top_update__no_loop":
        [
          "top_update.B0"
          , "top_update.B1"
          , "top_update.B3"
          , "top_update.B10"
        ]
        , "top_update.B2":
        [
          "top_update.B2"
        ]
        , "top_update.B4":
        [
          "top_update.B4"
          , "top_update.B5"
          , "top_update.B6"
          , "top_update.B7"
          , "top_update.B8"
        ]
        , "top_update.B6":
        [
          "top_update.B6"
        ]
        , "top_update.B7":
        [
          "top_update.B7"
        ]
        , "top_update.B9":
        [
          "top_update.B9"
        ]
      }
    }
    , "left_update":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_IEC_replicated_intel.cl"
          , "line":728
        }
      ]
      , "loop_hierachy":
      {
        "left_update__no_loop":
        [
          "left_update.B0"
          , "left_update.B1"
          , "left_update.B3"
          , "left_update.B10"
        ]
        , "left_update.B2":
        [
          "left_update.B2"
        ]
        , "left_update.B4":
        [
          "left_update.B4"
          , "left_update.B5"
          , "left_update.B6"
          , "left_update.B7"
          , "left_update.B8"
        ]
        , "left_update.B6":
        [
          "left_update.B6"
        ]
        , "left_update.B7":
        [
          "left_update.B7"
        ]
        , "left_update.B9":
        [
          "left_update.B9"
        ]
      }
    }
    , "inner_update_mm0":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_IEC_replicated_intel.cl"
          , "line":849
        }
      ]
      , "loop_hierachy":
      {
        "inner_update_mm0__no_loop":
        [
          "inner_update_mm0.B0"
          , "inner_update_mm0.B2"
          , "inner_update_mm0.B4"
          , "inner_update_mm0.B6"
        ]
        , "inner_update_mm0.B1":
        [
          "inner_update_mm0.B1"
        ]
        , "inner_update_mm0.B3":
        [
          "inner_update_mm0.B3"
        ]
        , "inner_update_mm0.B5":
        [
          "inner_update_mm0.B5"
        ]
      }
    }
    , "inner_update_mm1":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_IEC_replicated_intel.cl"
          , "line":954
        }
      ]
      , "loop_hierachy":
      {
        "inner_update_mm1__no_loop":
        [
          "inner_update_mm1.B0"
          , "inner_update_mm1.B2"
          , "inner_update_mm1.B4"
          , "inner_update_mm1.B6"
        ]
        , "inner_update_mm1.B1":
        [
          "inner_update_mm1.B1"
        ]
        , "inner_update_mm1.B3":
        [
          "inner_update_mm1.B3"
        ]
        , "inner_update_mm1.B5":
        [
          "inner_update_mm1.B5"
        ]
      }
    }
    , "inner_update_mm2":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_IEC_replicated_intel.cl"
          , "line":1059
        }
      ]
      , "loop_hierachy":
      {
        "inner_update_mm2__no_loop":
        [
          "inner_update_mm2.B0"
          , "inner_update_mm2.B2"
          , "inner_update_mm2.B4"
          , "inner_update_mm2.B6"
        ]
        , "inner_update_mm2.B1":
        [
          "inner_update_mm2.B1"
        ]
        , "inner_update_mm2.B3":
        [
          "inner_update_mm2.B3"
        ]
        , "inner_update_mm2.B5":
        [
          "inner_update_mm2.B5"
        ]
      }
    }
    , "inner_update_mm3":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_IEC_replicated_intel.cl"
          , "line":1164
        }
      ]
      , "loop_hierachy":
      {
        "inner_update_mm3__no_loop":
        [
          "inner_update_mm3.B0"
          , "inner_update_mm3.B2"
          , "inner_update_mm3.B4"
          , "inner_update_mm3.B6"
        ]
        , "inner_update_mm3.B1":
        [
          "inner_update_mm3.B1"
        ]
        , "inner_update_mm3.B3":
        [
          "inner_update_mm3.B3"
        ]
        , "inner_update_mm3.B5":
        [
          "inner_update_mm3.B5"
        ]
      }
    }
    , "inner_update_mm4":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_IEC_replicated_intel.cl"
          , "line":1269
        }
      ]
      , "loop_hierachy":
      {
        "inner_update_mm4__no_loop":
        [
          "inner_update_mm4.B0"
          , "inner_update_mm4.B2"
          , "inner_update_mm4.B4"
          , "inner_update_mm4.B6"
        ]
        , "inner_update_mm4.B1":
        [
          "inner_update_mm4.B1"
        ]
        , "inner_update_mm4.B3":
        [
          "inner_update_mm4.B3"
        ]
        , "inner_update_mm4.B5":
        [
          "inner_update_mm4.B5"
        ]
      }
    }
  }
}
