$date
	Thu Jan 22 14:07:20 2026
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fsm_tb $end
$var wire 1 ! yellow $end
$var wire 1 " red $end
$var wire 1 # green $end
$var wire 1 $ count_en $end
$var wire 1 % count_clr $end
$var reg 1 & button $end
$var reg 1 ' clk $end
$var reg 1 ( count_max $end
$var reg 1 ) nrst $end
$var integer 32 * tb_passed [31:0] $end
$var integer 32 + tb_test_num [31:0] $end
$scope module DUT $end
$var wire 1 & button $end
$var wire 1 ' clk $end
$var wire 1 ( count_max $end
$var wire 1 ) nrst $end
$var reg 1 % count_clr $end
$var reg 1 $ count_en $end
$var reg 1 # green $end
$var reg 1 " red $end
$var reg 2 , state_d [1:0] $end
$var reg 2 - state_q [1:0] $end
$var reg 1 ! yellow $end
$scope begin count_register $end
$upscope $end
$scope begin next_state_logic $end
$upscope $end
$upscope $end
$scope task reset_dut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
bx +
bx *
0)
0(
0'
0&
0%
1$
0#
1"
0!
$end
#500
1'
#1000
0'
#1500
1'
#2000
1)
0'
#2500
1'
#3000
0'
#3500
1'
#4000
0'
#4500
1'
#5000
0'
#5500
1'
#6000
0'
#6500
1'
#7000
b10 ,
1$
1"
1(
0'
#7500
1%
1#
0$
0"
b10 -
1'
#8000
1%
1#
0(
0'
#8500
1'
#9000
0'
#9500
1'
#10000
0'
#10500
1'
#11000
1%
1#
1(
0'
#11500
1'
#12000
1%
1#
0(
0'
#12500
1'
#13000
0'
#13500
1'
#14000
0'
#14500
1'
#15000
b1 ,
1%
1#
1&
0'
#15500
1$
1!
0%
0#
b1 -
1'
#16000
1$
1!
0&
0'
#16500
1'
#17000
0'
#17500
1'
#18000
0'
#18500
1'
#19000
b0 ,
1$
1!
1(
0'
#19500
b10 ,
1"
1$
0!
b0 -
1'
#20000
1$
1"
b0 ,
0(
0'
#20500
1'
#21000
0'
#21500
1'
#22000
0'
#22500
1'
#23000
b10 ,
1$
1"
1(
0'
#23500
1%
1#
0$
0"
b10 -
1'
#24000
1%
1#
0(
0'
#24500
1'
#25000
0'
#25500
1'
#26000
0'
#26500
1'
#27000
0'
