$date
	Sun Oct 23 09:51:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1047955
b111 !
1"
#1047958
b111 &
b111 %
1$
#1047959
0"
#1047962
b10110 &
b10110 %
#1047966
b1011 &
b1011 %
#1047970
b100010 &
b100010 %
#1047974
b10001 &
b10001 %
#1047978
b110100 &
b110100 %
#1047982
b11010 &
b11010 %
#1047986
b1101 &
b1101 %
#1047990
b101000 &
b101000 %
#1047994
b10100 &
b10100 %
#1047998
b1010 &
b1010 %
#1048002
b101 &
b101 %
#1048006
b10000 &
b10000 %
#1048010
b1000 &
b1000 %
#1048014
b100 &
b100 %
#1048018
b10 &
b10 %
#1048022
b1 &
1#
b1 %
#1048026
b0 &
b0 %
0#
0$
#2014700
b11000 !
1"
#2014702
b11000 &
b11000 %
1$
#2014703
0"
#2014706
b1100 &
b1100 %
#2014710
b110 &
b110 %
#2014714
b11 &
b11 %
#2014718
b1010 &
b1010 %
#2014722
b101 &
b101 %
#2014726
b10000 &
b10000 %
#2014730
b1000 &
b1000 %
#2014734
b100 &
b100 %
#2014738
b10 &
b10 %
#2014742
b1 &
1#
b1 %
#2014746
b0 &
b0 %
0#
0$
#2989511
b10 !
1"
#2989514
b10 &
b10 %
1$
#2989515
0"
#2989518
b1 &
1#
b1 %
#2989522
b0 &
b0 %
0#
0$
#4500012
