// Seed: 2397552718
`define pp_1 0
module module_0 ();
  logic id_1;
  assign id_1 = 1;
  logic id_2, id_3;
endmodule
`timescale 1ps / 1ps
