/* Generated by Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os) */

module up_down_counter(clock0, reset, dir, load, counter_input, counter_output);
  input clock0;
  output [15:0] counter_output;
  input dir;
  input load;
  input reset;
  input [15:0] counter_input;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2431 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2430 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2429 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2428 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2427 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2426 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2425 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2424 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2423 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2422 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2421 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2420 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2419 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2418 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2417 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2416 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2415 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2414 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2413 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2412 ;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:11.16-11.21" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.reset ;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:14.20-14.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.load ;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:12.16-12.19" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.dir ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:17.28-17.42" *)
  wire [15:0] \$auto$rs_design_edit.cc:1139:execute$2433.counter_output ;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:15.31-15.44" *)
  wire [15:0] \$auto$rs_design_edit.cc:1139:execute$2433.counter_input ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[8] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[10] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[13] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[12] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[15] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$dir ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$load ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$reset ;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:10.16-10.22" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.clock0 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[11] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[14] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$clkbufmap.cc:317:execute$2348 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$clock0 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[8] ;
  wire \$iopadmap$counter_input[8] ;
  wire \$iopadmap$counter_input[7] ;
  wire \$iopadmap$counter_input[6] ;
  wire \$iopadmap$counter_input[5] ;
  wire \$iopadmap$counter_input[4] ;
  wire \$iopadmap$counter_input[3] ;
  wire \$iopadmap$counter_input[2] ;
  wire \$iopadmap$counter_input[1] ;
  wire \$iopadmap$counter_input[15] ;
  wire \$iopadmap$counter_input[14] ;
  wire \$iopadmap$counter_input[13] ;
  wire \$iopadmap$counter_input[12] ;
  wire \$iopadmap$counter_input[11] ;
  wire \$iopadmap$counter_input[10] ;
  wire \$iopadmap$counter_input[0] ;
  wire \$iopadmap$clock0 ;
  wire \$auto$clkbufmap.cc:317:execute$2348 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[14] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[10] ;
  wire \$iopadmap$reset ;
  wire \$iopadmap$dir ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[15] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[12] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[13] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[0] ;
  wire \$iopadmap$load ;
  wire \$iopadmap$counter_input[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[11] ;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:10.16-10.22" *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:10.16-10.22" *)
  wire clock0;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:17.28-17.42" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:17.28-17.42" *)
  wire [15:0] counter_output;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:12.16-12.19" *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:12.16-12.19" *)
  wire dir;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:14.20-14.24" *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:14.20-14.24" *)
  wire load;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:11.16-11.21" *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:11.16-11.21" *)
  wire reset;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:19.20-19.32" *)
  wire \counter_data[8] ;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:15.31-15.44" *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_down_counter/up_down_counter.v:15.31-15.44" *)
  wire [15:0] counter_input;
  wire \$auto$rs_design_edit.cc:870:execute$2412 ;
  wire \$auto$rs_design_edit.cc:870:execute$2413 ;
  wire \$auto$rs_design_edit.cc:870:execute$2414 ;
  wire \$auto$rs_design_edit.cc:870:execute$2415 ;
  wire \$auto$rs_design_edit.cc:870:execute$2416 ;
  wire \$auto$rs_design_edit.cc:870:execute$2417 ;
  wire \$auto$rs_design_edit.cc:870:execute$2418 ;
  wire \$auto$rs_design_edit.cc:870:execute$2419 ;
  wire \$auto$rs_design_edit.cc:870:execute$2420 ;
  wire \$auto$rs_design_edit.cc:870:execute$2421 ;
  wire \$auto$rs_design_edit.cc:870:execute$2422 ;
  wire \$auto$rs_design_edit.cc:870:execute$2423 ;
  wire \$auto$rs_design_edit.cc:870:execute$2424 ;
  wire \$auto$rs_design_edit.cc:870:execute$2425 ;
  wire \$auto$rs_design_edit.cc:870:execute$2426 ;
  wire \$auto$rs_design_edit.cc:870:execute$2427 ;
  wire \$auto$rs_design_edit.cc:870:execute$2428 ;
  wire \$auto$rs_design_edit.cc:870:execute$2429 ;
  wire \$auto$rs_design_edit.cc:870:execute$2430 ;
  wire \$auto$rs_design_edit.cc:870:execute$2431 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_9  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[9] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.dir  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2429 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.dir ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$dir )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.load  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2430 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.load ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$load )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2431 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$clkbufmap.cc:284:execute$2346  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$clock0 ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$clkbufmap.cc:317:execute$2348 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.clock0  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2412 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.clock0 ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$clock0 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2413 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2414 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2415 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2416 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2417 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2418 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2419 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2420 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2421 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2422 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2423 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2424 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2425 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2426 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2427 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_input_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2428 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_input [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[0] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_1  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[1] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_10  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[10] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_11  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[11] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_12  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[12] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_13  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[13] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_14  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[14] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_15  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[15] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_2  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[2] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_3  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[3] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_4  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[4] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_5  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[5] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_6  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[6] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_7  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[7] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$up_down_counter.counter_output_8  (
    .I(\$auto$rs_design_edit.cc:1139:execute$2433.counter_data[8] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2433.counter_output [8])
  );
  fabric_up_down_counter \$auto$rs_design_edit.cc:1137:execute$2432  (
    .\$auto$rs_design_edit.cc:870:execute$2431 (\$auto$rs_design_edit.cc:870:execute$2431 ),
    .\$auto$rs_design_edit.cc:870:execute$2430 (\$auto$rs_design_edit.cc:870:execute$2430 ),
    .\$auto$rs_design_edit.cc:870:execute$2429 (\$auto$rs_design_edit.cc:870:execute$2429 ),
    .\$auto$rs_design_edit.cc:870:execute$2428 (\$auto$rs_design_edit.cc:870:execute$2428 ),
    .\$auto$rs_design_edit.cc:870:execute$2427 (\$auto$rs_design_edit.cc:870:execute$2427 ),
    .\$auto$rs_design_edit.cc:870:execute$2426 (\$auto$rs_design_edit.cc:870:execute$2426 ),
    .\$auto$rs_design_edit.cc:870:execute$2425 (\$auto$rs_design_edit.cc:870:execute$2425 ),
    .\$auto$rs_design_edit.cc:870:execute$2424 (\$auto$rs_design_edit.cc:870:execute$2424 ),
    .\$auto$rs_design_edit.cc:870:execute$2423 (\$auto$rs_design_edit.cc:870:execute$2423 ),
    .\$auto$rs_design_edit.cc:870:execute$2422 (\$auto$rs_design_edit.cc:870:execute$2422 ),
    .\$auto$rs_design_edit.cc:870:execute$2421 (\$auto$rs_design_edit.cc:870:execute$2421 ),
    .\$auto$rs_design_edit.cc:870:execute$2420 (\$auto$rs_design_edit.cc:870:execute$2420 ),
    .\$auto$rs_design_edit.cc:870:execute$2419 (\$auto$rs_design_edit.cc:870:execute$2419 ),
    .\$auto$rs_design_edit.cc:870:execute$2418 (\$auto$rs_design_edit.cc:870:execute$2418 ),
    .\$auto$rs_design_edit.cc:870:execute$2417 (\$auto$rs_design_edit.cc:870:execute$2417 ),
    .\$auto$rs_design_edit.cc:870:execute$2416 (\$auto$rs_design_edit.cc:870:execute$2416 ),
    .\$auto$rs_design_edit.cc:870:execute$2415 (\$auto$rs_design_edit.cc:870:execute$2415 ),
    .\$auto$rs_design_edit.cc:870:execute$2414 (\$auto$rs_design_edit.cc:870:execute$2414 ),
    .\$auto$rs_design_edit.cc:870:execute$2413 (\$auto$rs_design_edit.cc:870:execute$2413 ),
    .\$auto$rs_design_edit.cc:870:execute$2412 (\$auto$rs_design_edit.cc:870:execute$2412 ),
    .\$auto$clkbufmap.cc:317:execute$2348 (\$auto$clkbufmap.cc:317:execute$2348 ),
    .\$iopadmap$counter_input[0] (\$iopadmap$counter_input[0] ),
    .\$iopadmap$counter_input[10] (\$iopadmap$counter_input[10] ),
    .\$iopadmap$counter_input[11] (\$iopadmap$counter_input[11] ),
    .\$iopadmap$counter_input[12] (\$iopadmap$counter_input[12] ),
    .\$iopadmap$counter_input[13] (\$iopadmap$counter_input[13] ),
    .\$iopadmap$counter_input[14] (\$iopadmap$counter_input[14] ),
    .\$iopadmap$counter_input[15] (\$iopadmap$counter_input[15] ),
    .\$iopadmap$counter_input[1] (\$iopadmap$counter_input[1] ),
    .\$iopadmap$counter_input[2] (\$iopadmap$counter_input[2] ),
    .\$iopadmap$counter_input[3] (\$iopadmap$counter_input[3] ),
    .\$iopadmap$counter_input[4] (\$iopadmap$counter_input[4] ),
    .\$iopadmap$counter_input[5] (\$iopadmap$counter_input[5] ),
    .\$iopadmap$counter_input[6] (\$iopadmap$counter_input[6] ),
    .\$iopadmap$counter_input[7] (\$iopadmap$counter_input[7] ),
    .\$iopadmap$counter_input[8] (\$iopadmap$counter_input[8] ),
    .\$iopadmap$counter_input[9] (\$iopadmap$counter_input[9] ),
    .\$iopadmap$dir (\$iopadmap$dir ),
    .\$iopadmap$load (\$iopadmap$load ),
    .\$iopadmap$reset (\$iopadmap$reset ),
    .\counter_data[0] (\counter_data[0] ),
    .\counter_data[10] (\counter_data[10] ),
    .\counter_data[11] (\counter_data[11] ),
    .\counter_data[12] (\counter_data[12] ),
    .\counter_data[13] (\counter_data[13] ),
    .\counter_data[14] (\counter_data[14] ),
    .\counter_data[15] (\counter_data[15] ),
    .\counter_data[1] (\counter_data[1] ),
    .\counter_data[2] (\counter_data[2] ),
    .\counter_data[3] (\counter_data[3] ),
    .\counter_data[4] (\counter_data[4] ),
    .\counter_data[5] (\counter_data[5] ),
    .\counter_data[6] (\counter_data[6] ),
    .\counter_data[7] (\counter_data[7] ),
    .\counter_data[8] (\counter_data[8] ),
    .\counter_data[9] (\counter_data[9] )
  );
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2431  = \$auto$rs_design_edit.cc:870:execute$2431 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2430  = \$auto$rs_design_edit.cc:870:execute$2430 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2429  = \$auto$rs_design_edit.cc:870:execute$2429 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2428  = \$auto$rs_design_edit.cc:870:execute$2428 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2427  = \$auto$rs_design_edit.cc:870:execute$2427 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2426  = \$auto$rs_design_edit.cc:870:execute$2426 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2425  = \$auto$rs_design_edit.cc:870:execute$2425 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2424  = \$auto$rs_design_edit.cc:870:execute$2424 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2423  = \$auto$rs_design_edit.cc:870:execute$2423 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2422  = \$auto$rs_design_edit.cc:870:execute$2422 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2421  = \$auto$rs_design_edit.cc:870:execute$2421 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2420  = \$auto$rs_design_edit.cc:870:execute$2420 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2419  = \$auto$rs_design_edit.cc:870:execute$2419 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2418  = \$auto$rs_design_edit.cc:870:execute$2418 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2417  = \$auto$rs_design_edit.cc:870:execute$2417 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2416  = \$auto$rs_design_edit.cc:870:execute$2416 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2415  = \$auto$rs_design_edit.cc:870:execute$2415 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2414  = \$auto$rs_design_edit.cc:870:execute$2414 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2413  = \$auto$rs_design_edit.cc:870:execute$2413 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$rs_design_edit.cc:870:execute$2412  = \$auto$rs_design_edit.cc:870:execute$2412 ;
  assign \$auto$clkbufmap.cc:317:execute$2348  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$auto$clkbufmap.cc:317:execute$2348 ;
  assign \$iopadmap$counter_input[0]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[0] ;
  assign \$iopadmap$counter_input[10]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[10] ;
  assign \$iopadmap$counter_input[11]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[11] ;
  assign \$iopadmap$counter_input[12]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[12] ;
  assign \$iopadmap$counter_input[13]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[13] ;
  assign \$iopadmap$counter_input[14]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[14] ;
  assign \$iopadmap$counter_input[15]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[15] ;
  assign \$iopadmap$counter_input[1]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[1] ;
  assign \$iopadmap$counter_input[2]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[2] ;
  assign \$iopadmap$counter_input[3]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[3] ;
  assign \$iopadmap$counter_input[4]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[4] ;
  assign \$iopadmap$counter_input[5]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[5] ;
  assign \$iopadmap$counter_input[6]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[6] ;
  assign \$iopadmap$counter_input[7]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[7] ;
  assign \$iopadmap$counter_input[8]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[8] ;
  assign \$iopadmap$counter_input[9]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$counter_input[9] ;
  assign \$iopadmap$dir  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$dir ;
  assign \$iopadmap$load  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$load ;
  assign \$iopadmap$reset  = \$flatten$auto$rs_design_edit.cc:1139:execute$2433.$iopadmap$reset ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.clock0  = clock0;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[0]  = \counter_data[0] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[10]  = \counter_data[10] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[11]  = \counter_data[11] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[12]  = \counter_data[12] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[13]  = \counter_data[13] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[14]  = \counter_data[14] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[15]  = \counter_data[15] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[1]  = \counter_data[1] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[2]  = \counter_data[2] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[3]  = \counter_data[3] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[4]  = \counter_data[4] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[5]  = \counter_data[5] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[6]  = \counter_data[6] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[7]  = \counter_data[7] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[8]  = \counter_data[8] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_data[9]  = \counter_data[9] ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.counter_input  = counter_input;
  assign counter_output = \$auto$rs_design_edit.cc:1139:execute$2433.counter_output ;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.dir  = dir;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.load  = load;
  assign \$auto$rs_design_edit.cc:1139:execute$2433.reset  = reset;
endmodule
