Test: module_rename
Description: Rename a Verilog module from old_name to new_name
Error: Collection expecting embedding with dimension of 384, got 768
Timestamp: 2025-07-19T13:45:35.142916
