; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %.fr11 = freeze i32 %6, !dbg !11
  %7 = icmp slt i32 %.fr11, 64, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = and i32 %8, 31, !dbg !12
  %10 = lshr i32 %8, 5, !dbg !12
  %11 = shl i32 %8, 2, !dbg !12
  %12 = and i32 %11, 2044, !dbg !12
  %13 = mul i32 %.fr11, 3584, !dbg !13
  %14 = add i32 %12, %13, !dbg !14
  %15 = sext i32 %14 to i64, !dbg !15
  %16 = getelementptr bfloat, ptr addrspace(1) %0, i64 %15, !dbg !15
  br i1 %7, label %.split.preheader, label %.split.us.preheader

.split.us.preheader:                              ; preds = %5
  %17 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %16, i1 false, i32 0, i1 false, i32 0, i1 false) #5, !dbg !16
  %18 = extractvalue { i32, i32 } %17, 0, !dbg !16
  %19 = bitcast i32 %18 to <2 x bfloat>, !dbg !16
  %20 = extractvalue { i32, i32 } %17, 1, !dbg !16
  %21 = bitcast i32 %20 to <2 x bfloat>, !dbg !16
  %22 = extractelement <2 x bfloat> %19, i64 0, !dbg !16
  %23 = extractelement <2 x bfloat> %19, i64 1, !dbg !16
  %24 = extractelement <2 x bfloat> %21, i64 0, !dbg !16
  %25 = extractelement <2 x bfloat> %21, i64 1, !dbg !16
  %26 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %22) #5, !dbg !17
  %27 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %23) #5, !dbg !17
  %28 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %24) #5, !dbg !17
  %29 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %25) #5, !dbg !17
  %30 = or disjoint i32 %12, 2048, !dbg !18
  %31 = add i32 %30, %13, !dbg !14
  %32 = sext i32 %31 to i64, !dbg !15
  %33 = getelementptr bfloat, ptr addrspace(1) %0, i64 %32, !dbg !15
  %34 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %33, i1 false, i32 0, i1 false, i32 0, i1 false) #5, !dbg !16
  %35 = extractvalue { i32, i32 } %34, 0, !dbg !16
  %36 = bitcast i32 %35 to <2 x bfloat>, !dbg !16
  %37 = extractvalue { i32, i32 } %34, 1, !dbg !16
  %38 = bitcast i32 %37 to <2 x bfloat>, !dbg !16
  %39 = extractelement <2 x bfloat> %36, i64 0, !dbg !16
  %40 = extractelement <2 x bfloat> %36, i64 1, !dbg !16
  %41 = extractelement <2 x bfloat> %38, i64 0, !dbg !16
  %42 = extractelement <2 x bfloat> %38, i64 1, !dbg !16
  %43 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %39) #5, !dbg !17
  %44 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %40) #5, !dbg !17
  %45 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %41) #5, !dbg !17
  %46 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %42) #5, !dbg !17
  br label %__nv_rsqrtf.exit, !dbg !19

.split.preheader:                                 ; preds = %5
  %47 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %16, i1 true, i32 0, i1 true, i32 0, i1 true) #5, !dbg !16
  %48 = extractvalue { i32, i32 } %47, 0, !dbg !16
  %49 = bitcast i32 %48 to <2 x bfloat>, !dbg !16
  %50 = extractvalue { i32, i32 } %47, 1, !dbg !16
  %51 = bitcast i32 %50 to <2 x bfloat>, !dbg !16
  %52 = extractelement <2 x bfloat> %49, i64 0, !dbg !16
  %53 = extractelement <2 x bfloat> %49, i64 1, !dbg !16
  %54 = extractelement <2 x bfloat> %51, i64 0, !dbg !16
  %55 = extractelement <2 x bfloat> %51, i64 1, !dbg !16
  %56 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %52) #5, !dbg !17
  %57 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %53) #5, !dbg !17
  %58 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %54) #5, !dbg !17
  %59 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %55) #5, !dbg !17
  %60 = fmul float %56, %56, !dbg !23
  %61 = fmul float %57, %57, !dbg !23
  %62 = fmul float %58, %58, !dbg !23
  %63 = fmul float %59, %59, !dbg !23
  %64 = or disjoint i32 %12, 2048, !dbg !18
  %65 = icmp samesign ult i32 %64, 3584, !dbg !24
  %66 = add i32 %64, %13, !dbg !14
  %67 = sext i32 %66 to i64, !dbg !15
  %68 = getelementptr bfloat, ptr addrspace(1) %0, i64 %67, !dbg !15
  %69 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %68, i1 %65, i32 0, i1 %65, i32 0, i1 %65) #5, !dbg !16
  %70 = extractvalue { i32, i32 } %69, 0, !dbg !16
  %71 = bitcast i32 %70 to <2 x bfloat>, !dbg !16
  %72 = extractvalue { i32, i32 } %69, 1, !dbg !16
  %73 = bitcast i32 %72 to <2 x bfloat>, !dbg !16
  %74 = extractelement <2 x bfloat> %71, i64 0, !dbg !16
  %75 = extractelement <2 x bfloat> %71, i64 1, !dbg !16
  %76 = extractelement <2 x bfloat> %73, i64 0, !dbg !16
  %77 = extractelement <2 x bfloat> %73, i64 1, !dbg !16
  %78 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %74) #5, !dbg !17
  %79 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %75) #5, !dbg !17
  %80 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %76) #5, !dbg !17
  %81 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %77) #5, !dbg !17
  %82 = fmul float %78, %78, !dbg !23
  %83 = fmul float %79, %79, !dbg !23
  %84 = fmul float %80, %80, !dbg !23
  %85 = fmul float %81, %81, !dbg !23
  %86 = fadd float %60, %82, !dbg !25
  %87 = fadd float %61, %83, !dbg !25
  %88 = fadd float %62, %84, !dbg !25
  %89 = fadd float %63, %85, !dbg !25
  %spec.select.1 = select i1 %65, float %86, float %60, !dbg !26
  %90 = select i1 %65, float %87, float %61, !dbg !26
  %91 = select i1 %65, float %88, float %62, !dbg !26
  %92 = select i1 %65, float %89, float %63, !dbg !26
  %93 = fadd float %spec.select.1, %90, !dbg !19
  %94 = fadd float %91, %93, !dbg !19
  %95 = fadd float %92, %94, !dbg !19
  br label %__nv_rsqrtf.exit, !dbg !19

__nv_rsqrtf.exit:                                 ; preds = %.split.us.preheader, %.split.preheader
  %96 = phi float [ %95, %.split.preheader ], [ 0.000000e+00, %.split.us.preheader ], !dbg !27
  %97 = bitcast float %96 to i32, !dbg !19
  %98 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %97, i32 16, i32 31), !dbg !19
  %99 = bitcast i32 %98 to float, !dbg !19
  %100 = fadd float %96, %99, !dbg !27
  %101 = bitcast float %100 to i32, !dbg !19
  %102 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %101, i32 8, i32 31), !dbg !19
  %103 = bitcast i32 %102 to float, !dbg !19
  %104 = fadd float %100, %103, !dbg !27
  %105 = bitcast float %104 to i32, !dbg !19
  %106 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %105, i32 4, i32 31), !dbg !19
  %107 = bitcast i32 %106 to float, !dbg !19
  %108 = fadd float %104, %107, !dbg !27
  %109 = bitcast float %108 to i32, !dbg !19
  %110 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %109, i32 2, i32 31), !dbg !19
  %111 = bitcast i32 %110 to float, !dbg !19
  %112 = fadd float %108, %111, !dbg !27
  %113 = bitcast float %112 to i32, !dbg !19
  %114 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %113, i32 1, i32 31), !dbg !19
  %115 = bitcast i32 %114 to float, !dbg !19
  %116 = fadd float %112, %115, !dbg !27
  %117 = icmp eq i32 %9, 0, !dbg !19
  %118 = and i32 %10, 15, !dbg !19
  %119 = zext nneg i32 %118 to i64, !dbg !19
  %120 = getelementptr float, ptr addrspace(3) @global_smem, i64 %119, !dbg !19
  %121 = bitcast float %116 to <1 x i32>, !dbg !19
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %120, <1 x i32> %121, i1 %117) #5, !dbg !19
  tail call void @llvm.nvvm.barrier0(), !dbg !19
  %122 = icmp slt i32 %8, 16, !dbg !19
  %123 = sext i32 %8 to i64, !dbg !19
  %124 = getelementptr float, ptr addrspace(3) @global_smem, i64 %123, !dbg !19
  %125 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %124, i1 %122) #5, !dbg !19
  %126 = bitcast i32 %125 to float, !dbg !19
  %127 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %125, i32 8, i32 31), !dbg !19
  %128 = bitcast i32 %127 to float, !dbg !19
  %129 = fadd float %126, %128, !dbg !27
  %130 = bitcast float %129 to i32, !dbg !19
  %131 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %130, i32 4, i32 31), !dbg !19
  %132 = bitcast i32 %131 to float, !dbg !19
  %133 = fadd float %129, %132, !dbg !27
  %134 = bitcast float %133 to i32, !dbg !19
  %135 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %134, i32 2, i32 31), !dbg !19
  %136 = bitcast i32 %135 to float, !dbg !19
  %137 = fadd float %133, %136, !dbg !27
  %138 = bitcast float %137 to i32, !dbg !19
  %139 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %138, i32 1, i32 31), !dbg !19
  %140 = bitcast i32 %139 to float, !dbg !19
  %141 = fadd float %137, %140, !dbg !27
  %142 = and i32 %8, 15, !dbg !19
  %143 = icmp eq i32 %142, 0, !dbg !19
  %144 = and i1 %122, %143, !dbg !19
  %145 = bitcast float %141 to <1 x i32>, !dbg !19
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %124, <1 x i32> %145, i1 %144) #5, !dbg !19
  tail call void @llvm.nvvm.barrier0(), !dbg !19
  %146 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !19
  %147 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %146, float 3.584000e+03) #5, !dbg !29
  %148 = fadd float %147, 0x3EB0C6F7A0000000, !dbg !30
  %149 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %150 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %151 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %152 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %.not.i8 = icmp eq i32 %152, 0, !dbg !31
  br i1 %.not.i8, label %155, label %153, !dbg !31

153:                                              ; preds = %__nv_rsqrtf.exit
  %154 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %148), !dbg !31
  br label %__nv_rsqrtf.exit10, !dbg !31

155:                                              ; preds = %__nv_rsqrtf.exit
  %156 = tail call float @llvm.nvvm.rsqrt.approx.f(float %148), !dbg !31
  br label %__nv_rsqrtf.exit10, !dbg !31

__nv_rsqrtf.exit10:                               ; preds = %153, %155
  %.0.i9 = phi float [ %154, %153 ], [ %156, %155 ], !dbg !31
  %157 = zext nneg i32 %12 to i64, !dbg !32
  %158 = add i32 %12, %13, !dbg !33
  %159 = sext i32 %158 to i64, !dbg !34
  %160 = getelementptr bfloat, ptr addrspace(1) %0, i64 %159, !dbg !34
  %161 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %160, i1 %7, i32 0, i1 %7, i32 0, i1 %7) #5, !dbg !35
  %162 = extractvalue { i32, i32 } %161, 0, !dbg !35
  %163 = bitcast i32 %162 to <2 x bfloat>, !dbg !35
  %164 = extractvalue { i32, i32 } %161, 1, !dbg !35
  %165 = bitcast i32 %164 to <2 x bfloat>, !dbg !35
  %166 = extractelement <2 x bfloat> %163, i64 0, !dbg !35
  %167 = extractelement <2 x bfloat> %163, i64 1, !dbg !35
  %168 = extractelement <2 x bfloat> %165, i64 0, !dbg !35
  %169 = extractelement <2 x bfloat> %165, i64 1, !dbg !35
  %170 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %166) #5, !dbg !36
  %171 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %167) #5, !dbg !36
  %172 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %168) #5, !dbg !36
  %173 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %169) #5, !dbg !36
  %174 = getelementptr bfloat, ptr addrspace(1) %1, i64 %157, !dbg !37
  %175 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %174, i1 true, i32 0, i1 true, i32 0, i1 true) #5, !dbg !38
  %176 = extractvalue { i32, i32 } %175, 0, !dbg !38
  %177 = bitcast i32 %176 to <2 x bfloat>, !dbg !38
  %178 = extractvalue { i32, i32 } %175, 1, !dbg !38
  %179 = bitcast i32 %178 to <2 x bfloat>, !dbg !38
  %180 = extractelement <2 x bfloat> %177, i64 0, !dbg !38
  %181 = extractelement <2 x bfloat> %177, i64 1, !dbg !38
  %182 = extractelement <2 x bfloat> %179, i64 0, !dbg !38
  %183 = extractelement <2 x bfloat> %179, i64 1, !dbg !38
  %184 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %180) #5, !dbg !39
  %185 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %181) #5, !dbg !39
  %186 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %182) #5, !dbg !39
  %187 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %183) #5, !dbg !39
  %188 = fmul float %.0.i9, %170, !dbg !40
  %189 = fmul float %.0.i9, %171, !dbg !40
  %190 = fmul float %.0.i9, %172, !dbg !40
  %191 = fmul float %.0.i9, %173, !dbg !40
  %192 = fmul float %188, %184, !dbg !41
  %193 = fmul float %189, %185, !dbg !41
  %194 = fmul float %190, %186, !dbg !41
  %195 = fmul float %191, %187, !dbg !41
  %196 = getelementptr bfloat, ptr addrspace(1) %2, i64 %159, !dbg !42
  %197 = tail call bfloat asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %192) #5, !dbg !43
  %198 = tail call bfloat asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %193) #5, !dbg !43
  %199 = tail call bfloat asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %194) #5, !dbg !43
  %200 = tail call bfloat asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %195) #5, !dbg !43
  %201 = insertelement <2 x bfloat> poison, bfloat %197, i64 0, !dbg !43
  %202 = insertelement <2 x bfloat> %201, bfloat %198, i64 1, !dbg !43
  %203 = bitcast <2 x bfloat> %202 to i32, !dbg !43
  %204 = insertelement <2 x bfloat> poison, bfloat %199, i64 0, !dbg !43
  %205 = insertelement <2 x bfloat> %204, bfloat %200, i64 1, !dbg !43
  %206 = bitcast <2 x bfloat> %205 to i32, !dbg !43
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %203, i32 %206, ptr addrspace(1) %196, i1 %7) #5, !dbg !43
  %207 = or disjoint i64 %157, 2048, !dbg !44
  %208 = icmp samesign ult i64 %207, 3584, !dbg !45
  %209 = trunc nuw nsw i64 %207 to i32, !dbg !33
  %210 = add i32 %13, %209, !dbg !33
  %211 = sext i32 %210 to i64, !dbg !34
  %212 = getelementptr bfloat, ptr addrspace(1) %0, i64 %211, !dbg !34
  %213 = and i1 %7, %208, !dbg !46
  %214 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %212, i1 %213, i32 0, i1 %213, i32 0, i1 %213) #5, !dbg !35
  %215 = extractvalue { i32, i32 } %214, 0, !dbg !35
  %216 = bitcast i32 %215 to <2 x bfloat>, !dbg !35
  %217 = extractvalue { i32, i32 } %214, 1, !dbg !35
  %218 = bitcast i32 %217 to <2 x bfloat>, !dbg !35
  %219 = extractelement <2 x bfloat> %216, i64 0, !dbg !35
  %220 = extractelement <2 x bfloat> %216, i64 1, !dbg !35
  %221 = extractelement <2 x bfloat> %218, i64 0, !dbg !35
  %222 = extractelement <2 x bfloat> %218, i64 1, !dbg !35
  %223 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %219) #5, !dbg !36
  %224 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %220) #5, !dbg !36
  %225 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %221) #5, !dbg !36
  %226 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %222) #5, !dbg !36
  %227 = getelementptr bfloat, ptr addrspace(1) %1, i64 %207, !dbg !37
  %228 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %227, i1 %208, i32 0, i1 %208, i32 0, i1 %208) #5, !dbg !38
  %229 = extractvalue { i32, i32 } %228, 0, !dbg !38
  %230 = bitcast i32 %229 to <2 x bfloat>, !dbg !38
  %231 = extractvalue { i32, i32 } %228, 1, !dbg !38
  %232 = bitcast i32 %231 to <2 x bfloat>, !dbg !38
  %233 = extractelement <2 x bfloat> %230, i64 0, !dbg !38
  %234 = extractelement <2 x bfloat> %230, i64 1, !dbg !38
  %235 = extractelement <2 x bfloat> %232, i64 0, !dbg !38
  %236 = extractelement <2 x bfloat> %232, i64 1, !dbg !38
  %237 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %233) #5, !dbg !39
  %238 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %234) #5, !dbg !39
  %239 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %235) #5, !dbg !39
  %240 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(bfloat %236) #5, !dbg !39
  %241 = fmul float %.0.i9, %223, !dbg !40
  %242 = fmul float %.0.i9, %224, !dbg !40
  %243 = fmul float %.0.i9, %225, !dbg !40
  %244 = fmul float %.0.i9, %226, !dbg !40
  %245 = fmul float %241, %237, !dbg !41
  %246 = fmul float %242, %238, !dbg !41
  %247 = fmul float %243, %239, !dbg !41
  %248 = fmul float %244, %240, !dbg !41
  %249 = getelementptr bfloat, ptr addrspace(1) %2, i64 %211, !dbg !42
  %250 = tail call bfloat asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %245) #5, !dbg !43
  %251 = tail call bfloat asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %246) #5, !dbg !43
  %252 = tail call bfloat asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %247) #5, !dbg !43
  %253 = tail call bfloat asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %248) #5, !dbg !43
  %254 = insertelement <2 x bfloat> poison, bfloat %250, i64 0, !dbg !43
  %255 = insertelement <2 x bfloat> %254, bfloat %251, i64 1, !dbg !43
  %256 = bitcast <2 x bfloat> %255 to i32, !dbg !43
  %257 = insertelement <2 x bfloat> poison, bfloat %252, i64 0, !dbg !43
  %258 = insertelement <2 x bfloat> %257, bfloat %253, i64 1, !dbg !43
  %259 = bitcast <2 x bfloat> %258 to i32, !dbg !43
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %256, i32 %259, ptr addrspace(1) %249, i1 %213) #5, !dbg !43
  ret void, !dbg !47
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cgq7hprqcvvvjblx2eovzw3mw6aprhfnjbb4qmyda5obhdaw4sts.py", directory: "/home/ljp/llm/Diffulex/tmp/torchinductor_ljp/gq")
!4 = !{ptr @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_0, !"kernel", i32 1}
!5 = !{ptr @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_0, !"reqntidx", i32 512}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_0", linkageName: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 24, column: 21, scope: !7)
!12 = !DILocation(line: 25, column: 33, scope: !7)
!13 = !DILocation(line: 32, column: 44, scope: !7)
!14 = !DILocation(line: 32, column: 39, scope: !7)
!15 = !DILocation(line: 32, column: 34, scope: !7)
!16 = !DILocation(line: 32, column: 49, scope: !7)
!17 = !DILocation(line: 32, column: 108, scope: !7)
!18 = !DILocation(line: 29, column: 27, scope: !7)
!19 = !DILocation(line: 267, column: 36, scope: !20, inlinedAt: !22)
!20 = distinct !DILexicalBlockFile(scope: !7, file: !21, discriminator: 0)
!21 = !DIFile(filename: "standard.py", directory: "/home/ljp/llm/Diffulex/.venv/lib/python3.12/site-packages/triton/language")
!22 = !DILocation(line: 38, column: 25, scope: !7)
!23 = !DILocation(line: 34, column: 22, scope: !7)
!24 = !DILocation(line: 30, column: 25, scope: !7)
!25 = !DILocation(line: 36, column: 23, scope: !7)
!26 = !DILocation(line: 37, column: 46, scope: !7)
!27 = !DILocation(line: 256, column: 15, scope: !28, inlinedAt: !22)
!28 = distinct !DILexicalBlockFile(scope: !20, file: !21, discriminator: 0)
!29 = !DILocation(line: 47, column: 22, scope: !7)
!30 = !DILocation(line: 49, column: 23, scope: !7)
!31 = !DILocation(line: 50, column: 32, scope: !7)
!32 = !DILocation(line: 39, column: 36, scope: !7)
!33 = !DILocation(line: 43, column: 39, scope: !7)
!34 = !DILocation(line: 43, column: 34, scope: !7)
!35 = !DILocation(line: 43, column: 49, scope: !7)
!36 = !DILocation(line: 43, column: 109, scope: !7)
!37 = !DILocation(line: 44, column: 35, scope: !7)
!38 = !DILocation(line: 44, column: 40, scope: !7)
!39 = !DILocation(line: 44, column: 91, scope: !7)
!40 = !DILocation(line: 51, column: 23, scope: !7)
!41 = !DILocation(line: 53, column: 24, scope: !7)
!42 = !DILocation(line: 54, column: 29, scope: !7)
!43 = !DILocation(line: 54, column: 51, scope: !7)
!44 = !DILocation(line: 40, column: 27, scope: !7)
!45 = !DILocation(line: 41, column: 25, scope: !7)
!46 = !DILocation(line: 43, column: 57, scope: !7)
!47 = !DILocation(line: 39, column: 4, scope: !7)
