-- Do not edit!
-- Generated from nut/include/arch/cm3/stm/vendor/stm32*.h

nutarch_cm3_stm32l4 =
{
   {
   name = "nutarch_cm3_stm32l4_family",
   options =
      {
         {
            macro = "STM32L412xx",
            requires = {"HW_MCU_STM32L412xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_464",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_2_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM1_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_TIM6_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_USB_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_TSC_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_TIM2_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=83",
               "HWDEF += -DSTM32DIE=464",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l412xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l41x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L422xx",
            requires = {"HW_MCU_STM32L422xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_464",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_2_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM1_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_TIM6_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_USB_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_TSC_STM32",
               "HW_AES_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_TIM2_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=83",
               "HWDEF += -DSTM32DIE=464",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l422xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l41x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L431xx",
            requires = {"HW_MCU_STM32L431xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_435",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM1_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_SDMMC1_STM32",
               "HW_SPI3_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SWPMI1_STM32",
               "HW_TSC_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_TIM2_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=83",
               "HWDEF += -DSTM32DIE=435",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l431xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l43x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L432xx",
            requires = {"HW_MCU_STM32L432xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_435",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM1_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_SPI1_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_SPI3_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_USB_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SWPMI1_STM32",
               "HW_TSC_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_TIM2_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=83",
               "HWDEF += -DSTM32DIE=435",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l432xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l43x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L433xx",
            requires = {"HW_MCU_STM32L433xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_435",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM1_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_SDMMC1_STM32",
               "HW_SPI3_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_USB_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SWPMI1_STM32",
               "HW_TSC_STM32",
               "HW_LCD_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_TIM2_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=83",
               "HWDEF += -DSTM32DIE=435",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l433xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l43x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L442xx",
            requires = {"HW_MCU_STM32L442xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_435",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM1_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_SPI1_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_SPI3_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_USB_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SWPMI1_STM32",
               "HW_TSC_STM32",
               "HW_AES_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_TIM2_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=83",
               "HWDEF += -DSTM32DIE=435",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l442xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l43x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L443xx",
            requires = {"HW_MCU_STM32L443xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_435",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM1_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_SDMMC1_STM32",
               "HW_SPI3_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_USB_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SWPMI1_STM32",
               "HW_TSC_STM32",
               "HW_LCD_STM32",
               "HW_AES_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_TIM2_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=83",
               "HWDEF += -DSTM32DIE=435",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l443xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l43x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L451xx",
            requires = {"HW_MCU_STM32L451xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_462",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM1_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_SDMMC1_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_TSC_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_TIM2_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=85",
               "HWDEF += -DSTM32DIE=462",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l451xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l45x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L452xx",
            requires = {"HW_MCU_STM32L452xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_462",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM1_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_SDMMC1_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_USB_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_TSC_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_TIM2_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=85",
               "HWDEF += -DSTM32DIE=462",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l452xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l45x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L462xx",
            requires = {"HW_MCU_STM32L462xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_462",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM1_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_SDMMC1_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_USB_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_TSC_STM32",
               "HW_AES_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_TIM2_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=85",
               "HWDEF += -DSTM32DIE=462",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l462xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l45x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L471xx",
            requires = {"HW_MCU_STM32L471xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_415",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_2_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_TIM1_TRG_COM_TIM17_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_TIM8_STM32",
               "HW_TIM8_BRK_STM32",
               "HW_TIM8_UP_STM32",
               "HW_TIM8_TRG_COM_STM32",
               "HW_TIM8_CC_STM32",
               "HW_ADC3_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_SWPMI1_STM32",
               "HW_TSC_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_VDDIO2_ISOLATION_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=82",
               "HWDEF += -DSTM32DIE=415",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l471xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l47x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L475xx",
            requires = {"HW_MCU_STM32L475xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_415",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_2_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_TIM1_TRG_COM_TIM17_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_TIM8_STM32",
               "HW_TIM8_BRK_STM32",
               "HW_TIM8_UP_STM32",
               "HW_TIM8_TRG_COM_STM32",
               "HW_TIM8_CC_STM32",
               "HW_ADC3_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_SWPMI1_STM32",
               "HW_TSC_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_VDDIO2_ISOLATION_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=82",
               "HWDEF += -DSTM32DIE=415",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l475xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l47x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L476xx",
            requires = {"HW_MCU_STM32L476xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_415",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_2_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_TIM1_TRG_COM_TIM17_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_TIM8_STM32",
               "HW_TIM8_BRK_STM32",
               "HW_TIM8_UP_STM32",
               "HW_TIM8_TRG_COM_STM32",
               "HW_TIM8_CC_STM32",
               "HW_ADC3_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_SWPMI1_STM32",
               "HW_TSC_STM32",
               "HW_LCD_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_VDDIO2_ISOLATION_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=82",
               "HWDEF += -DSTM32DIE=415",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l476xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l47x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L485xx",
            requires = {"HW_MCU_STM32L485xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_415",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_2_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_TIM1_TRG_COM_TIM17_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_TIM8_STM32",
               "HW_TIM8_BRK_STM32",
               "HW_TIM8_UP_STM32",
               "HW_TIM8_TRG_COM_STM32",
               "HW_TIM8_CC_STM32",
               "HW_ADC3_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_SWPMI1_STM32",
               "HW_TSC_STM32",
               "HW_AES_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_VDDIO2_ISOLATION_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=82",
               "HWDEF += -DSTM32DIE=415",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l485xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l47x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L486xx",
            requires = {"HW_MCU_STM32L486xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_415",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_2_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_TIM1_TRG_COM_TIM17_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_TIM8_STM32",
               "HW_TIM8_BRK_STM32",
               "HW_TIM8_UP_STM32",
               "HW_TIM8_TRG_COM_STM32",
               "HW_TIM8_CC_STM32",
               "HW_ADC3_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_SWPMI1_STM32",
               "HW_TSC_STM32",
               "HW_LCD_STM32",
               "HW_AES_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_VDDIO2_ISOLATION_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=82",
               "HWDEF += -DSTM32DIE=415",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l486xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l47x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L496xx",
            requires = {"HW_MCU_STM32L496xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_461",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_2_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_TIM1_TRG_COM_TIM17_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_TIM8_STM32",
               "HW_TIM8_BRK_STM32",
               "HW_TIM8_UP_STM32",
               "HW_TIM8_TRG_COM_STM32",
               "HW_TIM8_CC_STM32",
               "HW_ADC3_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_SWPMI1_STM32",
               "HW_TSC_STM32",
               "HW_LCD_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_DCMI_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_DMA2D_STM32",
               "HW_VDDIO2_ISOLATION_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=91",
               "HWDEF += -DSTM32DIE=461",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l496xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l49x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L4A6xx",
            requires = {"HW_MCU_STM32L4A6xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_461",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_2_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_TIM1_TRG_COM_TIM17_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_TIM8_STM32",
               "HW_TIM8_BRK_STM32",
               "HW_TIM8_UP_STM32",
               "HW_TIM8_TRG_COM_STM32",
               "HW_TIM8_CC_STM32",
               "HW_ADC3_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_QUADSPI_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_SWPMI1_STM32",
               "HW_TSC_STM32",
               "HW_LCD_STM32",
               "HW_AES_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_DCMI_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_DMA2D_STM32",
               "HW_VDDIO2_ISOLATION_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=91",
               "HWDEF += -DSTM32DIE=461",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l4a6xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l49x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4a6_dma.h>\"",
            },
         },
         {
            macro = "STM32L4R5xx",
            requires = {"HW_MCU_STM32L4R5xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_470",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_TIM1_TRG_COM_TIM17_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_TIM8_STM32",
               "HW_TIM8_BRK_STM32",
               "HW_TIM8_UP_STM32",
               "HW_TIM8_TRG_COM_STM32",
               "HW_TIM8_CC_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_OCTOSPI1_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_OCTOSPI2_STM32",
               "HW_TSC_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_DCMI_STM32",
               "HW_DMA2D_STM32",
               "HW_DMAMUX1_OVR_STM32",
               "HW_VDDIO2_ISOLATION_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=95",
               "HWDEF += -DSTM32DIE=470",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l4r5xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l4rx_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4s9_dma.h>\"",
            },
         },
         {
            macro = "STM32L4R7xx",
            requires = {"HW_MCU_STM32L4R7xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_470",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_TIM1_TRG_COM_TIM17_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_TIM8_STM32",
               "HW_TIM8_BRK_STM32",
               "HW_TIM8_UP_STM32",
               "HW_TIM8_TRG_COM_STM32",
               "HW_TIM8_CC_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_OCTOSPI1_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_OCTOSPI2_STM32",
               "HW_TSC_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_DCMI_STM32",
               "HW_DMA2D_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_GFXMMU_STM32",
               "HW_DMAMUX1_OVR_STM32",
               "HW_VDDIO2_ISOLATION_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=95",
               "HWDEF += -DSTM32DIE=470",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l4r7xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l4rx_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4s9_dma.h>\"",
            },
         },
         {
            macro = "STM32L4R9xx",
            requires = {"HW_MCU_STM32L4R9xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_470",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_TIM1_TRG_COM_TIM17_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_TIM8_STM32",
               "HW_TIM8_BRK_STM32",
               "HW_TIM8_UP_STM32",
               "HW_TIM8_TRG_COM_STM32",
               "HW_TIM8_CC_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_OCTOSPI1_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_OCTOSPI2_STM32",
               "HW_TSC_STM32",
               "HW_DSI_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_CRS_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_DCMI_STM32",
               "HW_DMA2D_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_GFXMMU_STM32",
               "HW_DMAMUX1_OVR_STM32",
               "HW_VDDIO2_ISOLATION_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=95",
               "HWDEF += -DSTM32DIE=470",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l4r9xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l4rx_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4s9_dma.h>\"",
            },
         },
         {
            macro = "STM32L4S5xx",
            requires = {"HW_MCU_STM32L4S5xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_470",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_TIM1_TRG_COM_TIM17_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_TIM8_STM32",
               "HW_TIM8_BRK_STM32",
               "HW_TIM8_UP_STM32",
               "HW_TIM8_TRG_COM_STM32",
               "HW_TIM8_CC_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_OCTOSPI1_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_OCTOSPI2_STM32",
               "HW_TSC_STM32",
               "HW_AES_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_HASH_CRS_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_DCMI_STM32",
               "HW_DMA2D_STM32",
               "HW_DMAMUX1_OVR_STM32",
               "HW_VDDIO2_ISOLATION_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=95",
               "HWDEF += -DSTM32DIE=470",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l4s5xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l4rx_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4s9_dma.h>\"",
            },
         },
         {
            macro = "STM32L4S7xx",
            requires = {"HW_MCU_STM32L4S7xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_470",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_TIM1_TRG_COM_TIM17_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_TIM8_STM32",
               "HW_TIM8_BRK_STM32",
               "HW_TIM8_UP_STM32",
               "HW_TIM8_TRG_COM_STM32",
               "HW_TIM8_CC_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_OCTOSPI1_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_OCTOSPI2_STM32",
               "HW_TSC_STM32",
               "HW_AES_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_HASH_CRS_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_DCMI_STM32",
               "HW_DMA2D_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_GFXMMU_STM32",
               "HW_DMAMUX1_OVR_STM32",
               "HW_VDDIO2_ISOLATION_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=95",
               "HWDEF += -DSTM32DIE=470",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l4s7xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l4rx_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4s9_dma.h>\"",
            },
         },
         {
            macro = "STM32L4S9xx",
            requires = {"HW_MCU_STM32L4S9xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_470",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_PVM_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_CHANNEL1_STM32",
               "HW_DMA1_CHANNEL2_STM32",
               "HW_DMA1_CHANNEL3_STM32",
               "HW_DMA1_CHANNEL4_STM32",
               "HW_DMA1_CHANNEL5_STM32",
               "HW_DMA1_CHANNEL6_STM32",
               "HW_DMA1_CHANNEL7_STM32",
               "HW_ADC1_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM1_BRK_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM1_UP_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_TIM1_TRG_COM_TIM17_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_TIM8_STM32",
               "HW_TIM8_BRK_STM32",
               "HW_TIM8_UP_STM32",
               "HW_TIM8_TRG_COM_STM32",
               "HW_TIM8_CC_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_CHANNEL1_STM32",
               "HW_DMA2_CHANNEL2_STM32",
               "HW_DMA2_CHANNEL3_STM32",
               "HW_DMA2_CHANNEL4_STM32",
               "HW_DMA2_CHANNEL5_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM1_STM32",
               "HW_LPTIM2_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_CHANNEL6_STM32",
               "HW_DMA2_CHANNEL7_STM32",
               "HW_LPUART1_STM32",
               "HW_OCTOSPI1_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_OCTOSPI2_STM32",
               "HW_TSC_STM32",
               "HW_DSI_STM32",
               "HW_AES_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_HASH_CRS_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_DCMI_STM32",
               "HW_DMA2D_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_GFXMMU_STM32",
               "HW_DMAMUX1_OVR_STM32",
               "HW_VDDIO2_ISOLATION_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=95",
               "HWDEF += -DSTM32DIE=470",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32l4s9xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32l4rx_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32l4s9_dma.h>\"",
            },
         },
      }
   }
}
