{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__260.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["conv_s1_r_x",["Array",16,"BitIn"]],
          ["conv_s1_r_y",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "add_conv_s1_r_x_270_271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_274_275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p3_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "mul_conv_s1_r_y3_270":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_1_273_274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "rom_kernela0":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",9], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,255,18,13,16,19]]}
          },
          "rom_kernela0_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.conv_s1_r_x","add_conv_s1_r_x_270_271.in0"],
          ["mul_conv_s1_r_y3_270.out","add_conv_s1_r_x_270_271.in1"],
          ["rom_kernela0.raddr","add_conv_s1_r_x_270_271.out"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_274_275.in0"],
          ["mul_hw_input_global_wrapper_stencil_1_273_274.out","add_conv_stencil_1_274_275.in1"],
          ["self.out_conv_stencil","add_conv_stencil_1_274_275.out"],
          ["mul_conv_s1_r_y3_270.in1","const_p3_3.out"],
          ["self.conv_s1_r_y","mul_conv_s1_r_y3_270.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_1_273_274.in0"],
          ["rom_kernela0.rdata","mul_hw_input_global_wrapper_stencil_1_273_274.in1"],
          ["rom_kernela0_ren.out","rom_kernela0.ren"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      }
    }
  }
}
}
