###################################################################
##
## Name     : nand_01
## Desc     : Microprocessor Peripheral Description
##          : Automatically generated by PsfUtility
##
###################################################################

BEGIN nand_01

## Peripheral Options
OPTION IPTYPE = PERIPHERAL
OPTION IMP_NETLIST = TRUE
OPTION HDL = VERILOG
OPTION IP_GROUP = MICROBLAZE:PPC:USER


## Bus Interfaces
BUS_INTERFACE BUS = SFSL, BUS_STD = FSL, BUS_TYPE = SLAVE
BUS_INTERFACE BUS = MFSL, BUS_STD = FSL, BUS_TYPE = MASTER

## Generics for VHDL or Parameters for Verilog

## Ports
PORT FSL_Clk = "", DIR = I, BUS = SFSL:MFSL, SIGIS = CLK
PORT FSL_Rst = OPB_Rst, DIR = I, BUS = SFSL:MFSL, SIGIS = RST
PORT FSL_S_Clk = FSL_S_Clk, DIR = O, BUS = SFSL, SIGIS = Clk
PORT FSL_S_Read = FSL_S_Read, DIR = O, BUS = SFSL
PORT FSL_S_Data = FSL_S_Data, DIR = I, VEC = [0:31], BUS = SFSL
PORT FSL_S_Control = FSL_S_Control, DIR = I, BUS = SFSL
PORT FSL_S_Exists = FSL_S_Exists, DIR = I, BUS = SFSL
PORT FSL_M_Clk = FSL_M_Clk, DIR = O, BUS = MFSL, SIGIS = Clk
PORT FSL_M_Write = FSL_M_Write, DIR = O, BUS = MFSL
PORT FSL_M_Data = FSL_M_Data, DIR = O, VEC = [0:31], BUS = MFSL
PORT FSL_M_Control = FSL_M_Control, DIR = O, BUS = MFSL
PORT FSL_M_Full = FSL_M_Full, DIR = I, BUS = MFSL
PORT curr_state = "", DIR = O, VEC = [0:5]
PORT ccount_q = "", DIR = O, VEC = [0:4]
PORT control_q = "", DIR = O, VEC = [0:15]
PORT count_q = "", DIR = O, VEC = [0:15]
PORT raddr_q = "", DIR = O, VEC = [0:12]
PORT nDone = "", DIR = O
PORT nReset = "", DIR = O
PORT nAddr = "", DIR = O, VEC = [0:31]
PORT nCmd = "", DIR = O, VEC = [0:2]
PORT nData_Loaded = "", DIR = O
PORT nCmd_Loaded = "", DIR = O
PORT nCsf = "", DIR = O, VEC = [0:6]
PORT n_re_l = "", DIR = O
PORT n_we_l = "", DIR = O
PORT n_ale = "", DIR = O
PORT n_cle = "", DIR = O
PORT n_ce1_l = "", DIR = O
PORT n_ce2_l = "", DIR = O
PORT n_wp_l = "", DIR = O
PORT n_io_dir = "", DIR = O
PORT n_i = "", DIR = I, VEC = [0:7]
PORT n_o = "", DIR = O, VEC = [0:7]
PORT n_rb1_l = "", DIR = I
PORT n_rb2_l = "", DIR = I
PORT t_rb1_l = "", DIR = O
PORT t_rb2_l = "", DIR = O
PORT t_i = "", DIR = O, VEC = [0:7]

END
