{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 13:19:44 2013 " "Info: Processing started: Sun Aug 25 13:19:44 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off m_group2 -c m_group2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off m_group2 -c m_group2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_group2.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file m_group2.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_group2 " "Info: Found entity 1: m_group2" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 datarate_ctrl " "Info: Found entity 2: datarate_ctrl" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 lfsr " "Info: Found entity 3: lfsr" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 87 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 man_coder " "Info: Found entity 4: man_coder" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 110 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "m_group2 " "Info: Elaborating entity \"m_group2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:KEY " "Info: Elaborating entity \"key\" for hierarchy \"key:KEY\"" {  } { { "m_group2.v" "KEY" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datarate_ctrl datarate_ctrl:D1 " "Info: Elaborating entity \"datarate_ctrl\" for hierarchy \"datarate_ctrl:D1\"" {  } { { "m_group2.v" "D1" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:data_lfsr1 " "Info: Elaborating entity \"lfsr\" for hierarchy \"lfsr:data_lfsr1\"" {  } { { "m_group2.v" "data_lfsr1" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 m_group2.v(101) " "Warning (10230): Verilog HDL assignment warning at m_group2.v(101): truncated value with size 9 to match size of target (8)" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "man_coder man_coder:Coder_data " "Info: Elaborating entity \"man_coder\" for hierarchy \"man_coder:Coder_data\"" {  } { { "m_group2.v" "Coder_data" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:data_lfsr2 " "Info: Elaborating entity \"lfsr\" for hierarchy \"lfsr:data_lfsr2\"" {  } { { "m_group2.v" "data_lfsr2" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 m_group2.v(101) " "Warning (10230): Verilog HDL assignment warning at m_group2.v(101): truncated value with size 13 to match size of target (12)" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 95 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Info: Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Info: Implemented 188 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 13:19:46 2013 " "Info: Processing ended: Sun Aug 25 13:19:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
