Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Fri Mar  6 16:20:21 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[68]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[68]:D
  Delay (ns):              0.230
  Slack (ns):              0.072
  Arrival (ns):            4.088
  Required (ns):           4.016
  Operating Conditions: fast_hv_lt

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[23]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[23]:D
  Delay (ns):              0.196
  Slack (ns):              0.103
  Arrival (ns):            2.076
  Required (ns):           1.973
  Operating Conditions: fast_hv_lt

Path 3
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[23]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[23]:D
  Delay (ns):              0.204
  Slack (ns):              0.111
  Arrival (ns):            2.084
  Required (ns):           1.973
  Operating Conditions: fast_hv_lt

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[27]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[27]:D
  Delay (ns):              0.206
  Slack (ns):              0.113
  Arrival (ns):            2.086
  Required (ns):           1.973
  Operating Conditions: fast_hv_lt

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[27]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[27]:D
  Delay (ns):              0.206
  Slack (ns):              0.113
  Arrival (ns):            2.086
  Required (ns):           1.973
  Operating Conditions: fast_hv_lt

Path 6
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q:D
  Delay (ns):              0.190
  Slack (ns):              0.118
  Arrival (ns):            4.467
  Required (ns):           4.349
  Operating Conditions: fast_hv_lt

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr2[112]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2_[112]:D
  Delay (ns):              0.189
  Slack (ns):              0.118
  Arrival (ns):            4.079
  Required (ns):           3.961
  Operating Conditions: fast_hv_lt

Path 8
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[86]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[86]:D
  Delay (ns):              0.190
  Slack (ns):              0.118
  Arrival (ns):            4.051
  Required (ns):           3.933
  Operating Conditions: fast_hv_lt

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_en_reg1_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_en_reg2_tmr2:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.078
  Required (ns):           3.959
  Operating Conditions: fast_hv_lt

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[50]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[50]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.068
  Required (ns):           3.949
  Operating Conditions: fast_hv_lt

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_rd_valid_r1_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_rd_valid:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.063
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[1]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.096
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed[68]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[68]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.075
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[20]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.097
  Required (ns):           3.978
  Operating Conditions: fast_hv_lt

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[64]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[64]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.074
  Required (ns):           3.955
  Operating Conditions: fast_hv_lt

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[93]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[93]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.072
  Required (ns):           3.953
  Operating Conditions: fast_hv_lt

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[111]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[111]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.070
  Required (ns):           3.951
  Operating Conditions: fast_hv_lt

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[118]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[118]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.064
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[7]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.095
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[90]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[90]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.072
  Required (ns):           3.953
  Operating Conditions: fast_hv_lt

Path 21
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q_tmr3:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.469
  Required (ns):           4.350
  Operating Conditions: fast_hv_lt

Path 22
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/q_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.463
  Required (ns):           4.344
  Operating Conditions: fast_hv_lt

Path 23
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_victim_tag_tmr2[17]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[30]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            2.095
  Required (ns):           1.976
  Operating Conditions: fast_hv_lt

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_0__tmr2[123]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1_[123]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.081
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 25
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC1_stxp_dataerr_tmr2:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC2_stxp_dataerr_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            2.065
  Required (ns):           1.946
  Operating Conditions: fast_hv_lt

Path 26
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s1_tmr2[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2_tmr2[0]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            2.085
  Required (ns):           1.966
  Operating Conditions: fast_hv_lt

Path 27
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_tmr3[11]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE_tmr2[11]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.077
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 28
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_tmr2[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2_tmr3[3]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.071
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 29
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[122]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr3[122]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.049
  Required (ns):           3.930
  Operating Conditions: fast_hv_lt

Path 30
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[59]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr3[59]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.056
  Required (ns):           3.937
  Operating Conditions: fast_hv_lt

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_0__tmr2[117]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr2[117]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.084
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr2[117]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2__tmr2[117]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.083
  Required (ns):           3.964
  Operating Conditions: fast_hv_lt

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr3[110]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2__tmr2[110]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.109
  Required (ns):           3.990
  Operating Conditions: fast_hv_lt

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/r_valid_sh_tmr3[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/r_valid_sh[4]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.082
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr2[22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr3[23]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.082
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 36
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d1_tmr2:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d2_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            2.072
  Required (ns):           1.953
  Operating Conditions: fast_hv_lt

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_154/MSC_i_155/s0_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_154/MSC_i_155/s1_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.079
  Required (ns):           3.960
  Operating Conditions: fast_hv_lt

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_211/MSC_i_212/s0_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_211/MSC_i_212/s1_tmr3:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.105
  Required (ns):           3.986
  Operating Conditions: fast_hv_lt

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_42/MSC_i_44/MSC_i_50/s0_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_42/MSC_i_44/MSC_i_50/s1:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.059
  Required (ns):           3.940
  Operating Conditions: fast_hv_lt

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_42/MSC_i_44/MSC_i_52/s0_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_42/MSC_i_44/MSC_i_52/s1_tmr2:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.063
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_10/MSC_i_12/MSC_i_18/s0_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_10/MSC_i_12/MSC_i_18/s1_tmr3:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.049
  Required (ns):           3.930
  Operating Conditions: fast_hv_lt

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_10/din_gray_r[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_10/MSC_i_12/MSC_i_20/s0_tmr3:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.056
  Required (ns):           3.937
  Operating Conditions: fast_hv_lt

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_71/MSC_i_72/gen_sc_level.wr_aready_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_wr_almost_full_tmr2:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.086
  Required (ns):           3.967
  Operating Conditions: fast_hv_lt

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_82/MSC_i_84/MSC_i_85/s0_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_82/MSC_i_84/MSC_i_85/s1:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.091
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[61]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[61]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.054
  Required (ns):           3.935
  Operating Conditions: fast_hv_lt

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[35]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[35]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.056
  Required (ns):           3.937
  Operating Conditions: fast_hv_lt

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[73]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[73]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.050
  Required (ns):           3.931
  Operating Conditions: fast_hv_lt

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[11]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.075
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[40]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4[40]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.067
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[76]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[76]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.048
  Required (ns):           3.929
  Operating Conditions: fast_hv_lt

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[79]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[79]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.050
  Required (ns):           3.931
  Operating Conditions: fast_hv_lt

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[42]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[42]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.070
  Required (ns):           3.950
  Operating Conditions: fast_hv_lt

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3[42]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[42]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.069
  Required (ns):           3.949
  Operating Conditions: fast_hv_lt

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[10]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.053
  Required (ns):           3.933
  Operating Conditions: fast_hv_lt

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[27]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.059
  Required (ns):           3.939
  Operating Conditions: fast_hv_lt

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[43]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[43]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.070
  Required (ns):           3.950
  Operating Conditions: fast_hv_lt

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[44]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[44]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.076
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[55]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[55]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.051
  Required (ns):           3.931
  Operating Conditions: fast_hv_lt

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[69]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[69]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.049
  Required (ns):           3.929
  Operating Conditions: fast_hv_lt

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[50]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[50]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.062
  Required (ns):           3.942
  Operating Conditions: fast_hv_lt

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_0_[113]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr2[113]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.094
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr3[17]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.083
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[45]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr3[45]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.078
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_wr_almost_full_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wready_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.087
  Required (ns):           3.967
  Operating Conditions: fast_hv_lt

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[24]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[24]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.101
  Required (ns):           3.981
  Operating Conditions: fast_hv_lt

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[76]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[76]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.078
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[104]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[104]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.072
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/dfi_rddata_r_tmr3[38]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_rd_data_to_mp_r_tmr3[38]:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            4.052
  Required (ns):           3.932
  Operating Conditions: fast_hv_lt

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[76]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[76]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.050
  Required (ns):           3.930
  Operating Conditions: fast_hv_lt

Path 70
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q_tmr3:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q_tmr3:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            2.060
  Required (ns):           1.940
  Operating Conditions: fast_hv_lt

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[40]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[40]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.068
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[25]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[25]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.082
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[50]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[50]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.063
  Required (ns):           3.943
  Operating Conditions: fast_hv_lt

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[8]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.081
  Required (ns):           3.961
  Operating Conditions: fast_hv_lt

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[85]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[85]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.056
  Required (ns):           3.936
  Operating Conditions: fast_hv_lt

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[84]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[84]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.067
  Required (ns):           3.947
  Operating Conditions: fast_hv_lt

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[51]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[51]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.085
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.051
  Required (ns):           3.931
  Operating Conditions: fast_hv_lt

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[14]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.059
  Required (ns):           3.939
  Operating Conditions: fast_hv_lt

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_95/MSC_i_97/MSC_i_107/s0_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_95/MSC_i_97/MSC_i_107/s1_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.086
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_109/MSC_i_110/MSC_i_122/MSC_i_124/MSC_i_126/s0_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_109/MSC_i_110/MSC_i_122/MSC_i_124/MSC_i_126/s1_tmr3:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.072
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[35]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[95]:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            4.077
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr3[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr2[9]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.081
  Required (ns):           3.961
  Operating Conditions: fast_hv_lt

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr2[6]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.081
  Required (ns):           3.961
  Operating Conditions: fast_hv_lt

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/mpr_mode_cs_tmr3[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/mpr_mode_cs_tmr2[11]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.105
  Required (ns):           3.985
  Operating Conditions: fast_hv_lt

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[28].data_shifter[28]_tmr3[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[27].data_shifter[27]_tmr2[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.074
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[24].data_shifter[24]_tmr2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[23].data_shifter[23]_tmr3[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.073
  Required (ns):           3.953
  Operating Conditions: fast_hv_lt

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_149/lat_n0.resettable.data_shifter_2__tmr3[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/dfi_cs_n_r1_tmr3[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.083
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2__tmr3[115]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/dfi_address_r1_tmr3[5]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.092
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2__tmr2[121]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/dfi_address_r1_tmr3[11]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.119
  Required (ns):           3.999
  Operating Conditions: fast_hv_lt

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[69]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[69]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.069
  Required (ns):           3.949
  Operating Conditions: fast_hv_lt

Path 92
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1_tmr3:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2_tmr3:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.096
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 93
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/current_state_tmr2[5]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/current_state_tmr3[5]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.084
  Required (ns):           3.964
  Operating Conditions: fast_hv_lt

Path 94
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_tmr3[7]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2_tmr2[7]:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            4.069
  Required (ns):           3.949
  Operating Conditions: fast_hv_lt

Path 95
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_tmr3[10]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2_tmr2[10]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.072
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 96
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[7]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE_tmr3[7]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.098
  Required (ns):           3.978
  Operating Conditions: fast_hv_lt

Path 97
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr3[16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i_tmr2[16]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.075
  Required (ns):           3.955
  Operating Conditions: fast_hv_lt

Path 98
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr3[125]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w3_i_tmr3[29]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.075
  Required (ns):           3.955
  Operating Conditions: fast_hv_lt

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[15]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.083
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[23]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[23]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.074
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

