<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pccbbreg.h source code [netbsd/sys/dev/pci/pccbbreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pccbbreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pccbbreg.h.html'>pccbbreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pccbbreg.h,v 1.15 2009/12/15 22:17:12 snj Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1999 HAYAKAWA Koichi.  All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="17">17</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="18">18</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="19">19</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="20">20</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="21">21</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="22">22</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="23">23</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="25">25</th><td><i> */</i></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#<span data-ppcond="27">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_PCCBBREG_H_">_DEV_PCI_PCCBBREG_H_</span></u></td></tr>
<tr><th id="28">28</th><td><u>#define	<dfn class="macro" id="_M/_DEV_PCI_PCCBBREG_H_" data-ref="_M/_DEV_PCI_PCCBBREG_H_">_DEV_PCI_PCCBBREG_H_</dfn></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/PCI_SOCKBASE" data-ref="_M/PCI_SOCKBASE">PCI_SOCKBASE</dfn> 0x10	/* Socket Base Address Register */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/PCI_CBB_SECSTATUS" data-ref="_M/PCI_CBB_SECSTATUS">PCI_CBB_SECSTATUS</dfn> 0x14	/* secondary status (starts at 0x16) */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/PCI_BUSNUM" data-ref="_M/PCI_BUSNUM">PCI_BUSNUM</dfn>   0x18	/* latency timer, Subordinate bus number */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/PCI_LEGACY" data-ref="_M/PCI_LEGACY">PCI_LEGACY</dfn> 0x44		/* legacy IO register address (32 bits) */</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/PCI_SYSCTRL" data-ref="_M/PCI_SYSCTRL">PCI_SYSCTRL</dfn> 0x80	/* System control */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/PCI_CBCTRL" data-ref="_M/PCI_CBCTRL">PCI_CBCTRL</dfn> 0x90		/* Retry status, Card ctrl, Device ctrl */</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/PCI_CLASS_INTERFACE_MASK" data-ref="_M/PCI_CLASS_INTERFACE_MASK">PCI_CLASS_INTERFACE_MASK</dfn>  0xffffff00</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/PCI_CLASS_INTERFACE_YENTA" data-ref="_M/PCI_CLASS_INTERFACE_YENTA">PCI_CLASS_INTERFACE_YENTA</dfn> 0x06070000</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/CBB_SECSTATUS_CBMABORT" data-ref="_M/CBB_SECSTATUS_CBMABORT">CBB_SECSTATUS_CBMABORT</dfn>	0x20000000</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_EVENT" data-ref="_M/CB_SOCKET_EVENT">CB_SOCKET_EVENT</dfn> 0x00	/* offset of cardbus socket event reg */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_MASK" data-ref="_M/CB_SOCKET_MASK">CB_SOCKET_MASK</dfn>  0x04	/* offset of cardbus socket mask register */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT" data-ref="_M/CB_SOCKET_STAT">CB_SOCKET_STAT</dfn>  0x08	/* offset of cardbus socket present-state */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_FORCE" data-ref="_M/CB_SOCKET_FORCE">CB_SOCKET_FORCE</dfn> 0x0c	/* offset of cardbus socket force event */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL" data-ref="_M/CB_SOCKET_CTRL">CB_SOCKET_CTRL</dfn>  0x10	/* offset of cardbus socket control reg */</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/PCCBB_SOCKEVENT_BITS" data-ref="_M/PCCBB_SOCKEVENT_BITS">PCCBB_SOCKEVENT_BITS</dfn> "\020\001CSTS\002CD1\003CD2\004PWR"</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/PCCBB_SOCKSTATE_BITS" data-ref="_M/PCCBB_SOCKSTATE_BITS">PCCBB_SOCKSTATE_BITS</dfn> "\020\001CSTS\002CD1\003CD3\004PWR" \</u></td></tr>
<tr><th id="53">53</th><td><u>          "\00516BIT\006CB\007CINT\010NOTA\011DLOST\012BADVCC" \</u></td></tr>
<tr><th id="54">54</th><td><u>          "\0135v\0143v\015Xv\016Yv\0355vS\0363vS\037XvS\040YvS"</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>/* CardBus latency timer, Subordinate bus no, CardBus bus no and PCI bus no */</i></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_LSCP_REG" data-ref="_M/PCI_CB_LSCP_REG">PCI_CB_LSCP_REG</dfn>  0x18</u></td></tr>
<tr><th id="58">58</th><td><i>/* CardBus memory and io windows */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_MEMBASE0" data-ref="_M/PCI_CB_MEMBASE0">PCI_CB_MEMBASE0</dfn>  0x1c</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_MEMLIMIT0" data-ref="_M/PCI_CB_MEMLIMIT0">PCI_CB_MEMLIMIT0</dfn> 0x20</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_MEMBASE1" data-ref="_M/PCI_CB_MEMBASE1">PCI_CB_MEMBASE1</dfn>  0x24</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_MEMLIMIT1" data-ref="_M/PCI_CB_MEMLIMIT1">PCI_CB_MEMLIMIT1</dfn> 0x28</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_IOBASE0" data-ref="_M/PCI_CB_IOBASE0">PCI_CB_IOBASE0</dfn>   0x2c</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_IOLIMIT0" data-ref="_M/PCI_CB_IOLIMIT0">PCI_CB_IOLIMIT0</dfn>  0x30</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_IOBASE1" data-ref="_M/PCI_CB_IOBASE1">PCI_CB_IOBASE1</dfn>   0x34</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_IOLIMIT1" data-ref="_M/PCI_CB_IOLIMIT1">PCI_CB_IOLIMIT1</dfn>  0x38</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i>/* PCI_CB_LSCP_REG */</i></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_LATENCY_SHIFT" data-ref="_M/PCI_CB_LATENCY_SHIFT">PCI_CB_LATENCY_SHIFT</dfn> 24</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_LATENCY_MASK" data-ref="_M/PCI_CB_LATENCY_MASK">PCI_CB_LATENCY_MASK</dfn>  0xff</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_LATENCY" data-ref="_M/PCI_CB_LATENCY">PCI_CB_LATENCY</dfn>(x) (((x) &gt;&gt; PCI_CB_LATENCY_SHIFT) &amp; PCI_CB_LATENCY_MASK)</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/* PCI_BCR_INTR bits for generic PCI-CardBus bridge */</i></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/CB_BCR_RESET_ENABLE" data-ref="_M/CB_BCR_RESET_ENABLE">CB_BCR_RESET_ENABLE</dfn>     0x00400000</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/CB_BCR_INTR_IREQ_ENABLE" data-ref="_M/CB_BCR_INTR_IREQ_ENABLE">CB_BCR_INTR_IREQ_ENABLE</dfn> 0x00800000</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/CB_BCR_PREFETCH_MEMWIN0" data-ref="_M/CB_BCR_PREFETCH_MEMWIN0">CB_BCR_PREFETCH_MEMWIN0</dfn> 0x01000000</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/CB_BCR_PREFETCH_MEMWIN1" data-ref="_M/CB_BCR_PREFETCH_MEMWIN1">CB_BCR_PREFETCH_MEMWIN1</dfn> 0x02000000</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/CB_BCR_WRITE_POST_ENABLE" data-ref="_M/CB_BCR_WRITE_POST_ENABLE">CB_BCR_WRITE_POST_ENABLE</dfn> 0x04000000</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/* TI [14][245]xx */</i></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_MMCTRL" data-ref="_M/PCI12XX_MMCTRL">PCI12XX_MMCTRL</dfn>			0x84</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i>/* TI 12xx/14xx/15xx (except 1250, 1251, 1251B/1450) */</i></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_MFUNC" data-ref="_M/PCI12XX_MFUNC">PCI12XX_MFUNC</dfn>			0x8c</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_MFUNC_PIN0" data-ref="_M/PCI12XX_MFUNC_PIN0">PCI12XX_MFUNC_PIN0</dfn>		0x0000000f</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_MFUNC_PIN0_INTA" data-ref="_M/PCI12XX_MFUNC_PIN0_INTA">PCI12XX_MFUNC_PIN0_INTA</dfn>		0x02</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_MFUNC_PIN1" data-ref="_M/PCI12XX_MFUNC_PIN1">PCI12XX_MFUNC_PIN1</dfn>		0x000000f0</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_MFUNC_PIN1_INTB" data-ref="_M/PCI12XX_MFUNC_PIN1_INTB">PCI12XX_MFUNC_PIN1_INTB</dfn>		0x20</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_MFUNC_PIN2" data-ref="_M/PCI12XX_MFUNC_PIN2">PCI12XX_MFUNC_PIN2</dfn>		0x00000f00</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_MFUNC_PIN3" data-ref="_M/PCI12XX_MFUNC_PIN3">PCI12XX_MFUNC_PIN3</dfn>		0x0000f000</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_MFUNC_PIN4" data-ref="_M/PCI12XX_MFUNC_PIN4">PCI12XX_MFUNC_PIN4</dfn>		0x000f0000</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_MFUNC_PIN5" data-ref="_M/PCI12XX_MFUNC_PIN5">PCI12XX_MFUNC_PIN5</dfn>		0x00f00000</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_MFUNC_PIN6" data-ref="_M/PCI12XX_MFUNC_PIN6">PCI12XX_MFUNC_PIN6</dfn>		0x0f000000</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>/*  PCI_CBCTRL bits for TI PCI113X */</i></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/PCI113X_CBCTRL_INT_SERIAL" data-ref="_M/PCI113X_CBCTRL_INT_SERIAL">PCI113X_CBCTRL_INT_SERIAL</dfn> 0x040000</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/PCI113X_CBCTRL_INT_ISA" data-ref="_M/PCI113X_CBCTRL_INT_ISA">PCI113X_CBCTRL_INT_ISA</dfn>    0x020000</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/PCI113X_CBCTRL_INT_MASK" data-ref="_M/PCI113X_CBCTRL_INT_MASK">PCI113X_CBCTRL_INT_MASK</dfn>   0x060000</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/PCI113X_CBCTRL_RIENB" data-ref="_M/PCI113X_CBCTRL_RIENB">PCI113X_CBCTRL_RIENB</dfn> 0x8000 /* Ring indicate output enable */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/PCI113X_CBCTRL_ZVENAB" data-ref="_M/PCI113X_CBCTRL_ZVENAB">PCI113X_CBCTRL_ZVENAB</dfn> 0x4000 /* ZV mode enable */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/PCI113X_CBCTRL_PCI_IRQ_ENA" data-ref="_M/PCI113X_CBCTRL_PCI_IRQ_ENA">PCI113X_CBCTRL_PCI_IRQ_ENA</dfn> 0x2000 /* PCI intr enable (funct and CSC) */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/PCI113X_CBCTRL_PCI_INTR" data-ref="_M/PCI113X_CBCTRL_PCI_INTR">PCI113X_CBCTRL_PCI_INTR</dfn> 0x1000 /* PCI functional intr req */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/PCI113X_CBCTRL_PCI_CSC" data-ref="_M/PCI113X_CBCTRL_PCI_CSC">PCI113X_CBCTRL_PCI_CSC</dfn> 0x0800 /* CSC intr route to PCI */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/PCI113X_CBCTRL_PCI_CSC_D" data-ref="_M/PCI113X_CBCTRL_PCI_CSC_D">PCI113X_CBCTRL_PCI_CSC_D</dfn> 0x0400 /* unknown */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/PCI113X_CBCTRL_SPK_ENA" data-ref="_M/PCI113X_CBCTRL_SPK_ENA">PCI113X_CBCTRL_SPK_ENA</dfn> 0x0200 /* Speaker enable */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/PCI113X_CBCTRL_INTR_DET" data-ref="_M/PCI113X_CBCTRL_INTR_DET">PCI113X_CBCTRL_INTR_DET</dfn> 0x0100 /* functional interrupt detect */</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/*  PCI_CBCTRL bits for TI PCI12XX */</i></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_SYSCTRL_INTRTIE" data-ref="_M/PCI12XX_SYSCTRL_INTRTIE">PCI12XX_SYSCTRL_INTRTIE</dfn>		0x20000000u</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_SYSCTRL_VCCPROT" data-ref="_M/PCI12XX_SYSCTRL_VCCPROT">PCI12XX_SYSCTRL_VCCPROT</dfn>		0x200000</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_SYSCTRL_PWRSAVE" data-ref="_M/PCI12XX_SYSCTRL_PWRSAVE">PCI12XX_SYSCTRL_PWRSAVE</dfn>		0x000040</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_SYSCTRL_SUBSYSRW" data-ref="_M/PCI12XX_SYSCTRL_SUBSYSRW">PCI12XX_SYSCTRL_SUBSYSRW</dfn>	0x000020</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_SYSCTRL_CB_DPAR" data-ref="_M/PCI12XX_SYSCTRL_CB_DPAR">PCI12XX_SYSCTRL_CB_DPAR</dfn>		0x000010</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_SYSCTRL_CDMA_EN" data-ref="_M/PCI12XX_SYSCTRL_CDMA_EN">PCI12XX_SYSCTRL_CDMA_EN</dfn>		0x000008</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_SYSCTRL_KEEPCLK" data-ref="_M/PCI12XX_SYSCTRL_KEEPCLK">PCI12XX_SYSCTRL_KEEPCLK</dfn>		0x000002</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_SYSCTRL_RIMUX" data-ref="_M/PCI12XX_SYSCTRL_RIMUX">PCI12XX_SYSCTRL_RIMUX</dfn>		0x000001</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_CBCTRL_CSC" data-ref="_M/PCI12XX_CBCTRL_CSC">PCI12XX_CBCTRL_CSC</dfn>		0x20000000u</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_CBCTRL_ASYNC_CSC" data-ref="_M/PCI12XX_CBCTRL_ASYNC_CSC">PCI12XX_CBCTRL_ASYNC_CSC</dfn>	0x01000000u</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_CBCTRL_INT_SERIAL" data-ref="_M/PCI12XX_CBCTRL_INT_SERIAL">PCI12XX_CBCTRL_INT_SERIAL</dfn>	0x060000</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_CBCTRL_INT_PCI_SERIAL" data-ref="_M/PCI12XX_CBCTRL_INT_PCI_SERIAL">PCI12XX_CBCTRL_INT_PCI_SERIAL</dfn>	0x040000</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_CBCTRL_INT_ISA" data-ref="_M/PCI12XX_CBCTRL_INT_ISA">PCI12XX_CBCTRL_INT_ISA</dfn>    0x020000</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_CBCTRL_INT_PCI" data-ref="_M/PCI12XX_CBCTRL_INT_PCI">PCI12XX_CBCTRL_INT_PCI</dfn>    0x000000</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_CBCTRL_INT_MASK" data-ref="_M/PCI12XX_CBCTRL_INT_MASK">PCI12XX_CBCTRL_INT_MASK</dfn>   0x060000</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_CBCTRL_RIENB" data-ref="_M/PCI12XX_CBCTRL_RIENB">PCI12XX_CBCTRL_RIENB</dfn> 0x8000 /* Ring indicate output enable */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_CBCTRL_ZVENAB" data-ref="_M/PCI12XX_CBCTRL_ZVENAB">PCI12XX_CBCTRL_ZVENAB</dfn> 0x4000 /* ZV mode enable */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_CBCTRL_AUD2MUX" data-ref="_M/PCI12XX_CBCTRL_AUD2MUX">PCI12XX_CBCTRL_AUD2MUX</dfn> 0x0400 /* unknown */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_CBCTRL_SPK_ENA" data-ref="_M/PCI12XX_CBCTRL_SPK_ENA">PCI12XX_CBCTRL_SPK_ENA</dfn> 0x0200 /* Speaker enable */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/PCI12XX_CBCTRL_INTR_DET" data-ref="_M/PCI12XX_CBCTRL_INTR_DET">PCI12XX_CBCTRL_INTR_DET</dfn> 0x0100 /* functional interrupt detect */</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/* 1: permit burst read from CardBus (default: on) */</i></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/PCI1420_SYSCTRL_MRBURSTDN" data-ref="_M/PCI1420_SYSCTRL_MRBURSTDN">PCI1420_SYSCTRL_MRBURSTDN</dfn>	__BIT(15)</u></td></tr>
<tr><th id="134">134</th><td><i>/* 1: permit burst read from PCI bus (default: off!) */</i></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/PCI1420_SYSCTRL_MRBURSTUP" data-ref="_M/PCI1420_SYSCTRL_MRBURSTUP">PCI1420_SYSCTRL_MRBURSTUP</dfn>	__BIT(14)</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/PCI1420_SYSCTRL_MRBURST" data-ref="_M/PCI1420_SYSCTRL_MRBURST">PCI1420_SYSCTRL_MRBURST</dfn>	\</u></td></tr>
<tr><th id="138">138</th><td><u>	(PCI1420_SYSCTRL_MRBURSTDN|PCI1420_SYSCTRL_MRBURSTUP)</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><i>/* PCI_BCR_INTR additional bit for Rx5C46[567] */</i></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/CB_BCRI_RL_3E0_ENA" data-ref="_M/CB_BCRI_RL_3E0_ENA">CB_BCRI_RL_3E0_ENA</dfn> 0x08000000</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/CB_BCRI_RL_3E2_ENA" data-ref="_M/CB_BCRI_RL_3E2_ENA">CB_BCRI_RL_3E2_ENA</dfn> 0x10000000</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/* PCI configuration register definition for Ricoh 5C475 */</i></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/RICOH_PCI_MISC_CTRL" data-ref="_M/RICOH_PCI_MISC_CTRL">RICOH_PCI_MISC_CTRL</dfn>	0x82</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/*</i></td></tr>
<tr><th id="150">150</th><td><i> * Special resister definition for Toshiba ToPIC95/97</i></td></tr>
<tr><th id="151">151</th><td><i> * These values are borrowed from pcmcia-cs/Linux.</i></td></tr>
<tr><th id="152">152</th><td><i> */</i></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/TOPIC_SOCKET_CTRL" data-ref="_M/TOPIC_SOCKET_CTRL">TOPIC_SOCKET_CTRL</dfn>  0x90</u></td></tr>
<tr><th id="154">154</th><td><u># define <dfn class="macro" id="_M/TOPIC_SOCKET_CTRL_SCR_IRQSEL" data-ref="_M/TOPIC_SOCKET_CTRL_SCR_IRQSEL">TOPIC_SOCKET_CTRL_SCR_IRQSEL</dfn> 0x00000001 /* PCI intr */</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL" data-ref="_M/TOPIC_SLOT_CTRL">TOPIC_SLOT_CTRL</dfn>    0xa0</u></td></tr>
<tr><th id="157">157</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_SLOTON" data-ref="_M/TOPIC_SLOT_CTRL_SLOTON">TOPIC_SLOT_CTRL_SLOTON</dfn>       0x00000080</u></td></tr>
<tr><th id="158">158</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_SLOTEN" data-ref="_M/TOPIC_SLOT_CTRL_SLOTEN">TOPIC_SLOT_CTRL_SLOTEN</dfn>       0x00000040</u></td></tr>
<tr><th id="159">159</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_ID_LOCK" data-ref="_M/TOPIC_SLOT_CTRL_ID_LOCK">TOPIC_SLOT_CTRL_ID_LOCK</dfn>      0x00000020</u></td></tr>
<tr><th id="160">160</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_ID_WP" data-ref="_M/TOPIC_SLOT_CTRL_ID_WP">TOPIC_SLOT_CTRL_ID_WP</dfn>        0x00000010</u></td></tr>
<tr><th id="161">161</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_PORT_MASK" data-ref="_M/TOPIC_SLOT_CTRL_PORT_MASK">TOPIC_SLOT_CTRL_PORT_MASK</dfn>    0x0000000c</u></td></tr>
<tr><th id="162">162</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_PORT_SHIFT" data-ref="_M/TOPIC_SLOT_CTRL_PORT_SHIFT">TOPIC_SLOT_CTRL_PORT_SHIFT</dfn>            2</u></td></tr>
<tr><th id="163">163</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_OSF_MASK" data-ref="_M/TOPIC_SLOT_CTRL_OSF_MASK">TOPIC_SLOT_CTRL_OSF_MASK</dfn>     0x00000003</u></td></tr>
<tr><th id="164">164</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_OSF_SHIFT" data-ref="_M/TOPIC_SLOT_CTRL_OSF_SHIFT">TOPIC_SLOT_CTRL_OSF_SHIFT</dfn>             0</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_INTB" data-ref="_M/TOPIC_SLOT_CTRL_INTB">TOPIC_SLOT_CTRL_INTB</dfn>         0x00002000</u></td></tr>
<tr><th id="167">167</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_INTA" data-ref="_M/TOPIC_SLOT_CTRL_INTA">TOPIC_SLOT_CTRL_INTA</dfn>         0x00001000</u></td></tr>
<tr><th id="168">168</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_INT_MASK" data-ref="_M/TOPIC_SLOT_CTRL_INT_MASK">TOPIC_SLOT_CTRL_INT_MASK</dfn>     0x00003000</u></td></tr>
<tr><th id="169">169</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_CLOCK_MASK" data-ref="_M/TOPIC_SLOT_CTRL_CLOCK_MASK">TOPIC_SLOT_CTRL_CLOCK_MASK</dfn>   0x00000c00</u></td></tr>
<tr><th id="170">170</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_CLOCK_2" data-ref="_M/TOPIC_SLOT_CTRL_CLOCK_2">TOPIC_SLOT_CTRL_CLOCK_2</dfn>      0x00000800 /* PCI Clock/2 */</u></td></tr>
<tr><th id="171">171</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_CLOCK_1" data-ref="_M/TOPIC_SLOT_CTRL_CLOCK_1">TOPIC_SLOT_CTRL_CLOCK_1</dfn>      0x00000400 /* PCI Clock */</u></td></tr>
<tr><th id="172">172</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_CLOCK_0" data-ref="_M/TOPIC_SLOT_CTRL_CLOCK_0">TOPIC_SLOT_CTRL_CLOCK_0</dfn>      0x00000000 /* no clock */</u></td></tr>
<tr><th id="173">173</th><td><u># define <dfn class="macro" id="_M/TOPIC97_SLOT_CTRL_STSIRQP" data-ref="_M/TOPIC97_SLOT_CTRL_STSIRQP">TOPIC97_SLOT_CTRL_STSIRQP</dfn>    0x00000400 /* status change intr pulse */</u></td></tr>
<tr><th id="174">174</th><td><u># define <dfn class="macro" id="_M/TOPIC97_SLOT_CTRL_IRQP" data-ref="_M/TOPIC97_SLOT_CTRL_IRQP">TOPIC97_SLOT_CTRL_IRQP</dfn>       0x00000200 /* function intr pulse */</u></td></tr>
<tr><th id="175">175</th><td><u># define <dfn class="macro" id="_M/TOPIC97_SLOT_CTRL_PCIINT" data-ref="_M/TOPIC97_SLOT_CTRL_PCIINT">TOPIC97_SLOT_CTRL_PCIINT</dfn>     0x00000100 /* intr routing to PCI INT */</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_CARDBUS" data-ref="_M/TOPIC_SLOT_CTRL_CARDBUS">TOPIC_SLOT_CTRL_CARDBUS</dfn>      0x80000000</u></td></tr>
<tr><th id="178">178</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_VS1" data-ref="_M/TOPIC_SLOT_CTRL_VS1">TOPIC_SLOT_CTRL_VS1</dfn>          0x04000000</u></td></tr>
<tr><th id="179">179</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_VS2" data-ref="_M/TOPIC_SLOT_CTRL_VS2">TOPIC_SLOT_CTRL_VS2</dfn>          0x02000000</u></td></tr>
<tr><th id="180">180</th><td><u># define <dfn class="macro" id="_M/TOPIC_SLOT_CTRL_SWDETECT" data-ref="_M/TOPIC_SLOT_CTRL_SWDETECT">TOPIC_SLOT_CTRL_SWDETECT</dfn>     0x01000000</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/TOPIC_REG_CTRL" data-ref="_M/TOPIC_REG_CTRL">TOPIC_REG_CTRL</dfn>     0x00a4</u></td></tr>
<tr><th id="183">183</th><td><u># define <dfn class="macro" id="_M/TOPIC_REG_CTRL_RESUME_RESET" data-ref="_M/TOPIC_REG_CTRL_RESUME_RESET">TOPIC_REG_CTRL_RESUME_RESET</dfn>  0x80000000</u></td></tr>
<tr><th id="184">184</th><td><u># define <dfn class="macro" id="_M/TOPIC_REG_CTRL_REMOVE_RESET" data-ref="_M/TOPIC_REG_CTRL_REMOVE_RESET">TOPIC_REG_CTRL_REMOVE_RESET</dfn>  0x40000000</u></td></tr>
<tr><th id="185">185</th><td><u># define <dfn class="macro" id="_M/TOPIC97_REG_CTRL_CLKRUN_ENA" data-ref="_M/TOPIC97_REG_CTRL_CLKRUN_ENA">TOPIC97_REG_CTRL_CLKRUN_ENA</dfn>  0x20000000</u></td></tr>
<tr><th id="186">186</th><td><u># define <dfn class="macro" id="_M/TOPIC97_REG_CTRL_TESTMODE" data-ref="_M/TOPIC97_REG_CTRL_TESTMODE">TOPIC97_REG_CTRL_TESTMODE</dfn>    0x10000000</u></td></tr>
<tr><th id="187">187</th><td><u># define <dfn class="macro" id="_M/TOPIC97_REG_CTRL_IOPLUP" data-ref="_M/TOPIC97_REG_CTRL_IOPLUP">TOPIC97_REG_CTRL_IOPLUP</dfn>      0x08000000</u></td></tr>
<tr><th id="188">188</th><td><u># define <dfn class="macro" id="_M/TOPIC_REG_CTRL_BUFOFF_PWROFF" data-ref="_M/TOPIC_REG_CTRL_BUFOFF_PWROFF">TOPIC_REG_CTRL_BUFOFF_PWROFF</dfn> 0x02000000</u></td></tr>
<tr><th id="189">189</th><td><u># define <dfn class="macro" id="_M/TOPIC_REG_CTRL_BUFOFF_SIGOFF" data-ref="_M/TOPIC_REG_CTRL_BUFOFF_SIGOFF">TOPIC_REG_CTRL_BUFOFF_SIGOFF</dfn> 0x01000000</u></td></tr>
<tr><th id="190">190</th><td><u># define <dfn class="macro" id="_M/TOPIC97_REG_CTRL_CB_DEV_MASK" data-ref="_M/TOPIC97_REG_CTRL_CB_DEV_MASK">TOPIC97_REG_CTRL_CB_DEV_MASK</dfn> 0x0000f800</u></td></tr>
<tr><th id="191">191</th><td><u># define <dfn class="macro" id="_M/TOPIC97_REG_CTRL_CB_DEV_SHIFT" data-ref="_M/TOPIC97_REG_CTRL_CB_DEV_SHIFT">TOPIC97_REG_CTRL_CB_DEV_SHIFT</dfn> 11</u></td></tr>
<tr><th id="192">192</th><td><u># define <dfn class="macro" id="_M/TOPIC97_REG_CTRL_RI_DISABLE" data-ref="_M/TOPIC97_REG_CTRL_RI_DISABLE">TOPIC97_REG_CTRL_RI_DISABLE</dfn>  0x00000004</u></td></tr>
<tr><th id="193">193</th><td><u># define <dfn class="macro" id="_M/TOPIC97_REG_CTRL_CAUDIO_OFF" data-ref="_M/TOPIC97_REG_CTRL_CAUDIO_OFF">TOPIC97_REG_CTRL_CAUDIO_OFF</dfn>  0x00000002</u></td></tr>
<tr><th id="194">194</th><td><u># define <dfn class="macro" id="_M/TOPIC_REG_CTRL_CAUDIO_INVERT" data-ref="_M/TOPIC_REG_CTRL_CAUDIO_INVERT">TOPIC_REG_CTRL_CAUDIO_INVERT</dfn> 0x00000001</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i>/* socket event register (CB_SOCKET_EVENT) elements */</i></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_EVENT_CSTS" data-ref="_M/CB_SOCKET_EVENT_CSTS">CB_SOCKET_EVENT_CSTS</dfn> 0x01 /* CARDSTS event occurs */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_EVENT_CD" data-ref="_M/CB_SOCKET_EVENT_CD">CB_SOCKET_EVENT_CD</dfn>   0x06 /* CD event occurs */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_EVENT_CD1" data-ref="_M/CB_SOCKET_EVENT_CD1">CB_SOCKET_EVENT_CD1</dfn>  0x02 /* CD1 event occurs */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_EVENT_CD2" data-ref="_M/CB_SOCKET_EVENT_CD2">CB_SOCKET_EVENT_CD2</dfn>  0x04 /* CD2 event occurs */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_EVENT_POWER" data-ref="_M/CB_SOCKET_EVENT_POWER">CB_SOCKET_EVENT_POWER</dfn> 0x08 /* Power cycle event occurs */</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i>/* socket mask register (CB_SOCKET_MASK) elements */</i></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_MASK_CSTS" data-ref="_M/CB_SOCKET_MASK_CSTS">CB_SOCKET_MASK_CSTS</dfn> 0x01 /* CARDSTS event mask */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_MASK_CD" data-ref="_M/CB_SOCKET_MASK_CD">CB_SOCKET_MASK_CD</dfn>   0x06 /* CD event mask */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_MASK_POWER" data-ref="_M/CB_SOCKET_MASK_POWER">CB_SOCKET_MASK_POWER</dfn> 0x08 /* Power cycle event mask */</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><i>/* socket present-state register (CB_SOCKET_STAT) elements */</i></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_CARDSTS" data-ref="_M/CB_SOCKET_STAT_CARDSTS">CB_SOCKET_STAT_CARDSTS</dfn> 0x01 /* card status change bit */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_CD1" data-ref="_M/CB_SOCKET_STAT_CD1">CB_SOCKET_STAT_CD1</dfn> 0x02     /* card detect 1 */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_CD2" data-ref="_M/CB_SOCKET_STAT_CD2">CB_SOCKET_STAT_CD2</dfn> 0x04	    /* card detect 2 */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_CD" data-ref="_M/CB_SOCKET_STAT_CD">CB_SOCKET_STAT_CD</dfn>  0x06	    /* card detect 1 and 2 */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_PWRCYCLE" data-ref="_M/CB_SOCKET_STAT_PWRCYCLE">CB_SOCKET_STAT_PWRCYCLE</dfn> 0x08 /* power cycle */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_16BIT" data-ref="_M/CB_SOCKET_STAT_16BIT">CB_SOCKET_STAT_16BIT</dfn> 0x010 /* 16-bit card */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_CB" data-ref="_M/CB_SOCKET_STAT_CB">CB_SOCKET_STAT_CB</dfn>    0x020 /* cardbus card */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_IREQ" data-ref="_M/CB_SOCKET_STAT_IREQ">CB_SOCKET_STAT_IREQ</dfn>  0x040 /* READY(~IREQ)//(~CINT) bit */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_NOTCARD" data-ref="_M/CB_SOCKET_STAT_NOTCARD">CB_SOCKET_STAT_NOTCARD</dfn> 0x080 /* Inserted card is unrecognisable */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_DATALOST" data-ref="_M/CB_SOCKET_STAT_DATALOST">CB_SOCKET_STAT_DATALOST</dfn> 0x0100 /* data lost */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_BADVCC" data-ref="_M/CB_SOCKET_STAT_BADVCC">CB_SOCKET_STAT_BADVCC</dfn> 0x0200 /* Bad Vcc Request */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_5VCARD" data-ref="_M/CB_SOCKET_STAT_5VCARD">CB_SOCKET_STAT_5VCARD</dfn> 0x0400 /* 5 V Card */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_3VCARD" data-ref="_M/CB_SOCKET_STAT_3VCARD">CB_SOCKET_STAT_3VCARD</dfn> 0x0800 /* 3.3 V Card */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_XVCARD" data-ref="_M/CB_SOCKET_STAT_XVCARD">CB_SOCKET_STAT_XVCARD</dfn> 0x01000 /* X.X V Card */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_YVCARD" data-ref="_M/CB_SOCKET_STAT_YVCARD">CB_SOCKET_STAT_YVCARD</dfn> 0x02000 /* Y.Y V Card */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_5VSOCK" data-ref="_M/CB_SOCKET_STAT_5VSOCK">CB_SOCKET_STAT_5VSOCK</dfn> 0x10000000 /* 5 V Socket */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_3VSOCK" data-ref="_M/CB_SOCKET_STAT_3VSOCK">CB_SOCKET_STAT_3VSOCK</dfn> 0x20000000 /* 3.3 V Socket */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_XVSOCK" data-ref="_M/CB_SOCKET_STAT_XVSOCK">CB_SOCKET_STAT_XVSOCK</dfn> 0x40000000 /* X.X V Socket */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_STAT_YVSOCK" data-ref="_M/CB_SOCKET_STAT_YVSOCK">CB_SOCKET_STAT_YVSOCK</dfn> 0x80000000 /* Y.Y V Socket */</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><i>/* socket force event register (CB_SOCKET_FORCE) elements */</i></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_FORCE_BADVCC" data-ref="_M/CB_SOCKET_FORCE_BADVCC">CB_SOCKET_FORCE_BADVCC</dfn> 0x0200 /* Bad Vcc Request */</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>/* socket control register (CB_SOCKET_CTRL) elements */</i></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL_VPPMASK" data-ref="_M/CB_SOCKET_CTRL_VPPMASK">CB_SOCKET_CTRL_VPPMASK</dfn> 0x07</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL_VPP_OFF" data-ref="_M/CB_SOCKET_CTRL_VPP_OFF">CB_SOCKET_CTRL_VPP_OFF</dfn> 0x00</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL_VPP_12V" data-ref="_M/CB_SOCKET_CTRL_VPP_12V">CB_SOCKET_CTRL_VPP_12V</dfn> 0x01</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL_VPP_5V" data-ref="_M/CB_SOCKET_CTRL_VPP_5V">CB_SOCKET_CTRL_VPP_5V</dfn>  0x02</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL_VPP_3V" data-ref="_M/CB_SOCKET_CTRL_VPP_3V">CB_SOCKET_CTRL_VPP_3V</dfn>  0x03</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL_VPP_XV" data-ref="_M/CB_SOCKET_CTRL_VPP_XV">CB_SOCKET_CTRL_VPP_XV</dfn>  0x04</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL_VPP_YV" data-ref="_M/CB_SOCKET_CTRL_VPP_YV">CB_SOCKET_CTRL_VPP_YV</dfn>  0x05</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL_VCCMASK" data-ref="_M/CB_SOCKET_CTRL_VCCMASK">CB_SOCKET_CTRL_VCCMASK</dfn> 0x070</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL_VCC_OFF" data-ref="_M/CB_SOCKET_CTRL_VCC_OFF">CB_SOCKET_CTRL_VCC_OFF</dfn> 0x000</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL_VCC_5V" data-ref="_M/CB_SOCKET_CTRL_VCC_5V">CB_SOCKET_CTRL_VCC_5V</dfn>  0x020</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL_VCC_3V" data-ref="_M/CB_SOCKET_CTRL_VCC_3V">CB_SOCKET_CTRL_VCC_3V</dfn>  0x030</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL_VCC_XV" data-ref="_M/CB_SOCKET_CTRL_VCC_XV">CB_SOCKET_CTRL_VCC_XV</dfn>  0x040</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL_VCC_YV" data-ref="_M/CB_SOCKET_CTRL_VCC_YV">CB_SOCKET_CTRL_VCC_YV</dfn>  0x050</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/CB_SOCKET_CTRL_STOPCLK" data-ref="_M/CB_SOCKET_CTRL_STOPCLK">CB_SOCKET_CTRL_STOPCLK</dfn> 0x080</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><i>/* PCCARD VOLTAGE */</i></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/PCCARD_VCC_UKN" data-ref="_M/PCCARD_VCC_UKN">PCCARD_VCC_UKN</dfn> 0x00	/* unknown */</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/PCCARD_VCC_5V" data-ref="_M/PCCARD_VCC_5V">PCCARD_VCC_5V</dfn> 0x01</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/PCCARD_VCC_3V" data-ref="_M/PCCARD_VCC_3V">PCCARD_VCC_3V</dfn> 0x02</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/PCCARD_VCC_XV" data-ref="_M/PCCARD_VCC_XV">PCCARD_VCC_XV</dfn> 0x04</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/PCCARD_VCC_YV" data-ref="_M/PCCARD_VCC_YV">PCCARD_VCC_YV</dfn> 0x08</u></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#<span data-ppcond="27">endif</span> /* _DEV_PCI_PCCBBREG_H_ */</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../arch/x86/pci/pci_machdep.c.html'>netbsd/sys/arch/x86/pci/pci_machdep.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
