
LoRaE32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c840  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000684  0800c9d0  0800c9d0  0001c9d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d054  0800d054  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d054  0800d054  0001d054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d05c  0800d05c  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d05c  0800d05c  0001d05c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d060  0800d060  0001d060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800d064  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000357c  200001e8  0800d24c  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20003764  0800d24c  00023764  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000153bc  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a97  00000000  00000000  000355d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff8  00000000  00000000  00038070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f18  00000000  00000000  00039068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004952  00000000  00000000  00039f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001423e  00000000  00000000  0003e8d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d07ad  00000000  00000000  00052b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001232bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059a0  00000000  00000000  00123310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000003c  00000000  00000000  00128cb0  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000076  00000000  00000000  00128cec  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c9b8 	.word	0x0800c9b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800c9b8 	.word	0x0800c9b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4a06      	ldr	r2, [pc, #24]	; (8001010 <HAL_SPI_TxCpltCallback+0x24>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d104      	bne.n	8001006 <HAL_SPI_TxCpltCallback+0x1a>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	2101      	movs	r1, #1
 8001000:	4804      	ldr	r0, [pc, #16]	; (8001014 <HAL_SPI_TxCpltCallback+0x28>)
 8001002:	f003 f8ad 	bl	8004160 <HAL_GPIO_WritePin>
  }
}
 8001006:	bf00      	nop
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	200035b8 	.word	0x200035b8
 8001014:	40020800 	.word	0x40020800

08001018 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8001022:	bf00      	nop
 8001024:	4b08      	ldr	r3, [pc, #32]	; (8001048 <ILI9341_SPI_Tx+0x30>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	f003 0302 	and.w	r3, r3, #2
 800102e:	2b02      	cmp	r3, #2
 8001030:	d1f8      	bne.n	8001024 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 8001032:	1dfb      	adds	r3, r7, #7
 8001034:	2201      	movs	r2, #1
 8001036:	4619      	mov	r1, r3
 8001038:	4803      	ldr	r0, [pc, #12]	; (8001048 <ILI9341_SPI_Tx+0x30>)
 800103a:	f005 fb03 	bl	8006644 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	200035b8 	.word	0x200035b8

0800104c <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	460b      	mov	r3, r1
 8001056:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8001058:	bf00      	nop
 800105a:	4b08      	ldr	r3, [pc, #32]	; (800107c <ILI9341_SPI_TxBuffer+0x30>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	689b      	ldr	r3, [r3, #8]
 8001060:	f003 0302 	and.w	r3, r3, #2
 8001064:	2b02      	cmp	r3, #2
 8001066:	d1f8      	bne.n	800105a <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 8001068:	887b      	ldrh	r3, [r7, #2]
 800106a:	461a      	mov	r2, r3
 800106c:	6879      	ldr	r1, [r7, #4]
 800106e:	4803      	ldr	r0, [pc, #12]	; (800107c <ILI9341_SPI_TxBuffer+0x30>)
 8001070:	f005 fae8 	bl	8006644 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 8001074:	bf00      	nop
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	200035b8 	.word	0x200035b8

08001080 <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 800108a:	2200      	movs	r2, #0
 800108c:	2101      	movs	r1, #1
 800108e:	4808      	ldr	r0, [pc, #32]	; (80010b0 <ILI9341_WriteCommand+0x30>)
 8001090:	f003 f866 	bl	8004160 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8001094:	2200      	movs	r2, #0
 8001096:	2101      	movs	r1, #1
 8001098:	4806      	ldr	r0, [pc, #24]	; (80010b4 <ILI9341_WriteCommand+0x34>)
 800109a:	f003 f861 	bl	8004160 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff ffb9 	bl	8001018 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	40020000 	.word	0x40020000
 80010b4:	40020800 	.word	0x40020800

080010b8 <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 80010c2:	2201      	movs	r2, #1
 80010c4:	2101      	movs	r1, #1
 80010c6:	4808      	ldr	r0, [pc, #32]	; (80010e8 <ILI9341_WriteData+0x30>)
 80010c8:	f003 f84a 	bl	8004160 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80010cc:	2200      	movs	r2, #0
 80010ce:	2101      	movs	r1, #1
 80010d0:	4806      	ldr	r0, [pc, #24]	; (80010ec <ILI9341_WriteData+0x34>)
 80010d2:	f003 f845 	bl	8004160 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff ff9d 	bl	8001018 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40020000 	.word	0x40020000
 80010ec:	40020800 	.word	0x40020800

080010f0 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	460b      	mov	r3, r1
 80010fa:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 80010fc:	2201      	movs	r2, #1
 80010fe:	2101      	movs	r1, #1
 8001100:	4808      	ldr	r0, [pc, #32]	; (8001124 <ILI9341_WriteBuffer+0x34>)
 8001102:	f003 f82d 	bl	8004160 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8001106:	2200      	movs	r2, #0
 8001108:	2101      	movs	r1, #1
 800110a:	4807      	ldr	r0, [pc, #28]	; (8001128 <ILI9341_WriteBuffer+0x38>)
 800110c:	f003 f828 	bl	8004160 <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 8001110:	887b      	ldrh	r3, [r7, #2]
 8001112:	4619      	mov	r1, r3
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f7ff ff99 	bl	800104c <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40020000 	.word	0x40020000
 8001128:	40020800 	.word	0x40020800

0800112c <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 800112c:	b590      	push	{r4, r7, lr}
 800112e:	b085      	sub	sp, #20
 8001130:	af00      	add	r7, sp, #0
 8001132:	4604      	mov	r4, r0
 8001134:	4608      	mov	r0, r1
 8001136:	4611      	mov	r1, r2
 8001138:	461a      	mov	r2, r3
 800113a:	4623      	mov	r3, r4
 800113c:	80fb      	strh	r3, [r7, #6]
 800113e:	4603      	mov	r3, r0
 8001140:	80bb      	strh	r3, [r7, #4]
 8001142:	460b      	mov	r3, r1
 8001144:	807b      	strh	r3, [r7, #2]
 8001146:	4613      	mov	r3, r2
 8001148:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 800114a:	88fb      	ldrh	r3, [r7, #6]
 800114c:	0a1b      	lsrs	r3, r3, #8
 800114e:	b29b      	uxth	r3, r3
 8001150:	b2db      	uxtb	r3, r3
 8001152:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 8001154:	88fb      	ldrh	r3, [r7, #6]
 8001156:	b2db      	uxtb	r3, r3
 8001158:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 800115a:	887b      	ldrh	r3, [r7, #2]
 800115c:	0a1b      	lsrs	r3, r3, #8
 800115e:	b29b      	uxth	r3, r3
 8001160:	b2db      	uxtb	r3, r3
 8001162:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 8001164:	887b      	ldrh	r3, [r7, #2]
 8001166:	b2db      	uxtb	r3, r3
 8001168:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A);
 800116a:	202a      	movs	r0, #42	; 0x2a
 800116c:	f7ff ff88 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8001170:	f107 030c 	add.w	r3, r7, #12
 8001174:	2104      	movs	r1, #4
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff ffba 	bl	80010f0 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 800117c:	88bb      	ldrh	r3, [r7, #4]
 800117e:	0a1b      	lsrs	r3, r3, #8
 8001180:	b29b      	uxth	r3, r3
 8001182:	b2db      	uxtb	r3, r3
 8001184:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 8001186:	88bb      	ldrh	r3, [r7, #4]
 8001188:	b2db      	uxtb	r3, r3
 800118a:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 800118c:	883b      	ldrh	r3, [r7, #0]
 800118e:	0a1b      	lsrs	r3, r3, #8
 8001190:	b29b      	uxth	r3, r3
 8001192:	b2db      	uxtb	r3, r3
 8001194:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 8001196:	883b      	ldrh	r3, [r7, #0]
 8001198:	b2db      	uxtb	r3, r3
 800119a:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B);
 800119c:	202b      	movs	r0, #43	; 0x2b
 800119e:	f7ff ff6f 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 80011a2:	f107 030c 	add.w	r3, r7, #12
 80011a6:	2104      	movs	r1, #4
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff ffa1 	bl	80010f0 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 80011ae:	202c      	movs	r0, #44	; 0x2c
 80011b0:	f7ff ff66 	bl	8001080 <ILI9341_WriteCommand>
}
 80011b4:	bf00      	nop
 80011b6:	3714      	adds	r7, #20
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd90      	pop	{r4, r7, pc}

080011bc <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 80011c0:	2200      	movs	r2, #0
 80011c2:	2104      	movs	r1, #4
 80011c4:	480c      	ldr	r0, [pc, #48]	; (80011f8 <ILI9341_Reset+0x3c>)
 80011c6:	f002 ffcb 	bl	8004160 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80011ca:	200a      	movs	r0, #10
 80011cc:	f002 f8dc 	bl	8003388 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 80011d0:	2200      	movs	r2, #0
 80011d2:	2101      	movs	r1, #1
 80011d4:	4808      	ldr	r0, [pc, #32]	; (80011f8 <ILI9341_Reset+0x3c>)
 80011d6:	f002 ffc3 	bl	8004160 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80011da:	200a      	movs	r0, #10
 80011dc:	f002 f8d4 	bl	8003388 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 80011e0:	2201      	movs	r2, #1
 80011e2:	2104      	movs	r1, #4
 80011e4:	4804      	ldr	r0, [pc, #16]	; (80011f8 <ILI9341_Reset+0x3c>)
 80011e6:	f002 ffbb 	bl	8004160 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 80011ea:	2201      	movs	r2, #1
 80011ec:	2101      	movs	r1, #1
 80011ee:	4802      	ldr	r0, [pc, #8]	; (80011f8 <ILI9341_Reset+0x3c>)
 80011f0:	f002 ffb6 	bl	8004160 <HAL_GPIO_WritePin>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40020800 	.word	0x40020800

080011fc <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8001200:	2201      	movs	r2, #1
 8001202:	2104      	movs	r1, #4
 8001204:	4802      	ldr	r0, [pc, #8]	; (8001210 <ILI9341_Enable+0x14>)
 8001206:	f002 ffab 	bl	8004160 <HAL_GPIO_WritePin>
}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40020800 	.word	0x40020800

08001214 <ILI9341_Init>:

void ILI9341_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 8001218:	f7ff fff0 	bl	80011fc <ILI9341_Enable>
	ILI9341_Reset();
 800121c:	f7ff ffce 	bl	80011bc <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 8001220:	2001      	movs	r0, #1
 8001222:	f7ff ff2d 	bl	8001080 <ILI9341_WriteCommand>
	HAL_Delay(10);
 8001226:	200a      	movs	r0, #10
 8001228:	f002 f8ae 	bl	8003388 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 800122c:	20cb      	movs	r0, #203	; 0xcb
 800122e:	f7ff ff27 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 8001232:	2039      	movs	r0, #57	; 0x39
 8001234:	f7ff ff40 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 8001238:	202c      	movs	r0, #44	; 0x2c
 800123a:	f7ff ff3d 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 800123e:	2000      	movs	r0, #0
 8001240:	f7ff ff3a 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 8001244:	2034      	movs	r0, #52	; 0x34
 8001246:	f7ff ff37 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 800124a:	2002      	movs	r0, #2
 800124c:	f7ff ff34 	bl	80010b8 <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 8001250:	20cf      	movs	r0, #207	; 0xcf
 8001252:	f7ff ff15 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8001256:	2000      	movs	r0, #0
 8001258:	f7ff ff2e 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 800125c:	20c1      	movs	r0, #193	; 0xc1
 800125e:	f7ff ff2b 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 8001262:	2030      	movs	r0, #48	; 0x30
 8001264:	f7ff ff28 	bl	80010b8 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 8001268:	20e8      	movs	r0, #232	; 0xe8
 800126a:	f7ff ff09 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 800126e:	2085      	movs	r0, #133	; 0x85
 8001270:	f7ff ff22 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8001274:	2000      	movs	r0, #0
 8001276:	f7ff ff1f 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 800127a:	2078      	movs	r0, #120	; 0x78
 800127c:	f7ff ff1c 	bl	80010b8 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 8001280:	20ea      	movs	r0, #234	; 0xea
 8001282:	f7ff fefd 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8001286:	2000      	movs	r0, #0
 8001288:	f7ff ff16 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 800128c:	2000      	movs	r0, #0
 800128e:	f7ff ff13 	bl	80010b8 <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8001292:	20ed      	movs	r0, #237	; 0xed
 8001294:	f7ff fef4 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 8001298:	2064      	movs	r0, #100	; 0x64
 800129a:	f7ff ff0d 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 800129e:	2003      	movs	r0, #3
 80012a0:	f7ff ff0a 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 80012a4:	2012      	movs	r0, #18
 80012a6:	f7ff ff07 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 80012aa:	2081      	movs	r0, #129	; 0x81
 80012ac:	f7ff ff04 	bl	80010b8 <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 80012b0:	20f7      	movs	r0, #247	; 0xf7
 80012b2:	f7ff fee5 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 80012b6:	2020      	movs	r0, #32
 80012b8:	f7ff fefe 	bl	80010b8 <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 80012bc:	20c0      	movs	r0, #192	; 0xc0
 80012be:	f7ff fedf 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 80012c2:	2023      	movs	r0, #35	; 0x23
 80012c4:	f7ff fef8 	bl	80010b8 <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 80012c8:	20c1      	movs	r0, #193	; 0xc1
 80012ca:	f7ff fed9 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 80012ce:	2010      	movs	r0, #16
 80012d0:	f7ff fef2 	bl	80010b8 <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 80012d4:	20c5      	movs	r0, #197	; 0xc5
 80012d6:	f7ff fed3 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 80012da:	203e      	movs	r0, #62	; 0x3e
 80012dc:	f7ff feec 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 80012e0:	2028      	movs	r0, #40	; 0x28
 80012e2:	f7ff fee9 	bl	80010b8 <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 80012e6:	20c7      	movs	r0, #199	; 0xc7
 80012e8:	f7ff feca 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 80012ec:	2086      	movs	r0, #134	; 0x86
 80012ee:	f7ff fee3 	bl	80010b8 <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 80012f2:	2036      	movs	r0, #54	; 0x36
 80012f4:	f7ff fec4 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 80012f8:	2048      	movs	r0, #72	; 0x48
 80012fa:	f7ff fedd 	bl	80010b8 <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 80012fe:	203a      	movs	r0, #58	; 0x3a
 8001300:	f7ff febe 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 8001304:	2055      	movs	r0, #85	; 0x55
 8001306:	f7ff fed7 	bl	80010b8 <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 800130a:	20b1      	movs	r0, #177	; 0xb1
 800130c:	f7ff feb8 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8001310:	2000      	movs	r0, #0
 8001312:	f7ff fed1 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 8001316:	2018      	movs	r0, #24
 8001318:	f7ff fece 	bl	80010b8 <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 800131c:	20b6      	movs	r0, #182	; 0xb6
 800131e:	f7ff feaf 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 8001322:	2008      	movs	r0, #8
 8001324:	f7ff fec8 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 8001328:	2082      	movs	r0, #130	; 0x82
 800132a:	f7ff fec5 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 800132e:	2027      	movs	r0, #39	; 0x27
 8001330:	f7ff fec2 	bl	80010b8 <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 8001334:	20f2      	movs	r0, #242	; 0xf2
 8001336:	f7ff fea3 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800133a:	2000      	movs	r0, #0
 800133c:	f7ff febc 	bl	80010b8 <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 8001340:	2026      	movs	r0, #38	; 0x26
 8001342:	f7ff fe9d 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 8001346:	2001      	movs	r0, #1
 8001348:	f7ff feb6 	bl	80010b8 <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 800134c:	20e0      	movs	r0, #224	; 0xe0
 800134e:	f7ff fe97 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 8001352:	200f      	movs	r0, #15
 8001354:	f7ff feb0 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8001358:	2031      	movs	r0, #49	; 0x31
 800135a:	f7ff fead 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 800135e:	202b      	movs	r0, #43	; 0x2b
 8001360:	f7ff feaa 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8001364:	200c      	movs	r0, #12
 8001366:	f7ff fea7 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 800136a:	200e      	movs	r0, #14
 800136c:	f7ff fea4 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8001370:	2008      	movs	r0, #8
 8001372:	f7ff fea1 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 8001376:	204e      	movs	r0, #78	; 0x4e
 8001378:	f7ff fe9e 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 800137c:	20f1      	movs	r0, #241	; 0xf1
 800137e:	f7ff fe9b 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 8001382:	2037      	movs	r0, #55	; 0x37
 8001384:	f7ff fe98 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8001388:	2007      	movs	r0, #7
 800138a:	f7ff fe95 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 800138e:	2010      	movs	r0, #16
 8001390:	f7ff fe92 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8001394:	2003      	movs	r0, #3
 8001396:	f7ff fe8f 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 800139a:	200e      	movs	r0, #14
 800139c:	f7ff fe8c 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 80013a0:	2009      	movs	r0, #9
 80013a2:	f7ff fe89 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80013a6:	2000      	movs	r0, #0
 80013a8:	f7ff fe86 	bl	80010b8 <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 80013ac:	20e1      	movs	r0, #225	; 0xe1
 80013ae:	f7ff fe67 	bl	8001080 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80013b2:	2000      	movs	r0, #0
 80013b4:	f7ff fe80 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 80013b8:	200e      	movs	r0, #14
 80013ba:	f7ff fe7d 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 80013be:	2014      	movs	r0, #20
 80013c0:	f7ff fe7a 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 80013c4:	2003      	movs	r0, #3
 80013c6:	f7ff fe77 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 80013ca:	2011      	movs	r0, #17
 80013cc:	f7ff fe74 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 80013d0:	2007      	movs	r0, #7
 80013d2:	f7ff fe71 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80013d6:	2031      	movs	r0, #49	; 0x31
 80013d8:	f7ff fe6e 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 80013dc:	20c1      	movs	r0, #193	; 0xc1
 80013de:	f7ff fe6b 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 80013e2:	2048      	movs	r0, #72	; 0x48
 80013e4:	f7ff fe68 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 80013e8:	2008      	movs	r0, #8
 80013ea:	f7ff fe65 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 80013ee:	200f      	movs	r0, #15
 80013f0:	f7ff fe62 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 80013f4:	200c      	movs	r0, #12
 80013f6:	f7ff fe5f 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80013fa:	2031      	movs	r0, #49	; 0x31
 80013fc:	f7ff fe5c 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 8001400:	2036      	movs	r0, #54	; 0x36
 8001402:	f7ff fe59 	bl	80010b8 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8001406:	200f      	movs	r0, #15
 8001408:	f7ff fe56 	bl	80010b8 <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 800140c:	2011      	movs	r0, #17
 800140e:	f7ff fe37 	bl	8001080 <ILI9341_WriteCommand>
	HAL_Delay(100);
 8001412:	2064      	movs	r0, #100	; 0x64
 8001414:	f001 ffb8 	bl	8003388 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 8001418:	2029      	movs	r0, #41	; 0x29
 800141a:	f7ff fe31 	bl	8001080 <ILI9341_WriteCommand>

	//STARTING ROTATION
	ILI9341_SetRotation(SCREEN_VERTICAL_1);
 800141e:	2000      	movs	r0, #0
 8001420:	f000 f802 	bl	8001428 <ILI9341_SetRotation>
}
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}

08001428 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 8001432:	2036      	movs	r0, #54	; 0x36
 8001434:	f7ff fe24 	bl	8001080 <ILI9341_WriteCommand>
	HAL_Delay(1);
 8001438:	2001      	movs	r0, #1
 800143a:	f001 ffa5 	bl	8003388 <HAL_Delay>

	switch(rotation)
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	2b03      	cmp	r3, #3
 8001442:	d837      	bhi.n	80014b4 <ILI9341_SetRotation+0x8c>
 8001444:	a201      	add	r2, pc, #4	; (adr r2, 800144c <ILI9341_SetRotation+0x24>)
 8001446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800144a:	bf00      	nop
 800144c:	0800145d 	.word	0x0800145d
 8001450:	08001473 	.word	0x08001473
 8001454:	08001489 	.word	0x08001489
 8001458:	0800149f 	.word	0x0800149f
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40|0x08);
 800145c:	2048      	movs	r0, #72	; 0x48
 800145e:	f7ff fe2b 	bl	80010b8 <ILI9341_WriteData>
		LCD_WIDTH = 240;
 8001462:	4b17      	ldr	r3, [pc, #92]	; (80014c0 <ILI9341_SetRotation+0x98>)
 8001464:	22f0      	movs	r2, #240	; 0xf0
 8001466:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8001468:	4b16      	ldr	r3, [pc, #88]	; (80014c4 <ILI9341_SetRotation+0x9c>)
 800146a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800146e:	801a      	strh	r2, [r3, #0]
		break;
 8001470:	e021      	b.n	80014b6 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x20|0x08);
 8001472:	2028      	movs	r0, #40	; 0x28
 8001474:	f7ff fe20 	bl	80010b8 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8001478:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <ILI9341_SetRotation+0x98>)
 800147a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800147e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8001480:	4b10      	ldr	r3, [pc, #64]	; (80014c4 <ILI9341_SetRotation+0x9c>)
 8001482:	22f0      	movs	r2, #240	; 0xf0
 8001484:	801a      	strh	r2, [r3, #0]
		break;
 8001486:	e016      	b.n	80014b6 <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80|0x08);
 8001488:	2088      	movs	r0, #136	; 0x88
 800148a:	f7ff fe15 	bl	80010b8 <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 800148e:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <ILI9341_SetRotation+0x98>)
 8001490:	22f0      	movs	r2, #240	; 0xf0
 8001492:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8001494:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <ILI9341_SetRotation+0x9c>)
 8001496:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800149a:	801a      	strh	r2, [r3, #0]
		break;
 800149c:	e00b      	b.n	80014b6 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x40|0x80|0x20|0x08);
 800149e:	20e8      	movs	r0, #232	; 0xe8
 80014a0:	f7ff fe0a 	bl	80010b8 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <ILI9341_SetRotation+0x98>)
 80014a6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80014aa:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 80014ac:	4b05      	ldr	r3, [pc, #20]	; (80014c4 <ILI9341_SetRotation+0x9c>)
 80014ae:	22f0      	movs	r2, #240	; 0xf0
 80014b0:	801a      	strh	r2, [r3, #0]
		break;
 80014b2:	e000      	b.n	80014b6 <ILI9341_SetRotation+0x8e>
	default:
		break;
 80014b4:	bf00      	nop
	}
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000002 	.word	0x20000002
 80014c4:	20000000 	.word	0x20000000

080014c8 <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 80014c8:	b5b0      	push	{r4, r5, r7, lr}
 80014ca:	b08c      	sub	sp, #48	; 0x30
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	6039      	str	r1, [r7, #0]
 80014d2:	80fb      	strh	r3, [r7, #6]
 80014d4:	466b      	mov	r3, sp
 80014d6:	461d      	mov	r5, r3
	uint32_t BufferSize = 0;
 80014d8:	2300      	movs	r3, #0
 80014da:	627b      	str	r3, [r7, #36]	; 0x24

	if((size*2) < BURST_MAX_SIZE)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80014e4:	d202      	bcs.n	80014ec <ILI9341_DrawColorBurst+0x24>
	{
		BufferSize = size;
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	627b      	str	r3, [r7, #36]	; 0x24
 80014ea:	e002      	b.n	80014f2 <ILI9341_DrawColorBurst+0x2a>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 80014ec:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80014f0:	627b      	str	r3, [r7, #36]	; 0x24
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80014f2:	2201      	movs	r2, #1
 80014f4:	2101      	movs	r1, #1
 80014f6:	483d      	ldr	r0, [pc, #244]	; (80015ec <ILI9341_DrawColorBurst+0x124>)
 80014f8:	f002 fe32 	bl	8004160 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80014fc:	2200      	movs	r2, #0
 80014fe:	2101      	movs	r1, #1
 8001500:	483b      	ldr	r0, [pc, #236]	; (80015f0 <ILI9341_DrawColorBurst+0x128>)
 8001502:	f002 fe2d 	bl	8004160 <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 8001506:	88fb      	ldrh	r3, [r7, #6]
 8001508:	0a1b      	lsrs	r3, r3, #8
 800150a:	b29b      	uxth	r3, r3
 800150c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t BurstBuffer[BufferSize];
 8001510:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8001512:	4623      	mov	r3, r4
 8001514:	3b01      	subs	r3, #1
 8001516:	61fb      	str	r3, [r7, #28]
 8001518:	4620      	mov	r0, r4
 800151a:	f04f 0100 	mov.w	r1, #0
 800151e:	f04f 0200 	mov.w	r2, #0
 8001522:	f04f 0300 	mov.w	r3, #0
 8001526:	00cb      	lsls	r3, r1, #3
 8001528:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800152c:	00c2      	lsls	r2, r0, #3
 800152e:	4620      	mov	r0, r4
 8001530:	f04f 0100 	mov.w	r1, #0
 8001534:	f04f 0200 	mov.w	r2, #0
 8001538:	f04f 0300 	mov.w	r3, #0
 800153c:	00cb      	lsls	r3, r1, #3
 800153e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001542:	00c2      	lsls	r2, r0, #3
 8001544:	1de3      	adds	r3, r4, #7
 8001546:	08db      	lsrs	r3, r3, #3
 8001548:	00db      	lsls	r3, r3, #3
 800154a:	ebad 0d03 	sub.w	sp, sp, r3
 800154e:	466b      	mov	r3, sp
 8001550:	3300      	adds	r3, #0
 8001552:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 8001554:	2300      	movs	r3, #0
 8001556:	62bb      	str	r3, [r7, #40]	; 0x28
 8001558:	e00e      	b.n	8001578 <ILI9341_DrawColorBurst+0xb0>
	{
		BurstBuffer[j] = chifted;
 800155a:	69ba      	ldr	r2, [r7, #24]
 800155c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800155e:	4413      	add	r3, r2
 8001560:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001564:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 8001566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001568:	3301      	adds	r3, #1
 800156a:	88fa      	ldrh	r2, [r7, #6]
 800156c:	b2d1      	uxtb	r1, r2
 800156e:	69ba      	ldr	r2, [r7, #24]
 8001570:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 8001572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001574:	3302      	adds	r3, #2
 8001576:	62bb      	str	r3, [r7, #40]	; 0x28
 8001578:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800157a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157c:	429a      	cmp	r2, r3
 800157e:	d3ec      	bcc.n	800155a <ILI9341_DrawColorBurst+0x92>
	}

	uint32_t SendingSize = size * 2;
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8001586:	697a      	ldr	r2, [r7, #20]
 8001588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800158a:	fbb2 f3f3 	udiv	r3, r2, r3
 800158e:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001594:	fbb3 f2f2 	udiv	r2, r3, r2
 8001598:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800159a:	fb01 f202 	mul.w	r2, r1, r2
 800159e:	1a9b      	subs	r3, r3, r2
 80015a0:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d010      	beq.n	80015ca <ILI9341_DrawColorBurst+0x102>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 80015a8:	2300      	movs	r3, #0
 80015aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015ac:	e009      	b.n	80015c2 <ILI9341_DrawColorBurst+0xfa>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 80015ae:	69b9      	ldr	r1, [r7, #24]
 80015b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	230a      	movs	r3, #10
 80015b6:	480f      	ldr	r0, [pc, #60]	; (80015f4 <ILI9341_DrawColorBurst+0x12c>)
 80015b8:	f004 ff07 	bl	80063ca <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 80015bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015be:	3301      	adds	r3, #1
 80015c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d3f1      	bcc.n	80015ae <ILI9341_DrawColorBurst+0xe6>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 80015ca:	69b9      	ldr	r1, [r7, #24]
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	b29a      	uxth	r2, r3
 80015d0:	230a      	movs	r3, #10
 80015d2:	4808      	ldr	r0, [pc, #32]	; (80015f4 <ILI9341_DrawColorBurst+0x12c>)
 80015d4:	f004 fef9 	bl	80063ca <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80015d8:	2201      	movs	r2, #1
 80015da:	2101      	movs	r1, #1
 80015dc:	4804      	ldr	r0, [pc, #16]	; (80015f0 <ILI9341_DrawColorBurst+0x128>)
 80015de:	f002 fdbf 	bl	8004160 <HAL_GPIO_WritePin>
 80015e2:	46ad      	mov	sp, r5
}
 80015e4:	bf00      	nop
 80015e6:	3730      	adds	r7, #48	; 0x30
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bdb0      	pop	{r4, r5, r7, pc}
 80015ec:	40020000 	.word	0x40020000
 80015f0:	40020800 	.word	0x40020800
 80015f4:	200035b8 	.word	0x200035b8

080015f8 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8001602:	4b0e      	ldr	r3, [pc, #56]	; (800163c <ILI9341_FillScreen+0x44>)
 8001604:	881b      	ldrh	r3, [r3, #0]
 8001606:	b29a      	uxth	r2, r3
 8001608:	4b0d      	ldr	r3, [pc, #52]	; (8001640 <ILI9341_FillScreen+0x48>)
 800160a:	881b      	ldrh	r3, [r3, #0]
 800160c:	b29b      	uxth	r3, r3
 800160e:	2100      	movs	r1, #0
 8001610:	2000      	movs	r0, #0
 8001612:	f7ff fd8b 	bl	800112c <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 8001616:	4b09      	ldr	r3, [pc, #36]	; (800163c <ILI9341_FillScreen+0x44>)
 8001618:	881b      	ldrh	r3, [r3, #0]
 800161a:	b29b      	uxth	r3, r3
 800161c:	461a      	mov	r2, r3
 800161e:	4b08      	ldr	r3, [pc, #32]	; (8001640 <ILI9341_FillScreen+0x48>)
 8001620:	881b      	ldrh	r3, [r3, #0]
 8001622:	b29b      	uxth	r3, r3
 8001624:	fb03 f302 	mul.w	r3, r3, r2
 8001628:	461a      	mov	r2, r3
 800162a:	88fb      	ldrh	r3, [r7, #6]
 800162c:	4611      	mov	r1, r2
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff ff4a 	bl	80014c8 <ILI9341_DrawColorBurst>
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20000002 	.word	0x20000002
 8001640:	20000000 	.word	0x20000000

08001644 <wireWriteRegister>:
/*!
    @brief  Sends a single command byte over I2C
*/
/**************************************************************************/
void wireWriteRegister (uint8_t reg, uint16_t value)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b088      	sub	sp, #32
 8001648:	af04      	add	r7, sp, #16
 800164a:	4603      	mov	r3, r0
 800164c:	460a      	mov	r2, r1
 800164e:	71fb      	strb	r3, [r7, #7]
 8001650:	4613      	mov	r3, r2
 8001652:	80bb      	strh	r3, [r7, #4]
	uint8_t i2c_temp[2];
	i2c_temp[0] = value>>8;
 8001654:	88bb      	ldrh	r3, [r7, #4]
 8001656:	0a1b      	lsrs	r3, r3, #8
 8001658:	b29b      	uxth	r3, r3
 800165a:	b2db      	uxtb	r3, r3
 800165c:	733b      	strb	r3, [r7, #12]
	i2c_temp[1] = value;
 800165e:	88bb      	ldrh	r3, [r7, #4]
 8001660:	b2db      	uxtb	r3, r3
 8001662:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write(&hi2c1, INA219_ADDRESS<<1, (uint16_t)reg, 1, i2c_temp, 2, 0xffffffff);
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	b29a      	uxth	r2, r3
 8001668:	f04f 33ff 	mov.w	r3, #4294967295
 800166c:	9302      	str	r3, [sp, #8]
 800166e:	2302      	movs	r3, #2
 8001670:	9301      	str	r3, [sp, #4]
 8001672:	f107 030c 	add.w	r3, r7, #12
 8001676:	9300      	str	r3, [sp, #0]
 8001678:	2301      	movs	r3, #1
 800167a:	2180      	movs	r1, #128	; 0x80
 800167c:	4804      	ldr	r0, [pc, #16]	; (8001690 <wireWriteRegister+0x4c>)
 800167e:	f002 fee5 	bl	800444c <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8001682:	2001      	movs	r0, #1
 8001684:	f001 fe80 	bl	8003388 <HAL_Delay>
}
 8001688:	bf00      	nop
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20002c44 	.word	0x20002c44

08001694 <wireReadRegister>:
/*!
    @brief  Reads a 16 bit values over I2C
*/
/**************************************************************************/
void wireReadRegister(uint8_t reg, uint16_t *value)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b088      	sub	sp, #32
 8001698:	af04      	add	r7, sp, #16
 800169a:	4603      	mov	r3, r0
 800169c:	6039      	str	r1, [r7, #0]
 800169e:	71fb      	strb	r3, [r7, #7]
	uint8_t i2c_temp[2];
	HAL_I2C_Mem_Read(&hi2c1, INA219_ADDRESS<<1, (uint16_t)reg, 1,i2c_temp, 2, 0xffffffff);
 80016a0:	79fb      	ldrb	r3, [r7, #7]
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	f04f 33ff 	mov.w	r3, #4294967295
 80016a8:	9302      	str	r3, [sp, #8]
 80016aa:	2302      	movs	r3, #2
 80016ac:	9301      	str	r3, [sp, #4]
 80016ae:	f107 030c 	add.w	r3, r7, #12
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	2301      	movs	r3, #1
 80016b6:	2180      	movs	r1, #128	; 0x80
 80016b8:	4809      	ldr	r0, [pc, #36]	; (80016e0 <wireReadRegister+0x4c>)
 80016ba:	f002 ffc1 	bl	8004640 <HAL_I2C_Mem_Read>
	HAL_Delay(1);
 80016be:	2001      	movs	r0, #1
 80016c0:	f001 fe62 	bl	8003388 <HAL_Delay>
	*value = ((uint16_t)i2c_temp[0]<<8 )|(uint16_t)i2c_temp[1];
 80016c4:	7b3b      	ldrb	r3, [r7, #12]
 80016c6:	021b      	lsls	r3, r3, #8
 80016c8:	b21a      	sxth	r2, r3
 80016ca:	7b7b      	ldrb	r3, [r7, #13]
 80016cc:	b21b      	sxth	r3, r3
 80016ce:	4313      	orrs	r3, r2
 80016d0:	b21b      	sxth	r3, r3
 80016d2:	b29a      	uxth	r2, r3
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	801a      	strh	r2, [r3, #0]
}
 80016d8:	bf00      	nop
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	20002c44 	.word	0x20002c44

080016e4 <setCalibration_16V_400mA>:
    @brief set device to alibration which uses the highest precision for
      current measurement (0.1mA), at the expense of
      only supporting 16V at 400mA max.
*/
/**************************************************************************/
void setCalibration_16V_400mA(void) {
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0

  // 5. Compute the calibration register
  // Cal = trunc (0.04096 / (Current_LSB * RSHUNT))
  // Cal = 8192 (0x2000)

  ina219_calValue = 8192;
 80016ea:	4b0e      	ldr	r3, [pc, #56]	; (8001724 <setCalibration_16V_400mA+0x40>)
 80016ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016f0:	601a      	str	r2, [r3, #0]
  // MaximumPower = Max_Current_Before_Overflow * VBUS_MAX
  // MaximumPower = 0.4 * 16V
  // MaximumPower = 6.4W

  // Set multipliers to convert raw current/power values
  ina219_currentDivider_mA = 20;  // Current LSB = 50uA per bit (1000/50 = 20)
 80016f2:	4b0d      	ldr	r3, [pc, #52]	; (8001728 <setCalibration_16V_400mA+0x44>)
 80016f4:	2214      	movs	r2, #20
 80016f6:	601a      	str	r2, [r3, #0]
  ina219_powerMultiplier_mW = 1;     // Power LSB = 1mW per bit
 80016f8:	4b0c      	ldr	r3, [pc, #48]	; (800172c <setCalibration_16V_400mA+0x48>)
 80016fa:	2201      	movs	r2, #1
 80016fc:	601a      	str	r2, [r3, #0]

  // Set Calibration register to 'Cal' calculated above
  wireWriteRegister(INA219_REG_CALIBRATION, ina219_calValue);
 80016fe:	4b09      	ldr	r3, [pc, #36]	; (8001724 <setCalibration_16V_400mA+0x40>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	b29b      	uxth	r3, r3
 8001704:	4619      	mov	r1, r3
 8001706:	2005      	movs	r0, #5
 8001708:	f7ff ff9c 	bl	8001644 <wireWriteRegister>

  // Set Config register to take into account the settings above
  uint16_t config = INA219_CONFIG_BVOLTAGERANGE_16V |
 800170c:	f240 139f 	movw	r3, #415	; 0x19f
 8001710:	80fb      	strh	r3, [r7, #6]
                    INA219_CONFIG_GAIN_1_40MV |
                    INA219_CONFIG_BADCRES_12BIT |
                    INA219_CONFIG_SADCRES_12BIT_1S_532US |
                    INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;
  wireWriteRegister(INA219_REG_CONFIG, config);
 8001712:	88fb      	ldrh	r3, [r7, #6]
 8001714:	4619      	mov	r1, r3
 8001716:	2000      	movs	r0, #0
 8001718:	f7ff ff94 	bl	8001644 <wireWriteRegister>
}
 800171c:	bf00      	nop
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	20002a74 	.word	0x20002a74
 8001728:	20000a68 	.word	0x20000a68
 800172c:	20000a6c 	.word	0x20000a6c

08001730 <getBusVoltage_raw>:
/*!
    @brief  Gets the raw bus voltage (16-bit signed integer, so +-32767)
    @return the raw bus voltage reading
*/
/**************************************************************************/
int16_t getBusVoltage_raw() {
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
  uint16_t value;
  wireReadRegister(INA219_REG_BUSVOLTAGE, &value);
 8001736:	1dbb      	adds	r3, r7, #6
 8001738:	4619      	mov	r1, r3
 800173a:	2002      	movs	r0, #2
 800173c:	f7ff ffaa 	bl	8001694 <wireReadRegister>

  // Shift to the right 3 to drop CNVR and OVF and multiply by LSB
  return (int16_t)((value >> 3) * 4);
 8001740:	88fb      	ldrh	r3, [r7, #6]
 8001742:	08db      	lsrs	r3, r3, #3
 8001744:	b29b      	uxth	r3, r3
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	b29b      	uxth	r3, r3
 800174a:	b21b      	sxth	r3, r3
}
 800174c:	4618      	mov	r0, r3
 800174e:	3708      	adds	r7, #8
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <getCurrent_raw>:
/*!
    @brief  Gets the raw current value (16-bit signed integer, so +-32767)
    @return the raw current reading
*/
/**************************************************************************/
int16_t getCurrent_raw() {
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0

  // Sometimes a sharp load will reset the INA219, which will
  // reset the cal register, meaning CURRENT and POWER will
  // not be available ... avoid this by always setting a cal
  // value even if it's an unfortunate extra step
  wireWriteRegister(INA219_REG_CALIBRATION, ina219_calValue);
 800175a:	4b09      	ldr	r3, [pc, #36]	; (8001780 <getCurrent_raw+0x2c>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	b29b      	uxth	r3, r3
 8001760:	4619      	mov	r1, r3
 8001762:	2005      	movs	r0, #5
 8001764:	f7ff ff6e 	bl	8001644 <wireWriteRegister>

  // Now we can safely read the CURRENT register!
  wireReadRegister(INA219_REG_CURRENT, &value);
 8001768:	1dbb      	adds	r3, r7, #6
 800176a:	4619      	mov	r1, r3
 800176c:	2004      	movs	r0, #4
 800176e:	f7ff ff91 	bl	8001694 <wireReadRegister>

  return (int16_t)value;
 8001772:	88fb      	ldrh	r3, [r7, #6]
 8001774:	b21b      	sxth	r3, r3
}
 8001776:	4618      	mov	r0, r3
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20002a74 	.word	0x20002a74

08001784 <getPower_raw>:
/*!
    @brief  Gets the raw power value (16-bit signed integer, so +-32767)
    @return raw power reading
*/
/**************************************************************************/
int16_t getPower_raw() {
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0

  // Sometimes a sharp load will reset the INA219, which will
  // reset the cal register, meaning CURRENT and POWER will
  // not be available ... avoid this by always setting a cal
  // value even if it's an unfortunate extra step
  wireWriteRegister(INA219_REG_CALIBRATION, ina219_calValue);
 800178a:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <getPower_raw+0x2c>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	b29b      	uxth	r3, r3
 8001790:	4619      	mov	r1, r3
 8001792:	2005      	movs	r0, #5
 8001794:	f7ff ff56 	bl	8001644 <wireWriteRegister>

  // Now we can safely read the POWER register!
  wireReadRegister(INA219_REG_POWER, &value);
 8001798:	1dbb      	adds	r3, r7, #6
 800179a:	4619      	mov	r1, r3
 800179c:	2003      	movs	r0, #3
 800179e:	f7ff ff79 	bl	8001694 <wireReadRegister>

  return (int16_t)value;
 80017a2:	88fb      	ldrh	r3, [r7, #6]
 80017a4:	b21b      	sxth	r3, r3
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	20002a74 	.word	0x20002a74
 80017b4:	00000000 	.word	0x00000000

080017b8 <getBusVoltage_V>:
/*!
    @brief  Gets the shunt voltage in volts
    @return the bus voltage converted to volts
*/
/**************************************************************************/
float getBusVoltage_V() {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
  int16_t value = getBusVoltage_raw();
 80017be:	f7ff ffb7 	bl	8001730 <getBusVoltage_raw>
 80017c2:	4603      	mov	r3, r0
 80017c4:	80fb      	strh	r3, [r7, #6]
  return value * 0.001;
 80017c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7fe feaa 	bl	8000524 <__aeabi_i2d>
 80017d0:	a309      	add	r3, pc, #36	; (adr r3, 80017f8 <getBusVoltage_V+0x40>)
 80017d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d6:	f7fe ff0f 	bl	80005f8 <__aeabi_dmul>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	4610      	mov	r0, r2
 80017e0:	4619      	mov	r1, r3
 80017e2:	f7ff fa01 	bl	8000be8 <__aeabi_d2f>
 80017e6:	4603      	mov	r3, r0
 80017e8:	ee07 3a90 	vmov	s15, r3
}
 80017ec:	eeb0 0a67 	vmov.f32	s0, s15
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	d2f1a9fc 	.word	0xd2f1a9fc
 80017fc:	3f50624d 	.word	0x3f50624d

08001800 <getCurrent_mA>:
    @brief  Gets the current value in mA, taking into account the
            config settings and current LSB
    @return the current reading convereted to milliamps
*/
/**************************************************************************/
float getCurrent_mA() {
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
  float valueDec = getCurrent_raw();
 8001806:	f7ff ffa5 	bl	8001754 <getCurrent_raw>
 800180a:	4603      	mov	r3, r0
 800180c:	ee07 3a90 	vmov	s15, r3
 8001810:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001814:	edc7 7a01 	vstr	s15, [r7, #4]
  valueDec /= ina219_currentDivider_mA;
 8001818:	4b09      	ldr	r3, [pc, #36]	; (8001840 <getCurrent_mA+0x40>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	ee07 3a90 	vmov	s15, r3
 8001820:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001824:	edd7 6a01 	vldr	s13, [r7, #4]
 8001828:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800182c:	edc7 7a01 	vstr	s15, [r7, #4]
  return valueDec;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	ee07 3a90 	vmov	s15, r3
}
 8001836:	eeb0 0a67 	vmov.f32	s0, s15
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	20000a68 	.word	0x20000a68

08001844 <getPower_mW>:
    @brief  Gets the power value in mW, taking into account the
            config settings and current LSB
    @return power reading converted to milliwatts
*/
/**************************************************************************/
float getPower_mW() {
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
  float valueDec = getPower_raw();
 800184a:	f7ff ff9b 	bl	8001784 <getPower_raw>
 800184e:	4603      	mov	r3, r0
 8001850:	ee07 3a90 	vmov	s15, r3
 8001854:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001858:	edc7 7a01 	vstr	s15, [r7, #4]
  valueDec *= ina219_powerMultiplier_mW;
 800185c:	4b09      	ldr	r3, [pc, #36]	; (8001884 <getPower_mW+0x40>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	ee07 3a90 	vmov	s15, r3
 8001864:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001868:	ed97 7a01 	vldr	s14, [r7, #4]
 800186c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001870:	edc7 7a01 	vstr	s15, [r7, #4]
  return valueDec;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	ee07 3a90 	vmov	s15, r3
}
 800187a:	eeb0 0a67 	vmov.f32	s0, s15
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20000a6c 	.word	0x20000a6c

08001888 <set_time>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/**Fungsi ini digunakan untuk set timer jika dibutuhkan untuk set rtc
  */
void set_time(void){
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
	  RTC_TimeTypeDef sTime = {0};
 800188e:	1d3b      	adds	r3, r7, #4
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	605a      	str	r2, [r3, #4]
 8001896:	609a      	str	r2, [r3, #8]
 8001898:	60da      	str	r2, [r3, #12]
 800189a:	611a      	str	r2, [r3, #16]
	  RTC_DateTypeDef sDate = {0};
 800189c:	2300      	movs	r3, #0
 800189e:	603b      	str	r3, [r7, #0]
	  /** Initialize RTC and set the Time and Date
	  */
	  sTime.Hours = 0x10;
 80018a0:	2310      	movs	r3, #16
 80018a2:	713b      	strb	r3, [r7, #4]
	  sTime.Minutes = 0x1;
 80018a4:	2301      	movs	r3, #1
 80018a6:	717b      	strb	r3, [r7, #5]
	  sTime.Seconds = 0x0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	71bb      	strb	r3, [r7, #6]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80018ac:	2300      	movs	r3, #0
 80018ae:	613b      	str	r3, [r7, #16]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80018b0:	2300      	movs	r3, #0
 80018b2:	617b      	str	r3, [r7, #20]
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80018b4:	1d3b      	adds	r3, r7, #4
 80018b6:	2201      	movs	r2, #1
 80018b8:	4619      	mov	r1, r3
 80018ba:	4812      	ldr	r0, [pc, #72]	; (8001904 <set_time+0x7c>)
 80018bc:	f004 fa29 	bl	8005d12 <HAL_RTC_SetTime>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <set_time+0x42>
	  {
	    Error_Handler();
 80018c6:	f001 f909 	bl	8002adc <Error_Handler>
	  }
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80018ca:	2301      	movs	r3, #1
 80018cc:	703b      	strb	r3, [r7, #0]
	  sDate.Month = RTC_MONTH_OCTOBER;
 80018ce:	2310      	movs	r3, #16
 80018d0:	707b      	strb	r3, [r7, #1]
	  sDate.Date = 0x18;
 80018d2:	2318      	movs	r3, #24
 80018d4:	70bb      	strb	r3, [r7, #2]
	  sDate.Year = 0x21;
 80018d6:	2321      	movs	r3, #33	; 0x21
 80018d8:	70fb      	strb	r3, [r7, #3]

	  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80018da:	463b      	mov	r3, r7
 80018dc:	2201      	movs	r2, #1
 80018de:	4619      	mov	r1, r3
 80018e0:	4808      	ldr	r0, [pc, #32]	; (8001904 <set_time+0x7c>)
 80018e2:	f004 fb31 	bl	8005f48 <HAL_RTC_SetDate>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <set_time+0x68>
	  {
	    Error_Handler();
 80018ec:	f001 f8f6 	bl	8002adc <Error_Handler>
	  }
	  /* USER CODE BEGIN RTC_Init 2 */
	  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 80018f0:	f243 22f2 	movw	r2, #13042	; 0x32f2
 80018f4:	2101      	movs	r1, #1
 80018f6:	4803      	ldr	r0, [pc, #12]	; (8001904 <set_time+0x7c>)
 80018f8:	f004 fcac 	bl	8006254 <HAL_RTCEx_BKUPWrite>
	  /* USER CODE END RTC_Init 2 */

}
 80018fc:	bf00      	nop
 80018fe:	3718      	adds	r7, #24
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	20002d7c 	.word	0x20002d7c

08001908 <get_time>:
}

/**Fungsi ini digunakan untuk membaca interanal RTC
  */
void get_time(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
	if (HAL_GetTick() - rtc_millis >= 500){
 800190e:	f001 fd2f 	bl	8003370 <HAL_GetTick>
 8001912:	4602      	mov	r2, r0
 8001914:	4b16      	ldr	r3, [pc, #88]	; (8001970 <get_time+0x68>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800191e:	d323      	bcc.n	8001968 <get_time+0x60>
		rtc_millis = HAL_GetTick();
 8001920:	f001 fd26 	bl	8003370 <HAL_GetTick>
 8001924:	4603      	mov	r3, r0
 8001926:	4a12      	ldr	r2, [pc, #72]	; (8001970 <get_time+0x68>)
 8001928:	6013      	str	r3, [r2, #0]
		 RTC_DateTypeDef gDate;
		 RTC_TimeTypeDef gTime;
		 HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 800192a:	463b      	mov	r3, r7
 800192c:	2200      	movs	r2, #0
 800192e:	4619      	mov	r1, r3
 8001930:	4810      	ldr	r0, [pc, #64]	; (8001974 <get_time+0x6c>)
 8001932:	f004 faab 	bl	8005e8c <HAL_RTC_GetTime>
		 HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8001936:	f107 0314 	add.w	r3, r7, #20
 800193a:	2200      	movs	r2, #0
 800193c:	4619      	mov	r1, r3
 800193e:	480d      	ldr	r0, [pc, #52]	; (8001974 <get_time+0x6c>)
 8001940:	f004 fba9 	bl	8006096 <HAL_RTC_GetDate>
		 jam = gTime.Hours; menit = gTime.Minutes; detik = gTime.Seconds;
 8001944:	783a      	ldrb	r2, [r7, #0]
 8001946:	4b0c      	ldr	r3, [pc, #48]	; (8001978 <get_time+0x70>)
 8001948:	701a      	strb	r2, [r3, #0]
 800194a:	787a      	ldrb	r2, [r7, #1]
 800194c:	4b0b      	ldr	r3, [pc, #44]	; (800197c <get_time+0x74>)
 800194e:	701a      	strb	r2, [r3, #0]
 8001950:	78ba      	ldrb	r2, [r7, #2]
 8001952:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <get_time+0x78>)
 8001954:	701a      	strb	r2, [r3, #0]
		 tanggal = gDate.Date; bulan = gDate.Month; tahun = gDate.Year;
 8001956:	7dba      	ldrb	r2, [r7, #22]
 8001958:	4b0a      	ldr	r3, [pc, #40]	; (8001984 <get_time+0x7c>)
 800195a:	701a      	strb	r2, [r3, #0]
 800195c:	7d7a      	ldrb	r2, [r7, #21]
 800195e:	4b0a      	ldr	r3, [pc, #40]	; (8001988 <get_time+0x80>)
 8001960:	701a      	strb	r2, [r3, #0]
 8001962:	7dfa      	ldrb	r2, [r7, #23]
 8001964:	4b09      	ldr	r3, [pc, #36]	; (800198c <get_time+0x84>)
 8001966:	701a      	strb	r2, [r3, #0]
//		 printf("%02d:%02d:%02d || %02d-%02d-%2d\r\n",jam, menit, detik,tanggal, bulan, 2000 + tahun);
	}
}
 8001968:	bf00      	nop
 800196a:	3718      	adds	r7, #24
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	20000a10 	.word	0x20000a10
 8001974:	20002d7c 	.word	0x20002d7c
 8001978:	20002d5c 	.word	0x20002d5c
 800197c:	20002c99 	.word	0x20002c99
 8001980:	20002db6 	.word	0x20002db6
 8001984:	20002c9a 	.word	0x20002c9a
 8001988:	20003698 	.word	0x20003698
 800198c:	20003688 	.word	0x20003688

08001990 <get_ampere_volt>:
/**Fungsi ini digunakan untuk membaca baterai
  */
void get_ampere_volt(void){
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
	setCalibration_16V_400mA();
 8001996:	f7ff fea5 	bl	80016e4 <setCalibration_16V_400mA>
	tegangan = getBusVoltage_V();
 800199a:	f7ff ff0d 	bl	80017b8 <getBusVoltage_V>
 800199e:	eef0 7a40 	vmov.f32	s15, s0
 80019a2:	4b3d      	ldr	r3, [pc, #244]	; (8001a98 <get_ampere_volt+0x108>)
 80019a4:	edc3 7a00 	vstr	s15, [r3]
	Vshunt = getPower_mW();
 80019a8:	f7ff ff4c 	bl	8001844 <getPower_mW>
 80019ac:	eef0 7a40 	vmov.f32	s15, s0
 80019b0:	4b3a      	ldr	r3, [pc, #232]	; (8001a9c <get_ampere_volt+0x10c>)
 80019b2:	edc3 7a00 	vstr	s15, [r3]
	arus = getCurrent_mA() * (-1);
 80019b6:	f7ff ff23 	bl	8001800 <getCurrent_mA>
 80019ba:	eef0 7a40 	vmov.f32	s15, s0
 80019be:	eef1 7a67 	vneg.f32	s15, s15
 80019c2:	4b37      	ldr	r3, [pc, #220]	; (8001aa0 <get_ampere_volt+0x110>)
 80019c4:	edc3 7a00 	vstr	s15, [r3]
	float maxVoltage = 12.4;
 80019c8:	4b36      	ldr	r3, [pc, #216]	; (8001aa4 <get_ampere_volt+0x114>)
 80019ca:	607b      	str	r3, [r7, #4]
	float minVoltage = 11.2;
 80019cc:	4b36      	ldr	r3, [pc, #216]	; (8001aa8 <get_ampere_volt+0x118>)
 80019ce:	603b      	str	r3, [r7, #0]
	batteryPercentage = (tegangan - minVoltage) / (maxVoltage - minVoltage) * 100;
 80019d0:	4b31      	ldr	r3, [pc, #196]	; (8001a98 <get_ampere_volt+0x108>)
 80019d2:	ed93 7a00 	vldr	s14, [r3]
 80019d6:	edd7 7a00 	vldr	s15, [r7]
 80019da:	ee77 6a67 	vsub.f32	s13, s14, s15
 80019de:	ed97 7a01 	vldr	s14, [r7, #4]
 80019e2:	edd7 7a00 	vldr	s15, [r7]
 80019e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019ee:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001aac <get_ampere_volt+0x11c>
 80019f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019f6:	4b2e      	ldr	r3, [pc, #184]	; (8001ab0 <get_ampere_volt+0x120>)
 80019f8:	edc3 7a00 	vstr	s15, [r3]
	if (batteryPercentage > 100) batteryPercentage = 100;
 80019fc:	4b2c      	ldr	r3, [pc, #176]	; (8001ab0 <get_ampere_volt+0x120>)
 80019fe:	edd3 7a00 	vldr	s15, [r3]
 8001a02:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001aac <get_ampere_volt+0x11c>
 8001a06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0e:	dd03      	ble.n	8001a18 <get_ampere_volt+0x88>
 8001a10:	4b27      	ldr	r3, [pc, #156]	; (8001ab0 <get_ampere_volt+0x120>)
 8001a12:	4a28      	ldr	r2, [pc, #160]	; (8001ab4 <get_ampere_volt+0x124>)
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	e00b      	b.n	8001a30 <get_ampere_volt+0xa0>
	else if (batteryPercentage < 0) batteryPercentage = 0;
 8001a18:	4b25      	ldr	r3, [pc, #148]	; (8001ab0 <get_ampere_volt+0x120>)
 8001a1a:	edd3 7a00 	vldr	s15, [r3]
 8001a1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a26:	d503      	bpl.n	8001a30 <get_ampere_volt+0xa0>
 8001a28:	4b21      	ldr	r3, [pc, #132]	; (8001ab0 <get_ampere_volt+0x120>)
 8001a2a:	f04f 0200 	mov.w	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
	if (HAL_GetTick() - ina219_millis >= 500){
 8001a30:	f001 fc9e 	bl	8003370 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	4b20      	ldr	r3, [pc, #128]	; (8001ab8 <get_ampere_volt+0x128>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001a40:	d325      	bcc.n	8001a8e <get_ampere_volt+0xfe>
		ina219_millis = HAL_GetTick();
 8001a42:	f001 fc95 	bl	8003370 <HAL_GetTick>
 8001a46:	4603      	mov	r3, r0
 8001a48:	4a1b      	ldr	r2, [pc, #108]	; (8001ab8 <get_ampere_volt+0x128>)
 8001a4a:	6013      	str	r3, [r2, #0]
//		printf("Vbus: %.1f V| persen: %.1f percent | Ampere: %.1f mA\r\n",tegangan, batteryPercentage, arus);
		sprintf(volt, "%.4g", tegangan);
 8001a4c:	4b12      	ldr	r3, [pc, #72]	; (8001a98 <get_ampere_volt+0x108>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7fe fd79 	bl	8000548 <__aeabi_f2d>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4918      	ldr	r1, [pc, #96]	; (8001abc <get_ampere_volt+0x12c>)
 8001a5c:	4818      	ldr	r0, [pc, #96]	; (8001ac0 <get_ampere_volt+0x130>)
 8001a5e:	f007 f9ff 	bl	8008e60 <siprintf>
		sprintf(amper, "%.5g", arus);
 8001a62:	4b0f      	ldr	r3, [pc, #60]	; (8001aa0 <get_ampere_volt+0x110>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7fe fd6e 	bl	8000548 <__aeabi_f2d>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4914      	ldr	r1, [pc, #80]	; (8001ac4 <get_ampere_volt+0x134>)
 8001a72:	4815      	ldr	r0, [pc, #84]	; (8001ac8 <get_ampere_volt+0x138>)
 8001a74:	f007 f9f4 	bl	8008e60 <siprintf>
		sprintf(persen, "%.2g", batteryPercentage);
 8001a78:	4b0d      	ldr	r3, [pc, #52]	; (8001ab0 <get_ampere_volt+0x120>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7fe fd63 	bl	8000548 <__aeabi_f2d>
 8001a82:	4602      	mov	r2, r0
 8001a84:	460b      	mov	r3, r1
 8001a86:	4911      	ldr	r1, [pc, #68]	; (8001acc <get_ampere_volt+0x13c>)
 8001a88:	4811      	ldr	r0, [pc, #68]	; (8001ad0 <get_ampere_volt+0x140>)
 8001a8a:	f007 f9e9 	bl	8008e60 <siprintf>
//
	}
}
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000a20 	.word	0x20000a20
 8001a9c:	20000a24 	.word	0x20000a24
 8001aa0:	20000a28 	.word	0x20000a28
 8001aa4:	41466666 	.word	0x41466666
 8001aa8:	41333333 	.word	0x41333333
 8001aac:	42c80000 	.word	0x42c80000
 8001ab0:	20000a2c 	.word	0x20000a2c
 8001ab4:	42c80000 	.word	0x42c80000
 8001ab8:	20000a14 	.word	0x20000a14
 8001abc:	0800ca7c 	.word	0x0800ca7c
 8001ac0:	20003610 	.word	0x20003610
 8001ac4:	0800ca84 	.word	0x0800ca84
 8001ac8:	20002cb0 	.word	0x20002cb0
 8001acc:	0800ca8c 	.word	0x0800ca8c
 8001ad0:	20002ce4 	.word	0x20002ce4

08001ad4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ad4:	b5b0      	push	{r4, r5, r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ada:	f001 fbe3 	bl	80032a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ade:	f000 f8db 	bl	8001c98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ae2:	f000 fadb 	bl	800209c <MX_GPIO_Init>
  MX_DMA_Init();
 8001ae6:	f000 fa9b 	bl	8002020 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001aea:	f000 fa1b 	bl	8001f24 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001aee:	f000 fa43 	bl	8001f78 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8001af2:	f000 f981 	bl	8001df8 <MX_RTC_Init>
  MX_I2C1_Init();
 8001af6:	f000 f951 	bl	8001d9c <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001afa:	f000 fa67 	bl	8001fcc <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8001afe:	f000 f9db 	bl	8001eb8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart1);
 8001b02:	484d      	ldr	r0, [pc, #308]	; (8001c38 <main+0x164>)
 8001b04:	f000 fff0 	bl	8002ae8 <RetargetInit>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxBuf, RxBuf_SIZE);
 8001b08:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b0c:	494b      	ldr	r1, [pc, #300]	; (8001c3c <main+0x168>)
 8001b0e:	484c      	ldr	r0, [pc, #304]	; (8001c40 <main+0x16c>)
 8001b10:	f005 f92f 	bl	8006d72 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8001b14:	4b4b      	ldr	r3, [pc, #300]	; (8001c44 <main+0x170>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	4b4a      	ldr	r3, [pc, #296]	; (8001c44 <main+0x170>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f022 0208 	bic.w	r2, r2, #8
 8001b22:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, RxBuf_3, RxBuf_SIZE);
 8001b24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b28:	4947      	ldr	r1, [pc, #284]	; (8001c48 <main+0x174>)
 8001b2a:	4848      	ldr	r0, [pc, #288]	; (8001c4c <main+0x178>)
 8001b2c:	f005 f921 	bl	8006d72 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8001b30:	4b47      	ldr	r3, [pc, #284]	; (8001c50 <main+0x17c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	4b46      	ldr	r3, [pc, #280]	; (8001c50 <main+0x17c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f022 0208 	bic.w	r2, r2, #8
 8001b3e:	601a      	str	r2, [r3, #0]
  //set m0 m1
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 0);
 8001b40:	2200      	movs	r2, #0
 8001b42:	2104      	movs	r1, #4
 8001b44:	4843      	ldr	r0, [pc, #268]	; (8001c54 <main+0x180>)
 8001b46:	f002 fb0b 	bl	8004160 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, 0);
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	2108      	movs	r1, #8
 8001b4e:	4841      	ldr	r0, [pc, #260]	; (8001c54 <main+0x180>)
 8001b50:	f002 fb06 	bl	8004160 <HAL_GPIO_WritePin>
  if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2){
 8001b54:	2101      	movs	r1, #1
 8001b56:	4840      	ldr	r0, [pc, #256]	; (8001c58 <main+0x184>)
 8001b58:	f004 fb96 	bl	8006288 <HAL_RTCEx_BKUPRead>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d001      	beq.n	8001b6a <main+0x96>
	  set_time();
 8001b66:	f7ff fe8f 	bl	8001888 <set_time>
  }
  //begin LCD
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 1);
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	2110      	movs	r1, #16
 8001b6e:	483b      	ldr	r0, [pc, #236]	; (8001c5c <main+0x188>)
 8001b70:	f002 faf6 	bl	8004160 <HAL_GPIO_WritePin>
  ILI9341_Init();
 8001b74:	f7ff fb4e 	bl	8001214 <ILI9341_Init>
  ILI9341_FillScreen(BLACK);
 8001b78:	2000      	movs	r0, #0
 8001b7a:	f7ff fd3d 	bl	80015f8 <ILI9341_FillScreen>
  ILI9341_SetRotation(SCREEN_VERTICAL_2);
 8001b7e:	2002      	movs	r0, #2
 8001b80:	f7ff fc52 	bl	8001428 <ILI9341_SetRotation>
  //begin keypad
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, 1);
 8001b84:	2201      	movs	r2, #1
 8001b86:	2110      	movs	r1, #16
 8001b88:	4832      	ldr	r0, [pc, #200]	; (8001c54 <main+0x180>)
 8001b8a:	f002 fae9 	bl	8004160 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, 1);
 8001b8e:	2201      	movs	r2, #1
 8001b90:	2120      	movs	r1, #32
 8001b92:	4830      	ldr	r0, [pc, #192]	; (8001c54 <main+0x180>)
 8001b94:	f002 fae4 	bl	8004160 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, 1);
 8001b98:	2201      	movs	r2, #1
 8001b9a:	2140      	movs	r1, #64	; 0x40
 8001b9c:	482d      	ldr	r0, [pc, #180]	; (8001c54 <main+0x180>)
 8001b9e:	f002 fadf 	bl	8004160 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 1);
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	2180      	movs	r1, #128	; 0x80
 8001ba6:	482b      	ldr	r0, [pc, #172]	; (8001c54 <main+0x180>)
 8001ba8:	f002 fada 	bl	8004160 <HAL_GPIO_WritePin>
  //Millis second set
  rtc_millis = HAL_GetTick();
 8001bac:	f001 fbe0 	bl	8003370 <HAL_GetTick>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	4a2b      	ldr	r2, [pc, #172]	; (8001c60 <main+0x18c>)
 8001bb4:	6013      	str	r3, [r2, #0]
  ina219_millis = HAL_GetTick();
 8001bb6:	f001 fbdb 	bl	8003370 <HAL_GetTick>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	4a29      	ldr	r2, [pc, #164]	; (8001c64 <main+0x190>)
 8001bbe:	6013      	str	r3, [r2, #0]
  //kirim data dummy  *node,lat,long,data,jam, menit, detik, tegangan
  ukuranstring = sprintf((char*)buff_s, "*A,latitude,longitude,data,jam,menit,detik,baterai\r\n");
 8001bc0:	4929      	ldr	r1, [pc, #164]	; (8001c68 <main+0x194>)
 8001bc2:	482a      	ldr	r0, [pc, #168]	; (8001c6c <main+0x198>)
 8001bc4:	f007 f94c 	bl	8008e60 <siprintf>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	4b28      	ldr	r3, [pc, #160]	; (8001c70 <main+0x19c>)
 8001bce:	801a      	strh	r2, [r3, #0]
  HAL_UART_Transmit(&huart2, buff_s, ukuranstring, 100);
 8001bd0:	4b27      	ldr	r3, [pc, #156]	; (8001c70 <main+0x19c>)
 8001bd2:	881a      	ldrh	r2, [r3, #0]
 8001bd4:	2364      	movs	r3, #100	; 0x64
 8001bd6:	4925      	ldr	r1, [pc, #148]	; (8001c6c <main+0x198>)
 8001bd8:	4819      	ldr	r0, [pc, #100]	; (8001c40 <main+0x16c>)
 8001bda:	f004 ff96 	bl	8006b0a <HAL_UART_Transmit>
  led_reaction(100, 600);
 8001bde:	f44f 7116 	mov.w	r1, #600	; 0x258
 8001be2:	2064      	movs	r0, #100	; 0x64
 8001be4:	f000 ff12 	bl	8002a0c <led_reaction>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  get_time();
 8001be8:	f7ff fe8e 	bl	8001908 <get_time>
	  get_keypad(keyPressed);
 8001bec:	4b21      	ldr	r3, [pc, #132]	; (8001c74 <main+0x1a0>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f000 fdb9 	bl	8002768 <get_keypad>
	  get_ampere_volt();
 8001bf6:	f7ff fecb 	bl	8001990 <get_ampere_volt>
//	  jam, menit, detik,tanggal, bulan, 2000 + tahun
	  snprintf( gabungtanggal, 50, "%02d:%02d:%02d %02d-%02d-%2d",jam, menit, detik,tanggal, bulan, 2000 + tahun );
 8001bfa:	4b1f      	ldr	r3, [pc, #124]	; (8001c78 <main+0x1a4>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	461d      	mov	r5, r3
 8001c00:	4b1e      	ldr	r3, [pc, #120]	; (8001c7c <main+0x1a8>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	461a      	mov	r2, r3
 8001c06:	4b1e      	ldr	r3, [pc, #120]	; (8001c80 <main+0x1ac>)
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4b1d      	ldr	r3, [pc, #116]	; (8001c84 <main+0x1b0>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	4618      	mov	r0, r3
 8001c12:	4b1d      	ldr	r3, [pc, #116]	; (8001c88 <main+0x1b4>)
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	461c      	mov	r4, r3
 8001c18:	4b1c      	ldr	r3, [pc, #112]	; (8001c8c <main+0x1b8>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001c20:	9304      	str	r3, [sp, #16]
 8001c22:	9403      	str	r4, [sp, #12]
 8001c24:	9002      	str	r0, [sp, #8]
 8001c26:	9101      	str	r1, [sp, #4]
 8001c28:	9200      	str	r2, [sp, #0]
 8001c2a:	462b      	mov	r3, r5
 8001c2c:	4a18      	ldr	r2, [pc, #96]	; (8001c90 <main+0x1bc>)
 8001c2e:	2132      	movs	r1, #50	; 0x32
 8001c30:	4818      	ldr	r0, [pc, #96]	; (8001c94 <main+0x1c0>)
 8001c32:	f007 f8e1 	bl	8008df8 <sniprintf>
	  get_time();
 8001c36:	e7d7      	b.n	8001be8 <main+0x114>
 8001c38:	20002d18 	.word	0x20002d18
 8001c3c:	20002db8 	.word	0x20002db8
 8001c40:	20003644 	.word	0x20003644
 8001c44:	20002a78 	.word	0x20002a78
 8001c48:	20000604 	.word	0x20000604
 8001c4c:	20002c00 	.word	0x20002c00
 8001c50:	20002ba0 	.word	0x20002ba0
 8001c54:	40020c00 	.word	0x40020c00
 8001c58:	20002d7c 	.word	0x20002d7c
 8001c5c:	40020800 	.word	0x40020800
 8001c60:	20000a10 	.word	0x20000a10
 8001c64:	20000a14 	.word	0x20000a14
 8001c68:	0800ca94 	.word	0x0800ca94
 8001c6c:	20002ad8 	.word	0x20002ad8
 8001c70:	20002db4 	.word	0x20002db4
 8001c74:	20000a4c 	.word	0x20000a4c
 8001c78:	20002d5c 	.word	0x20002d5c
 8001c7c:	20002c99 	.word	0x20002c99
 8001c80:	20002db6 	.word	0x20002db6
 8001c84:	20002c9a 	.word	0x20002c9a
 8001c88:	20003698 	.word	0x20003698
 8001c8c:	20003688 	.word	0x20003688
 8001c90:	0800cacc 	.word	0x0800cacc
 8001c94:	20003718 	.word	0x20003718

08001c98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b098      	sub	sp, #96	; 0x60
 8001c9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c9e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ca2:	2230      	movs	r2, #48	; 0x30
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f006 f940 	bl	8007f2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cac:	f107 031c 	add.w	r3, r7, #28
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	605a      	str	r2, [r3, #4]
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	60da      	str	r2, [r3, #12]
 8001cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cbc:	f107 030c 	add.w	r3, r7, #12
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	4b31      	ldr	r3, [pc, #196]	; (8001d94 <SystemClock_Config+0xfc>)
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd2:	4a30      	ldr	r2, [pc, #192]	; (8001d94 <SystemClock_Config+0xfc>)
 8001cd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cd8:	6413      	str	r3, [r2, #64]	; 0x40
 8001cda:	4b2e      	ldr	r3, [pc, #184]	; (8001d94 <SystemClock_Config+0xfc>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ce2:	60bb      	str	r3, [r7, #8]
 8001ce4:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	607b      	str	r3, [r7, #4]
 8001cea:	4b2b      	ldr	r3, [pc, #172]	; (8001d98 <SystemClock_Config+0x100>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a2a      	ldr	r2, [pc, #168]	; (8001d98 <SystemClock_Config+0x100>)
 8001cf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cf4:	6013      	str	r3, [r2, #0]
 8001cf6:	4b28      	ldr	r3, [pc, #160]	; (8001d98 <SystemClock_Config+0x100>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cfe:	607b      	str	r3, [r7, #4]
 8001d00:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001d02:	2309      	movs	r3, #9
 8001d04:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d0a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d10:	2302      	movs	r3, #2
 8001d12:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d14:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d18:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001d1a:	2304      	movs	r3, #4
 8001d1c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001d1e:	23a8      	movs	r3, #168	; 0xa8
 8001d20:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d22:	2302      	movs	r3, #2
 8001d24:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001d26:	2304      	movs	r3, #4
 8001d28:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d2a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f003 fa08 	bl	8005144 <HAL_RCC_OscConfig>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001d3a:	f000 fecf 	bl	8002adc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d3e:	230f      	movs	r3, #15
 8001d40:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d42:	2302      	movs	r3, #2
 8001d44:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d46:	2300      	movs	r3, #0
 8001d48:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d4a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001d4e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d54:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d56:	f107 031c 	add.w	r3, r7, #28
 8001d5a:	2105      	movs	r1, #5
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f003 fc69 	bl	8005634 <HAL_RCC_ClockConfig>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001d68:	f000 feb8 	bl	8002adc <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001d70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d74:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d76:	f107 030c 	add.w	r3, r7, #12
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f003 fe56 	bl	8005a2c <HAL_RCCEx_PeriphCLKConfig>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001d86:	f000 fea9 	bl	8002adc <Error_Handler>
  }
}
 8001d8a:	bf00      	nop
 8001d8c:	3760      	adds	r7, #96	; 0x60
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800
 8001d98:	40007000 	.word	0x40007000

08001d9c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001da0:	4b12      	ldr	r3, [pc, #72]	; (8001dec <MX_I2C1_Init+0x50>)
 8001da2:	4a13      	ldr	r2, [pc, #76]	; (8001df0 <MX_I2C1_Init+0x54>)
 8001da4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001da6:	4b11      	ldr	r3, [pc, #68]	; (8001dec <MX_I2C1_Init+0x50>)
 8001da8:	4a12      	ldr	r2, [pc, #72]	; (8001df4 <MX_I2C1_Init+0x58>)
 8001daa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dac:	4b0f      	ldr	r3, [pc, #60]	; (8001dec <MX_I2C1_Init+0x50>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001db2:	4b0e      	ldr	r3, [pc, #56]	; (8001dec <MX_I2C1_Init+0x50>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001db8:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <MX_I2C1_Init+0x50>)
 8001dba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001dbe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	; (8001dec <MX_I2C1_Init+0x50>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001dc6:	4b09      	ldr	r3, [pc, #36]	; (8001dec <MX_I2C1_Init+0x50>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dcc:	4b07      	ldr	r3, [pc, #28]	; (8001dec <MX_I2C1_Init+0x50>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dd2:	4b06      	ldr	r3, [pc, #24]	; (8001dec <MX_I2C1_Init+0x50>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001dd8:	4804      	ldr	r0, [pc, #16]	; (8001dec <MX_I2C1_Init+0x50>)
 8001dda:	f002 f9f3 	bl	80041c4 <HAL_I2C_Init>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001de4:	f000 fe7a 	bl	8002adc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001de8:	bf00      	nop
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20002c44 	.word	0x20002c44
 8001df0:	40005400 	.word	0x40005400
 8001df4:	000186a0 	.word	0x000186a0

08001df8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */
	//JANGAN LUPA DIKOMEN YA
  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001dfe:	1d3b      	adds	r3, r7, #4
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	609a      	str	r2, [r3, #8]
 8001e08:	60da      	str	r2, [r3, #12]
 8001e0a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001e10:	4b27      	ldr	r3, [pc, #156]	; (8001eb0 <MX_RTC_Init+0xb8>)
 8001e12:	4a28      	ldr	r2, [pc, #160]	; (8001eb4 <MX_RTC_Init+0xbc>)
 8001e14:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001e16:	4b26      	ldr	r3, [pc, #152]	; (8001eb0 <MX_RTC_Init+0xb8>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001e1c:	4b24      	ldr	r3, [pc, #144]	; (8001eb0 <MX_RTC_Init+0xb8>)
 8001e1e:	227f      	movs	r2, #127	; 0x7f
 8001e20:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001e22:	4b23      	ldr	r3, [pc, #140]	; (8001eb0 <MX_RTC_Init+0xb8>)
 8001e24:	22ff      	movs	r2, #255	; 0xff
 8001e26:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001e28:	4b21      	ldr	r3, [pc, #132]	; (8001eb0 <MX_RTC_Init+0xb8>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001e2e:	4b20      	ldr	r3, [pc, #128]	; (8001eb0 <MX_RTC_Init+0xb8>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001e34:	4b1e      	ldr	r3, [pc, #120]	; (8001eb0 <MX_RTC_Init+0xb8>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001e3a:	481d      	ldr	r0, [pc, #116]	; (8001eb0 <MX_RTC_Init+0xb8>)
 8001e3c:	f003 fed8 	bl	8005bf0 <HAL_RTC_Init>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001e46:	f000 fe49 	bl	8002adc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x11;
 8001e4a:	2311      	movs	r3, #17
 8001e4c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x35;
 8001e4e:	2335      	movs	r3, #53	; 0x35
 8001e50:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x5;
 8001e52:	2305      	movs	r3, #5
 8001e54:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001e56:	2300      	movs	r3, #0
 8001e58:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001e5e:	1d3b      	adds	r3, r7, #4
 8001e60:	2201      	movs	r2, #1
 8001e62:	4619      	mov	r1, r3
 8001e64:	4812      	ldr	r0, [pc, #72]	; (8001eb0 <MX_RTC_Init+0xb8>)
 8001e66:	f003 ff54 	bl	8005d12 <HAL_RTC_SetTime>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001e70:	f000 fe34 	bl	8002adc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001e74:	2301      	movs	r3, #1
 8001e76:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_OCTOBER;
 8001e78:	2310      	movs	r3, #16
 8001e7a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x18;
 8001e7c:	2318      	movs	r3, #24
 8001e7e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x21;
 8001e80:	2321      	movs	r3, #33	; 0x21
 8001e82:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001e84:	463b      	mov	r3, r7
 8001e86:	2201      	movs	r2, #1
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4809      	ldr	r0, [pc, #36]	; (8001eb0 <MX_RTC_Init+0xb8>)
 8001e8c:	f004 f85c 	bl	8005f48 <HAL_RTC_SetDate>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001e96:	f000 fe21 	bl	8002adc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
	  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 8001e9a:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	4803      	ldr	r0, [pc, #12]	; (8001eb0 <MX_RTC_Init+0xb8>)
 8001ea2:	f004 f9d7 	bl	8006254 <HAL_RTCEx_BKUPWrite>
  /* USER CODE END RTC_Init 2 */

}
 8001ea6:	bf00      	nop
 8001ea8:	3718      	adds	r7, #24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20002d7c 	.word	0x20002d7c
 8001eb4:	40002800 	.word	0x40002800

08001eb8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ebc:	4b17      	ldr	r3, [pc, #92]	; (8001f1c <MX_SPI1_Init+0x64>)
 8001ebe:	4a18      	ldr	r2, [pc, #96]	; (8001f20 <MX_SPI1_Init+0x68>)
 8001ec0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ec2:	4b16      	ldr	r3, [pc, #88]	; (8001f1c <MX_SPI1_Init+0x64>)
 8001ec4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ec8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001eca:	4b14      	ldr	r3, [pc, #80]	; (8001f1c <MX_SPI1_Init+0x64>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ed0:	4b12      	ldr	r3, [pc, #72]	; (8001f1c <MX_SPI1_Init+0x64>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ed6:	4b11      	ldr	r3, [pc, #68]	; (8001f1c <MX_SPI1_Init+0x64>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001edc:	4b0f      	ldr	r3, [pc, #60]	; (8001f1c <MX_SPI1_Init+0x64>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ee2:	4b0e      	ldr	r3, [pc, #56]	; (8001f1c <MX_SPI1_Init+0x64>)
 8001ee4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ee8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001eea:	4b0c      	ldr	r3, [pc, #48]	; (8001f1c <MX_SPI1_Init+0x64>)
 8001eec:	2208      	movs	r2, #8
 8001eee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ef0:	4b0a      	ldr	r3, [pc, #40]	; (8001f1c <MX_SPI1_Init+0x64>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ef6:	4b09      	ldr	r3, [pc, #36]	; (8001f1c <MX_SPI1_Init+0x64>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001efc:	4b07      	ldr	r3, [pc, #28]	; (8001f1c <MX_SPI1_Init+0x64>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001f02:	4b06      	ldr	r3, [pc, #24]	; (8001f1c <MX_SPI1_Init+0x64>)
 8001f04:	220a      	movs	r2, #10
 8001f06:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f08:	4804      	ldr	r0, [pc, #16]	; (8001f1c <MX_SPI1_Init+0x64>)
 8001f0a:	f004 f9d5 	bl	80062b8 <HAL_SPI_Init>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001f14:	f000 fde2 	bl	8002adc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f18:	bf00      	nop
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	200035b8 	.word	0x200035b8
 8001f20:	40013000 	.word	0x40013000

08001f24 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f28:	4b11      	ldr	r3, [pc, #68]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f2a:	4a12      	ldr	r2, [pc, #72]	; (8001f74 <MX_USART1_UART_Init+0x50>)
 8001f2c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001f2e:	4b10      	ldr	r3, [pc, #64]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f30:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001f34:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f36:	4b0e      	ldr	r3, [pc, #56]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f42:	4b0b      	ldr	r3, [pc, #44]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f48:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f4a:	220c      	movs	r2, #12
 8001f4c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f4e:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f54:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f5a:	4805      	ldr	r0, [pc, #20]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f5c:	f004 fd88 	bl	8006a70 <HAL_UART_Init>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f66:	f000 fdb9 	bl	8002adc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20002d18 	.word	0x20002d18
 8001f74:	40011000 	.word	0x40011000

08001f78 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f7c:	4b11      	ldr	r3, [pc, #68]	; (8001fc4 <MX_USART2_UART_Init+0x4c>)
 8001f7e:	4a12      	ldr	r2, [pc, #72]	; (8001fc8 <MX_USART2_UART_Init+0x50>)
 8001f80:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001f82:	4b10      	ldr	r3, [pc, #64]	; (8001fc4 <MX_USART2_UART_Init+0x4c>)
 8001f84:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001f88:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f8a:	4b0e      	ldr	r3, [pc, #56]	; (8001fc4 <MX_USART2_UART_Init+0x4c>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f90:	4b0c      	ldr	r3, [pc, #48]	; (8001fc4 <MX_USART2_UART_Init+0x4c>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f96:	4b0b      	ldr	r3, [pc, #44]	; (8001fc4 <MX_USART2_UART_Init+0x4c>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f9c:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <MX_USART2_UART_Init+0x4c>)
 8001f9e:	220c      	movs	r2, #12
 8001fa0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fa2:	4b08      	ldr	r3, [pc, #32]	; (8001fc4 <MX_USART2_UART_Init+0x4c>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fa8:	4b06      	ldr	r3, [pc, #24]	; (8001fc4 <MX_USART2_UART_Init+0x4c>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fae:	4805      	ldr	r0, [pc, #20]	; (8001fc4 <MX_USART2_UART_Init+0x4c>)
 8001fb0:	f004 fd5e 	bl	8006a70 <HAL_UART_Init>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001fba:	f000 fd8f 	bl	8002adc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fbe:	bf00      	nop
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20003644 	.word	0x20003644
 8001fc8:	40004400 	.word	0x40004400

08001fcc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fd0:	4b11      	ldr	r3, [pc, #68]	; (8002018 <MX_USART3_UART_Init+0x4c>)
 8001fd2:	4a12      	ldr	r2, [pc, #72]	; (800201c <MX_USART3_UART_Init+0x50>)
 8001fd4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001fd6:	4b10      	ldr	r3, [pc, #64]	; (8002018 <MX_USART3_UART_Init+0x4c>)
 8001fd8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001fdc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fde:	4b0e      	ldr	r3, [pc, #56]	; (8002018 <MX_USART3_UART_Init+0x4c>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fe4:	4b0c      	ldr	r3, [pc, #48]	; (8002018 <MX_USART3_UART_Init+0x4c>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fea:	4b0b      	ldr	r3, [pc, #44]	; (8002018 <MX_USART3_UART_Init+0x4c>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ff0:	4b09      	ldr	r3, [pc, #36]	; (8002018 <MX_USART3_UART_Init+0x4c>)
 8001ff2:	220c      	movs	r2, #12
 8001ff4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ff6:	4b08      	ldr	r3, [pc, #32]	; (8002018 <MX_USART3_UART_Init+0x4c>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ffc:	4b06      	ldr	r3, [pc, #24]	; (8002018 <MX_USART3_UART_Init+0x4c>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002002:	4805      	ldr	r0, [pc, #20]	; (8002018 <MX_USART3_UART_Init+0x4c>)
 8002004:	f004 fd34 	bl	8006a70 <HAL_UART_Init>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800200e:	f000 fd65 	bl	8002adc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20002c00 	.word	0x20002c00
 800201c:	40004800 	.word	0x40004800

08002020 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	607b      	str	r3, [r7, #4]
 800202a:	4b1b      	ldr	r3, [pc, #108]	; (8002098 <MX_DMA_Init+0x78>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202e:	4a1a      	ldr	r2, [pc, #104]	; (8002098 <MX_DMA_Init+0x78>)
 8002030:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002034:	6313      	str	r3, [r2, #48]	; 0x30
 8002036:	4b18      	ldr	r3, [pc, #96]	; (8002098 <MX_DMA_Init+0x78>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800203e:	607b      	str	r3, [r7, #4]
 8002040:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	603b      	str	r3, [r7, #0]
 8002046:	4b14      	ldr	r3, [pc, #80]	; (8002098 <MX_DMA_Init+0x78>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204a:	4a13      	ldr	r2, [pc, #76]	; (8002098 <MX_DMA_Init+0x78>)
 800204c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002050:	6313      	str	r3, [r2, #48]	; 0x30
 8002052:	4b11      	ldr	r3, [pc, #68]	; (8002098 <MX_DMA_Init+0x78>)
 8002054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002056:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800205a:	603b      	str	r3, [r7, #0]
 800205c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800205e:	2200      	movs	r2, #0
 8002060:	2100      	movs	r1, #0
 8002062:	200c      	movs	r0, #12
 8002064:	f001 fa8f 	bl	8003586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002068:	200c      	movs	r0, #12
 800206a:	f001 faa8 	bl	80035be <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800206e:	2200      	movs	r2, #0
 8002070:	2100      	movs	r1, #0
 8002072:	2010      	movs	r0, #16
 8002074:	f001 fa87 	bl	8003586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002078:	2010      	movs	r0, #16
 800207a:	f001 faa0 	bl	80035be <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800207e:	2200      	movs	r2, #0
 8002080:	2100      	movs	r1, #0
 8002082:	203b      	movs	r0, #59	; 0x3b
 8002084:	f001 fa7f 	bl	8003586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002088:	203b      	movs	r0, #59	; 0x3b
 800208a:	f001 fa98 	bl	80035be <HAL_NVIC_EnableIRQ>

}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40023800 	.word	0x40023800

0800209c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b08c      	sub	sp, #48	; 0x30
 80020a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a2:	f107 031c 	add.w	r3, r7, #28
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
 80020aa:	605a      	str	r2, [r3, #4]
 80020ac:	609a      	str	r2, [r3, #8]
 80020ae:	60da      	str	r2, [r3, #12]
 80020b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	61bb      	str	r3, [r7, #24]
 80020b6:	4b5d      	ldr	r3, [pc, #372]	; (800222c <MX_GPIO_Init+0x190>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ba:	4a5c      	ldr	r2, [pc, #368]	; (800222c <MX_GPIO_Init+0x190>)
 80020bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020c0:	6313      	str	r3, [r2, #48]	; 0x30
 80020c2:	4b5a      	ldr	r3, [pc, #360]	; (800222c <MX_GPIO_Init+0x190>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ca:	61bb      	str	r3, [r7, #24]
 80020cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	617b      	str	r3, [r7, #20]
 80020d2:	4b56      	ldr	r3, [pc, #344]	; (800222c <MX_GPIO_Init+0x190>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	4a55      	ldr	r2, [pc, #340]	; (800222c <MX_GPIO_Init+0x190>)
 80020d8:	f043 0304 	orr.w	r3, r3, #4
 80020dc:	6313      	str	r3, [r2, #48]	; 0x30
 80020de:	4b53      	ldr	r3, [pc, #332]	; (800222c <MX_GPIO_Init+0x190>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	f003 0304 	and.w	r3, r3, #4
 80020e6:	617b      	str	r3, [r7, #20]
 80020e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	613b      	str	r3, [r7, #16]
 80020ee:	4b4f      	ldr	r3, [pc, #316]	; (800222c <MX_GPIO_Init+0x190>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f2:	4a4e      	ldr	r2, [pc, #312]	; (800222c <MX_GPIO_Init+0x190>)
 80020f4:	f043 0301 	orr.w	r3, r3, #1
 80020f8:	6313      	str	r3, [r2, #48]	; 0x30
 80020fa:	4b4c      	ldr	r3, [pc, #304]	; (800222c <MX_GPIO_Init+0x190>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	613b      	str	r3, [r7, #16]
 8002104:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	60fb      	str	r3, [r7, #12]
 800210a:	4b48      	ldr	r3, [pc, #288]	; (800222c <MX_GPIO_Init+0x190>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	4a47      	ldr	r2, [pc, #284]	; (800222c <MX_GPIO_Init+0x190>)
 8002110:	f043 0310 	orr.w	r3, r3, #16
 8002114:	6313      	str	r3, [r2, #48]	; 0x30
 8002116:	4b45      	ldr	r3, [pc, #276]	; (800222c <MX_GPIO_Init+0x190>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	f003 0310 	and.w	r3, r3, #16
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	60bb      	str	r3, [r7, #8]
 8002126:	4b41      	ldr	r3, [pc, #260]	; (800222c <MX_GPIO_Init+0x190>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	4a40      	ldr	r2, [pc, #256]	; (800222c <MX_GPIO_Init+0x190>)
 800212c:	f043 0302 	orr.w	r3, r3, #2
 8002130:	6313      	str	r3, [r2, #48]	; 0x30
 8002132:	4b3e      	ldr	r3, [pc, #248]	; (800222c <MX_GPIO_Init+0x190>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	60bb      	str	r3, [r7, #8]
 800213c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	607b      	str	r3, [r7, #4]
 8002142:	4b3a      	ldr	r3, [pc, #232]	; (800222c <MX_GPIO_Init+0x190>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	4a39      	ldr	r2, [pc, #228]	; (800222c <MX_GPIO_Init+0x190>)
 8002148:	f043 0308 	orr.w	r3, r3, #8
 800214c:	6313      	str	r3, [r2, #48]	; 0x30
 800214e:	4b37      	ldr	r3, [pc, #220]	; (800222c <MX_GPIO_Init+0x190>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	f003 0308 	and.w	r3, r3, #8
 8002156:	607b      	str	r3, [r7, #4]
 8002158:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_4, GPIO_PIN_RESET);
 800215a:	2200      	movs	r2, #0
 800215c:	2115      	movs	r1, #21
 800215e:	4834      	ldr	r0, [pc, #208]	; (8002230 <MX_GPIO_Init+0x194>)
 8002160:	f001 fffe 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8002164:	2200      	movs	r2, #0
 8002166:	2103      	movs	r1, #3
 8002168:	4832      	ldr	r0, [pc, #200]	; (8002234 <MX_GPIO_Init+0x198>)
 800216a:	f001 fff9 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14
 800216e:	2200      	movs	r2, #0
 8002170:	f44f 4156 	mov.w	r1, #54784	; 0xd600
 8002174:	4830      	ldr	r0, [pc, #192]	; (8002238 <MX_GPIO_Init+0x19c>)
 8002176:	f001 fff3 	bl	8004160 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800217a:	2200      	movs	r2, #0
 800217c:	21f0      	movs	r1, #240	; 0xf0
 800217e:	482f      	ldr	r0, [pc, #188]	; (800223c <MX_GPIO_Init+0x1a0>)
 8002180:	f001 ffee 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC2 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_4;
 8002184:	2315      	movs	r3, #21
 8002186:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002188:	2301      	movs	r3, #1
 800218a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218c:	2300      	movs	r3, #0
 800218e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002190:	2300      	movs	r3, #0
 8002192:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002194:	f107 031c 	add.w	r3, r7, #28
 8002198:	4619      	mov	r1, r3
 800219a:	4825      	ldr	r0, [pc, #148]	; (8002230 <MX_GPIO_Init+0x194>)
 800219c:	f001 fe2c 	bl	8003df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80021a0:	2303      	movs	r3, #3
 80021a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021a4:	2301      	movs	r3, #1
 80021a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ac:	2300      	movs	r3, #0
 80021ae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b0:	f107 031c 	add.w	r3, r7, #28
 80021b4:	4619      	mov	r1, r3
 80021b6:	481f      	ldr	r0, [pc, #124]	; (8002234 <MX_GPIO_Init+0x198>)
 80021b8:	f001 fe1e 	bl	8003df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE9 PE10 PE12 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14
 80021bc:	f44f 4356 	mov.w	r3, #54784	; 0xd600
 80021c0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021c2:	2301      	movs	r3, #1
 80021c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ca:	2300      	movs	r3, #0
 80021cc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021ce:	f107 031c 	add.w	r3, r7, #28
 80021d2:	4619      	mov	r1, r3
 80021d4:	4818      	ldr	r0, [pc, #96]	; (8002238 <MX_GPIO_Init+0x19c>)
 80021d6:	f001 fe0f 	bl	8003df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80021da:	23f0      	movs	r3, #240	; 0xf0
 80021dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021de:	2301      	movs	r3, #1
 80021e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e2:	2300      	movs	r3, #0
 80021e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e6:	2300      	movs	r3, #0
 80021e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021ea:	f107 031c 	add.w	r3, r7, #28
 80021ee:	4619      	mov	r1, r3
 80021f0:	4812      	ldr	r0, [pc, #72]	; (800223c <MX_GPIO_Init+0x1a0>)
 80021f2:	f001 fe01 	bl	8003df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
 80021f6:	f44f 734a 	mov.w	r3, #808	; 0x328
 80021fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80021fc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002200:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002202:	2300      	movs	r3, #0
 8002204:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002206:	f107 031c 	add.w	r3, r7, #28
 800220a:	4619      	mov	r1, r3
 800220c:	480c      	ldr	r0, [pc, #48]	; (8002240 <MX_GPIO_Init+0x1a4>)
 800220e:	f001 fdf3 	bl	8003df8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002212:	2200      	movs	r2, #0
 8002214:	2100      	movs	r1, #0
 8002216:	2017      	movs	r0, #23
 8002218:	f001 f9b5 	bl	8003586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800221c:	2017      	movs	r0, #23
 800221e:	f001 f9ce 	bl	80035be <HAL_NVIC_EnableIRQ>

}
 8002222:	bf00      	nop
 8002224:	3730      	adds	r7, #48	; 0x30
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	40023800 	.word	0x40023800
 8002230:	40020800 	.word	0x40020800
 8002234:	40020000 	.word	0x40020000
 8002238:	40021000 	.word	0x40021000
 800223c:	40020c00 	.word	0x40020c00
 8002240:	40020400 	.word	0x40020400

08002244 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
/**Fungsi ini digunakan untuk interrupt LoRa E32 jika ada data masuk
  */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	460b      	mov	r3, r1
 800224e:	807b      	strh	r3, [r7, #2]
	//variable parse
	uint8_t new_Data[10];
	//uint8_t prev_Data;
	if (huart->Instance == USART2)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a62      	ldr	r2, [pc, #392]	; (80023e0 <HAL_UARTEx_RxEventCallback+0x19c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d167      	bne.n	800232a <HAL_UARTEx_RxEventCallback+0xe6>
	{
		oldPos = newPos;  // Update the last position before copying new data
 800225a:	4b62      	ldr	r3, [pc, #392]	; (80023e4 <HAL_UARTEx_RxEventCallback+0x1a0>)
 800225c:	881a      	ldrh	r2, [r3, #0]
 800225e:	4b62      	ldr	r3, [pc, #392]	; (80023e8 <HAL_UARTEx_RxEventCallback+0x1a4>)
 8002260:	801a      	strh	r2, [r3, #0]

		/* If the data in large and it is about to exceed the buffer size, we have to route it to the start of the buffer
		 * This is to maintain the circular buffer
		 * The old data in the main buffer will be overlapped
		 */
		if (oldPos+Size > MainBuf_SIZE)  // If the current position + new data size is greater than the main buffer
 8002262:	4b61      	ldr	r3, [pc, #388]	; (80023e8 <HAL_UARTEx_RxEventCallback+0x1a4>)
 8002264:	881b      	ldrh	r3, [r3, #0]
 8002266:	461a      	mov	r2, r3
 8002268:	887b      	ldrh	r3, [r7, #2]
 800226a:	4413      	add	r3, r2
 800226c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002270:	dd22      	ble.n	80022b8 <HAL_UARTEx_RxEventCallback+0x74>
		{
			uint16_t datatocopy = MainBuf_SIZE-oldPos;  // find out how much space is left in the main buffer
 8002272:	4b5d      	ldr	r3, [pc, #372]	; (80023e8 <HAL_UARTEx_RxEventCallback+0x1a4>)
 8002274:	881b      	ldrh	r3, [r3, #0]
 8002276:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800227a:	82bb      	strh	r3, [r7, #20]
			memcpy ((uint8_t *)MainBuf+oldPos, RxBuf, datatocopy);  // copy data in that remaining space
 800227c:	4b5a      	ldr	r3, [pc, #360]	; (80023e8 <HAL_UARTEx_RxEventCallback+0x1a4>)
 800227e:	881b      	ldrh	r3, [r3, #0]
 8002280:	461a      	mov	r2, r3
 8002282:	4b5a      	ldr	r3, [pc, #360]	; (80023ec <HAL_UARTEx_RxEventCallback+0x1a8>)
 8002284:	4413      	add	r3, r2
 8002286:	8aba      	ldrh	r2, [r7, #20]
 8002288:	4959      	ldr	r1, [pc, #356]	; (80023f0 <HAL_UARTEx_RxEventCallback+0x1ac>)
 800228a:	4618      	mov	r0, r3
 800228c:	f005 fe40 	bl	8007f10 <memcpy>

			oldPos = 0;  // point to the start of the buffer
 8002290:	4b55      	ldr	r3, [pc, #340]	; (80023e8 <HAL_UARTEx_RxEventCallback+0x1a4>)
 8002292:	2200      	movs	r2, #0
 8002294:	801a      	strh	r2, [r3, #0]
			memcpy ((uint8_t *)MainBuf, (uint8_t *)RxBuf+datatocopy, (Size-datatocopy));  // copy the remaining data
 8002296:	8abb      	ldrh	r3, [r7, #20]
 8002298:	4a55      	ldr	r2, [pc, #340]	; (80023f0 <HAL_UARTEx_RxEventCallback+0x1ac>)
 800229a:	1899      	adds	r1, r3, r2
 800229c:	887a      	ldrh	r2, [r7, #2]
 800229e:	8abb      	ldrh	r3, [r7, #20]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	461a      	mov	r2, r3
 80022a4:	4851      	ldr	r0, [pc, #324]	; (80023ec <HAL_UARTEx_RxEventCallback+0x1a8>)
 80022a6:	f005 fe33 	bl	8007f10 <memcpy>
			newPos = (Size-datatocopy);  // update the position
 80022aa:	887a      	ldrh	r2, [r7, #2]
 80022ac:	8abb      	ldrh	r3, [r7, #20]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	b29a      	uxth	r2, r3
 80022b2:	4b4c      	ldr	r3, [pc, #304]	; (80023e4 <HAL_UARTEx_RxEventCallback+0x1a0>)
 80022b4:	801a      	strh	r2, [r3, #0]
 80022b6:	e010      	b.n	80022da <HAL_UARTEx_RxEventCallback+0x96>
		/* if the current position + new data size is less than the main buffer
		 * we will simply copy the data into the buffer and update the position
		 */
		else
		{
			memcpy ((uint8_t *)MainBuf+newPos, RxBuf, Size);
 80022b8:	4b4a      	ldr	r3, [pc, #296]	; (80023e4 <HAL_UARTEx_RxEventCallback+0x1a0>)
 80022ba:	881b      	ldrh	r3, [r3, #0]
 80022bc:	461a      	mov	r2, r3
 80022be:	4b4b      	ldr	r3, [pc, #300]	; (80023ec <HAL_UARTEx_RxEventCallback+0x1a8>)
 80022c0:	4413      	add	r3, r2
 80022c2:	887a      	ldrh	r2, [r7, #2]
 80022c4:	494a      	ldr	r1, [pc, #296]	; (80023f0 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80022c6:	4618      	mov	r0, r3
 80022c8:	f005 fe22 	bl	8007f10 <memcpy>
			newPos = Size+oldPos;
 80022cc:	4b46      	ldr	r3, [pc, #280]	; (80023e8 <HAL_UARTEx_RxEventCallback+0x1a4>)
 80022ce:	881a      	ldrh	r2, [r3, #0]
 80022d0:	887b      	ldrh	r3, [r7, #2]
 80022d2:	4413      	add	r3, r2
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	4b43      	ldr	r3, [pc, #268]	; (80023e4 <HAL_UARTEx_RxEventCallback+0x1a0>)
 80022d8:	801a      	strh	r2, [r3, #0]
		}
		/* start the DMA again */
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t *) RxBuf, RxBuf_SIZE);
 80022da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022de:	4944      	ldr	r1, [pc, #272]	; (80023f0 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80022e0:	4844      	ldr	r0, [pc, #272]	; (80023f4 <HAL_UARTEx_RxEventCallback+0x1b0>)
 80022e2:	f004 fd46 	bl	8006d72 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 80022e6:	4b44      	ldr	r3, [pc, #272]	; (80023f8 <HAL_UARTEx_RxEventCallback+0x1b4>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	4b42      	ldr	r3, [pc, #264]	; (80023f8 <HAL_UARTEx_RxEventCallback+0x1b4>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f022 0208 	bic.w	r2, r2, #8
 80022f4:	601a      	str	r2, [r3, #0]

		if(RxBuf_3[0] == '*'){ //*node,lat,long,data,jam, menit, detik, tegangan
 80022f6:	4b41      	ldr	r3, [pc, #260]	; (80023fc <HAL_UARTEx_RxEventCallback+0x1b8>)
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	2b2a      	cmp	r3, #42	; 0x2a
 80022fc:	d10b      	bne.n	8002316 <HAL_UARTEx_RxEventCallback+0xd2>
			new_Data[0] = MainBuf[1];
 80022fe:	4b3b      	ldr	r3, [pc, #236]	; (80023ec <HAL_UARTEx_RxEventCallback+0x1a8>)
 8002300:	785b      	ldrb	r3, [r3, #1]
 8002302:	723b      	strb	r3, [r7, #8]
			if (new_Data[0]){
 8002304:	7a3b      	ldrb	r3, [r7, #8]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d005      	beq.n	8002316 <HAL_UARTEx_RxEventCallback+0xd2>
				HAL_UART_Transmit(&huart2, MainBuf, Size, 100);
 800230a:	887a      	ldrh	r2, [r7, #2]
 800230c:	2364      	movs	r3, #100	; 0x64
 800230e:	4937      	ldr	r1, [pc, #220]	; (80023ec <HAL_UARTEx_RxEventCallback+0x1a8>)
 8002310:	4838      	ldr	r0, [pc, #224]	; (80023f4 <HAL_UARTEx_RxEventCallback+0x1b0>)
 8002312:	f004 fbfa 	bl	8006b0a <HAL_UART_Transmit>
			}
			//prev_Data = new_Data[0];
		}
		printf("%s", MainBuf);
 8002316:	4935      	ldr	r1, [pc, #212]	; (80023ec <HAL_UARTEx_RxEventCallback+0x1a8>)
 8002318:	4839      	ldr	r0, [pc, #228]	; (8002400 <HAL_UARTEx_RxEventCallback+0x1bc>)
 800231a:	f006 fc89 	bl	8008c30 <iprintf>
		led_reaction(100, 600);
 800231e:	f44f 7116 	mov.w	r1, #600	; 0x258
 8002322:	2064      	movs	r0, #100	; 0x64
 8002324:	f000 fb72 	bl	8002a0c <led_reaction>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, (uint8_t *) RxBuf_3, RxBuf_SIZE);
		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
//		printf("%s", MainBuf_3); //gpsdata
		usart_3_state = true;
	}
}
 8002328:	e055      	b.n	80023d6 <HAL_UARTEx_RxEventCallback+0x192>
	}else if(huart->Instance == USART3){
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a35      	ldr	r2, [pc, #212]	; (8002404 <HAL_UARTEx_RxEventCallback+0x1c0>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d150      	bne.n	80023d6 <HAL_UARTEx_RxEventCallback+0x192>
		oldPos_3 = newPos_3;
 8002334:	4b34      	ldr	r3, [pc, #208]	; (8002408 <HAL_UARTEx_RxEventCallback+0x1c4>)
 8002336:	881a      	ldrh	r2, [r3, #0]
 8002338:	4b34      	ldr	r3, [pc, #208]	; (800240c <HAL_UARTEx_RxEventCallback+0x1c8>)
 800233a:	801a      	strh	r2, [r3, #0]
		if (oldPos_3+Size > MainBuf_SIZE)  // If the current position + new data size is greater than the main buffer
 800233c:	4b33      	ldr	r3, [pc, #204]	; (800240c <HAL_UARTEx_RxEventCallback+0x1c8>)
 800233e:	881b      	ldrh	r3, [r3, #0]
 8002340:	461a      	mov	r2, r3
 8002342:	887b      	ldrh	r3, [r7, #2]
 8002344:	4413      	add	r3, r2
 8002346:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800234a:	dd22      	ble.n	8002392 <HAL_UARTEx_RxEventCallback+0x14e>
			uint16_t datatocopy_3 = MainBuf_SIZE-oldPos_3;  // find out how much space is left in the main buffer
 800234c:	4b2f      	ldr	r3, [pc, #188]	; (800240c <HAL_UARTEx_RxEventCallback+0x1c8>)
 800234e:	881b      	ldrh	r3, [r3, #0]
 8002350:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8002354:	82fb      	strh	r3, [r7, #22]
			memcpy ((uint8_t *)MainBuf_3+oldPos_3, RxBuf_3, datatocopy_3);  // copy data in that remaining space
 8002356:	4b2d      	ldr	r3, [pc, #180]	; (800240c <HAL_UARTEx_RxEventCallback+0x1c8>)
 8002358:	881b      	ldrh	r3, [r3, #0]
 800235a:	461a      	mov	r2, r3
 800235c:	4b2c      	ldr	r3, [pc, #176]	; (8002410 <HAL_UARTEx_RxEventCallback+0x1cc>)
 800235e:	4413      	add	r3, r2
 8002360:	8afa      	ldrh	r2, [r7, #22]
 8002362:	4926      	ldr	r1, [pc, #152]	; (80023fc <HAL_UARTEx_RxEventCallback+0x1b8>)
 8002364:	4618      	mov	r0, r3
 8002366:	f005 fdd3 	bl	8007f10 <memcpy>
			oldPos_3 = 0;  // point to the start of the buffer
 800236a:	4b28      	ldr	r3, [pc, #160]	; (800240c <HAL_UARTEx_RxEventCallback+0x1c8>)
 800236c:	2200      	movs	r2, #0
 800236e:	801a      	strh	r2, [r3, #0]
			memcpy ((uint8_t *)MainBuf_3, (uint8_t *)RxBuf_3+datatocopy_3, (Size-datatocopy_3));  // copy the remaining data
 8002370:	8afb      	ldrh	r3, [r7, #22]
 8002372:	4a22      	ldr	r2, [pc, #136]	; (80023fc <HAL_UARTEx_RxEventCallback+0x1b8>)
 8002374:	1899      	adds	r1, r3, r2
 8002376:	887a      	ldrh	r2, [r7, #2]
 8002378:	8afb      	ldrh	r3, [r7, #22]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	461a      	mov	r2, r3
 800237e:	4824      	ldr	r0, [pc, #144]	; (8002410 <HAL_UARTEx_RxEventCallback+0x1cc>)
 8002380:	f005 fdc6 	bl	8007f10 <memcpy>
			newPos_3 = (Size-datatocopy_3);
 8002384:	887a      	ldrh	r2, [r7, #2]
 8002386:	8afb      	ldrh	r3, [r7, #22]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	b29a      	uxth	r2, r3
 800238c:	4b1e      	ldr	r3, [pc, #120]	; (8002408 <HAL_UARTEx_RxEventCallback+0x1c4>)
 800238e:	801a      	strh	r2, [r3, #0]
 8002390:	e010      	b.n	80023b4 <HAL_UARTEx_RxEventCallback+0x170>
			memcpy ((uint8_t *)MainBuf+newPos_3, RxBuf_3, Size);
 8002392:	4b1d      	ldr	r3, [pc, #116]	; (8002408 <HAL_UARTEx_RxEventCallback+0x1c4>)
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	461a      	mov	r2, r3
 8002398:	4b14      	ldr	r3, [pc, #80]	; (80023ec <HAL_UARTEx_RxEventCallback+0x1a8>)
 800239a:	4413      	add	r3, r2
 800239c:	887a      	ldrh	r2, [r7, #2]
 800239e:	4917      	ldr	r1, [pc, #92]	; (80023fc <HAL_UARTEx_RxEventCallback+0x1b8>)
 80023a0:	4618      	mov	r0, r3
 80023a2:	f005 fdb5 	bl	8007f10 <memcpy>
			newPos_3 = Size+oldPos_3;
 80023a6:	4b19      	ldr	r3, [pc, #100]	; (800240c <HAL_UARTEx_RxEventCallback+0x1c8>)
 80023a8:	881a      	ldrh	r2, [r3, #0]
 80023aa:	887b      	ldrh	r3, [r7, #2]
 80023ac:	4413      	add	r3, r2
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	4b15      	ldr	r3, [pc, #84]	; (8002408 <HAL_UARTEx_RxEventCallback+0x1c4>)
 80023b2:	801a      	strh	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, (uint8_t *) RxBuf_3, RxBuf_SIZE);
 80023b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023b8:	4910      	ldr	r1, [pc, #64]	; (80023fc <HAL_UARTEx_RxEventCallback+0x1b8>)
 80023ba:	4816      	ldr	r0, [pc, #88]	; (8002414 <HAL_UARTEx_RxEventCallback+0x1d0>)
 80023bc:	f004 fcd9 	bl	8006d72 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 80023c0:	4b15      	ldr	r3, [pc, #84]	; (8002418 <HAL_UARTEx_RxEventCallback+0x1d4>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	4b14      	ldr	r3, [pc, #80]	; (8002418 <HAL_UARTEx_RxEventCallback+0x1d4>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f022 0208 	bic.w	r2, r2, #8
 80023ce:	601a      	str	r2, [r3, #0]
		usart_3_state = true;
 80023d0:	4b12      	ldr	r3, [pc, #72]	; (800241c <HAL_UARTEx_RxEventCallback+0x1d8>)
 80023d2:	2201      	movs	r2, #1
 80023d4:	701a      	strb	r2, [r3, #0]
}
 80023d6:	bf00      	nop
 80023d8:	3718      	adds	r7, #24
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	40004400 	.word	0x40004400
 80023e4:	20000a08 	.word	0x20000a08
 80023e8:	20000a06 	.word	0x20000a06
 80023ec:	200031b8 	.word	0x200031b8
 80023f0:	20002db8 	.word	0x20002db8
 80023f4:	20003644 	.word	0x20003644
 80023f8:	20002a78 	.word	0x20002a78
 80023fc:	20000604 	.word	0x20000604
 8002400:	0800caec 	.word	0x0800caec
 8002404:	40004800 	.word	0x40004800
 8002408:	20000a0c 	.word	0x20000a0c
 800240c:	20000a0a 	.word	0x20000a0a
 8002410:	20000204 	.word	0x20000204
 8002414:	20002c00 	.word	0x20002c00
 8002418:	20002ba0 	.word	0x20002ba0
 800241c:	20000a04 	.word	0x20000a04

08002420 <HAL_GPIO_EXTI_Callback>:
/**Fungsi ini digunakan untuk keypad untuk mengirim pesan dan juga di intrupsi jika ada data masuk dari keypad
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	4603      	mov	r3, r0
 8002428:	80fb      	strh	r3, [r7, #6]
  currentMillis = HAL_GetTick();
 800242a:	f000 ffa1 	bl	8003370 <HAL_GetTick>
 800242e:	4603      	mov	r3, r0
 8002430:	4aa3      	ldr	r2, [pc, #652]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x2a0>)
 8002432:	6013      	str	r3, [r2, #0]
  if (currentMillis - previousMillis > 10) {
 8002434:	4ba2      	ldr	r3, [pc, #648]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x2a0>)
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	4ba2      	ldr	r3, [pc, #648]	; (80026c4 <HAL_GPIO_EXTI_Callback+0x2a4>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b0a      	cmp	r3, #10
 8002440:	f240 817f 	bls.w	8002742 <HAL_GPIO_EXTI_Callback+0x322>
    /*Configure GPIO pins : PB3 PB5 PB8 PB9 to GPIO_INPUT*/
    GPIO_InitStructPrivate.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
 8002444:	4ba0      	ldr	r3, [pc, #640]	; (80026c8 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8002446:	f44f 724a 	mov.w	r2, #808	; 0x328
 800244a:	601a      	str	r2, [r3, #0]
    GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 800244c:	4b9e      	ldr	r3, [pc, #632]	; (80026c8 <HAL_GPIO_EXTI_Callback+0x2a8>)
 800244e:	2200      	movs	r2, #0
 8002450:	605a      	str	r2, [r3, #4]
    GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8002452:	4b9d      	ldr	r3, [pc, #628]	; (80026c8 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8002454:	2200      	movs	r2, #0
 8002456:	609a      	str	r2, [r3, #8]
    GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8002458:	4b9b      	ldr	r3, [pc, #620]	; (80026c8 <HAL_GPIO_EXTI_Callback+0x2a8>)
 800245a:	2200      	movs	r2, #0
 800245c:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructPrivate);
 800245e:	499a      	ldr	r1, [pc, #616]	; (80026c8 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8002460:	489a      	ldr	r0, [pc, #616]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8002462:	f001 fcc9 	bl	8003df8 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, 1);
 8002466:	2201      	movs	r2, #1
 8002468:	2110      	movs	r1, #16
 800246a:	4899      	ldr	r0, [pc, #612]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800246c:	f001 fe78 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, 0);
 8002470:	2200      	movs	r2, #0
 8002472:	2120      	movs	r1, #32
 8002474:	4896      	ldr	r0, [pc, #600]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002476:	f001 fe73 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, 0);
 800247a:	2200      	movs	r2, #0
 800247c:	2140      	movs	r1, #64	; 0x40
 800247e:	4894      	ldr	r0, [pc, #592]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002480:	f001 fe6e 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 0);
 8002484:	2200      	movs	r2, #0
 8002486:	2180      	movs	r1, #128	; 0x80
 8002488:	4891      	ldr	r0, [pc, #580]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800248a:	f001 fe69 	bl	8004160 <HAL_GPIO_WritePin>
    if(GPIO_Pin == GPIO_PIN_3 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3))
 800248e:	88fb      	ldrh	r3, [r7, #6]
 8002490:	2b08      	cmp	r3, #8
 8002492:	d10a      	bne.n	80024aa <HAL_GPIO_EXTI_Callback+0x8a>
 8002494:	2108      	movs	r1, #8
 8002496:	488d      	ldr	r0, [pc, #564]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8002498:	f001 fe4a 	bl	8004130 <HAL_GPIO_ReadPin>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <HAL_GPIO_EXTI_Callback+0x8a>
    {
      keyPressed = 14; //ASCII value of D
 80024a2:	4b8c      	ldr	r3, [pc, #560]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 80024a4:	220e      	movs	r2, #14
 80024a6:	701a      	strb	r2, [r3, #0]
 80024a8:	e02c      	b.n	8002504 <HAL_GPIO_EXTI_Callback+0xe4>
    }
    else if(GPIO_Pin == GPIO_PIN_5 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 80024aa:	88fb      	ldrh	r3, [r7, #6]
 80024ac:	2b20      	cmp	r3, #32
 80024ae:	d10a      	bne.n	80024c6 <HAL_GPIO_EXTI_Callback+0xa6>
 80024b0:	2120      	movs	r1, #32
 80024b2:	4886      	ldr	r0, [pc, #536]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 80024b4:	f001 fe3c 	bl	8004130 <HAL_GPIO_ReadPin>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d003      	beq.n	80024c6 <HAL_GPIO_EXTI_Callback+0xa6>
    {
      keyPressed = 13; //ASCII value of C
 80024be:	4b85      	ldr	r3, [pc, #532]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 80024c0:	220d      	movs	r2, #13
 80024c2:	701a      	strb	r2, [r3, #0]
 80024c4:	e01e      	b.n	8002504 <HAL_GPIO_EXTI_Callback+0xe4>
    }
    else if(GPIO_Pin == GPIO_PIN_8 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 80024c6:	88fb      	ldrh	r3, [r7, #6]
 80024c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024cc:	d10b      	bne.n	80024e6 <HAL_GPIO_EXTI_Callback+0xc6>
 80024ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024d2:	487e      	ldr	r0, [pc, #504]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 80024d4:	f001 fe2c 	bl	8004130 <HAL_GPIO_ReadPin>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d003      	beq.n	80024e6 <HAL_GPIO_EXTI_Callback+0xc6>
    {
      keyPressed = 12; //ASCII value of B
 80024de:	4b7d      	ldr	r3, [pc, #500]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 80024e0:	220c      	movs	r2, #12
 80024e2:	701a      	strb	r2, [r3, #0]
 80024e4:	e00e      	b.n	8002504 <HAL_GPIO_EXTI_Callback+0xe4>
    }
    else if(GPIO_Pin == GPIO_PIN_9 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))
 80024e6:	88fb      	ldrh	r3, [r7, #6]
 80024e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024ec:	d10a      	bne.n	8002504 <HAL_GPIO_EXTI_Callback+0xe4>
 80024ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024f2:	4876      	ldr	r0, [pc, #472]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 80024f4:	f001 fe1c 	bl	8004130 <HAL_GPIO_ReadPin>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d002      	beq.n	8002504 <HAL_GPIO_EXTI_Callback+0xe4>
    {
      keyPressed = 11; //ASCII value of A
 80024fe:	4b75      	ldr	r3, [pc, #468]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8002500:	220b      	movs	r2, #11
 8002502:	701a      	strb	r2, [r3, #0]
    }

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, 0);
 8002504:	2200      	movs	r2, #0
 8002506:	2110      	movs	r1, #16
 8002508:	4871      	ldr	r0, [pc, #452]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800250a:	f001 fe29 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, 1);
 800250e:	2201      	movs	r2, #1
 8002510:	2120      	movs	r1, #32
 8002512:	486f      	ldr	r0, [pc, #444]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002514:	f001 fe24 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, 0);
 8002518:	2200      	movs	r2, #0
 800251a:	2140      	movs	r1, #64	; 0x40
 800251c:	486c      	ldr	r0, [pc, #432]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800251e:	f001 fe1f 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 0);
 8002522:	2200      	movs	r2, #0
 8002524:	2180      	movs	r1, #128	; 0x80
 8002526:	486a      	ldr	r0, [pc, #424]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002528:	f001 fe1a 	bl	8004160 <HAL_GPIO_WritePin>

    if(GPIO_Pin == GPIO_PIN_3 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3))
 800252c:	88fb      	ldrh	r3, [r7, #6]
 800252e:	2b08      	cmp	r3, #8
 8002530:	d10a      	bne.n	8002548 <HAL_GPIO_EXTI_Callback+0x128>
 8002532:	2108      	movs	r1, #8
 8002534:	4865      	ldr	r0, [pc, #404]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8002536:	f001 fdfb 	bl	8004130 <HAL_GPIO_ReadPin>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d003      	beq.n	8002548 <HAL_GPIO_EXTI_Callback+0x128>
    {
      keyPressed = 15; //ASCII value of #
 8002540:	4b64      	ldr	r3, [pc, #400]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8002542:	220f      	movs	r2, #15
 8002544:	701a      	strb	r2, [r3, #0]
 8002546:	e02c      	b.n	80025a2 <HAL_GPIO_EXTI_Callback+0x182>
    }
    else if(GPIO_Pin == GPIO_PIN_5 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 8002548:	88fb      	ldrh	r3, [r7, #6]
 800254a:	2b20      	cmp	r3, #32
 800254c:	d10a      	bne.n	8002564 <HAL_GPIO_EXTI_Callback+0x144>
 800254e:	2120      	movs	r1, #32
 8002550:	485e      	ldr	r0, [pc, #376]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8002552:	f001 fded 	bl	8004130 <HAL_GPIO_ReadPin>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d003      	beq.n	8002564 <HAL_GPIO_EXTI_Callback+0x144>
    {
      keyPressed = 9; //ASCII value of 9
 800255c:	4b5d      	ldr	r3, [pc, #372]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 800255e:	2209      	movs	r2, #9
 8002560:	701a      	strb	r2, [r3, #0]
 8002562:	e01e      	b.n	80025a2 <HAL_GPIO_EXTI_Callback+0x182>
    }
    else if(GPIO_Pin == GPIO_PIN_8 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 8002564:	88fb      	ldrh	r3, [r7, #6]
 8002566:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800256a:	d10b      	bne.n	8002584 <HAL_GPIO_EXTI_Callback+0x164>
 800256c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002570:	4856      	ldr	r0, [pc, #344]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8002572:	f001 fddd 	bl	8004130 <HAL_GPIO_ReadPin>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d003      	beq.n	8002584 <HAL_GPIO_EXTI_Callback+0x164>
    {
      keyPressed = 6; //ASCII value of 6
 800257c:	4b55      	ldr	r3, [pc, #340]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 800257e:	2206      	movs	r2, #6
 8002580:	701a      	strb	r2, [r3, #0]
 8002582:	e00e      	b.n	80025a2 <HAL_GPIO_EXTI_Callback+0x182>
    }
    else if(GPIO_Pin == GPIO_PIN_9 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))
 8002584:	88fb      	ldrh	r3, [r7, #6]
 8002586:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800258a:	d10a      	bne.n	80025a2 <HAL_GPIO_EXTI_Callback+0x182>
 800258c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002590:	484e      	ldr	r0, [pc, #312]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8002592:	f001 fdcd 	bl	8004130 <HAL_GPIO_ReadPin>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d002      	beq.n	80025a2 <HAL_GPIO_EXTI_Callback+0x182>
    {
      keyPressed = 3; //ASCII value of 3
 800259c:	4b4d      	ldr	r3, [pc, #308]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 800259e:	2203      	movs	r2, #3
 80025a0:	701a      	strb	r2, [r3, #0]
    }

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, 0);
 80025a2:	2200      	movs	r2, #0
 80025a4:	2110      	movs	r1, #16
 80025a6:	484a      	ldr	r0, [pc, #296]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 80025a8:	f001 fdda 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, 0);
 80025ac:	2200      	movs	r2, #0
 80025ae:	2120      	movs	r1, #32
 80025b0:	4847      	ldr	r0, [pc, #284]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 80025b2:	f001 fdd5 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, 1);
 80025b6:	2201      	movs	r2, #1
 80025b8:	2140      	movs	r1, #64	; 0x40
 80025ba:	4845      	ldr	r0, [pc, #276]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 80025bc:	f001 fdd0 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 0);
 80025c0:	2200      	movs	r2, #0
 80025c2:	2180      	movs	r1, #128	; 0x80
 80025c4:	4842      	ldr	r0, [pc, #264]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 80025c6:	f001 fdcb 	bl	8004160 <HAL_GPIO_WritePin>
    if(GPIO_Pin == GPIO_PIN_3 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3))
 80025ca:	88fb      	ldrh	r3, [r7, #6]
 80025cc:	2b08      	cmp	r3, #8
 80025ce:	d10a      	bne.n	80025e6 <HAL_GPIO_EXTI_Callback+0x1c6>
 80025d0:	2108      	movs	r1, #8
 80025d2:	483e      	ldr	r0, [pc, #248]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 80025d4:	f001 fdac 	bl	8004130 <HAL_GPIO_ReadPin>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d003      	beq.n	80025e6 <HAL_GPIO_EXTI_Callback+0x1c6>
    {
      keyPressed = 16; //ASCII value of 0
 80025de:	4b3d      	ldr	r3, [pc, #244]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 80025e0:	2210      	movs	r2, #16
 80025e2:	701a      	strb	r2, [r3, #0]
 80025e4:	e02c      	b.n	8002640 <HAL_GPIO_EXTI_Callback+0x220>
    }
    else if(GPIO_Pin == GPIO_PIN_5 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 80025e6:	88fb      	ldrh	r3, [r7, #6]
 80025e8:	2b20      	cmp	r3, #32
 80025ea:	d10a      	bne.n	8002602 <HAL_GPIO_EXTI_Callback+0x1e2>
 80025ec:	2120      	movs	r1, #32
 80025ee:	4837      	ldr	r0, [pc, #220]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 80025f0:	f001 fd9e 	bl	8004130 <HAL_GPIO_ReadPin>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d003      	beq.n	8002602 <HAL_GPIO_EXTI_Callback+0x1e2>
    {
      keyPressed = 8; //ASCII value of 8
 80025fa:	4b36      	ldr	r3, [pc, #216]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 80025fc:	2208      	movs	r2, #8
 80025fe:	701a      	strb	r2, [r3, #0]
 8002600:	e01e      	b.n	8002640 <HAL_GPIO_EXTI_Callback+0x220>
    }
    else if(GPIO_Pin == GPIO_PIN_8 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 8002602:	88fb      	ldrh	r3, [r7, #6]
 8002604:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002608:	d10b      	bne.n	8002622 <HAL_GPIO_EXTI_Callback+0x202>
 800260a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800260e:	482f      	ldr	r0, [pc, #188]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8002610:	f001 fd8e 	bl	8004130 <HAL_GPIO_ReadPin>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_GPIO_EXTI_Callback+0x202>
    {
      keyPressed = 5; //ASCII value of 5
 800261a:	4b2e      	ldr	r3, [pc, #184]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 800261c:	2205      	movs	r2, #5
 800261e:	701a      	strb	r2, [r3, #0]
 8002620:	e00e      	b.n	8002640 <HAL_GPIO_EXTI_Callback+0x220>
    }
    else if(GPIO_Pin == GPIO_PIN_9 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))
 8002622:	88fb      	ldrh	r3, [r7, #6]
 8002624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002628:	d10a      	bne.n	8002640 <HAL_GPIO_EXTI_Callback+0x220>
 800262a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800262e:	4827      	ldr	r0, [pc, #156]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8002630:	f001 fd7e 	bl	8004130 <HAL_GPIO_ReadPin>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d002      	beq.n	8002640 <HAL_GPIO_EXTI_Callback+0x220>
    {
      keyPressed = 2; //ASCII value of 2
 800263a:	4b26      	ldr	r3, [pc, #152]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 800263c:	2202      	movs	r2, #2
 800263e:	701a      	strb	r2, [r3, #0]
    }

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, 0);
 8002640:	2200      	movs	r2, #0
 8002642:	2110      	movs	r1, #16
 8002644:	4822      	ldr	r0, [pc, #136]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002646:	f001 fd8b 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, 0);
 800264a:	2200      	movs	r2, #0
 800264c:	2120      	movs	r1, #32
 800264e:	4820      	ldr	r0, [pc, #128]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002650:	f001 fd86 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, 0);
 8002654:	2200      	movs	r2, #0
 8002656:	2140      	movs	r1, #64	; 0x40
 8002658:	481d      	ldr	r0, [pc, #116]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 800265a:	f001 fd81 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 1);
 800265e:	2201      	movs	r2, #1
 8002660:	2180      	movs	r1, #128	; 0x80
 8002662:	481b      	ldr	r0, [pc, #108]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002664:	f001 fd7c 	bl	8004160 <HAL_GPIO_WritePin>
    if(GPIO_Pin == GPIO_PIN_3 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3))
 8002668:	88fb      	ldrh	r3, [r7, #6]
 800266a:	2b08      	cmp	r3, #8
 800266c:	d10a      	bne.n	8002684 <HAL_GPIO_EXTI_Callback+0x264>
 800266e:	2108      	movs	r1, #8
 8002670:	4816      	ldr	r0, [pc, #88]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 8002672:	f001 fd5d 	bl	8004130 <HAL_GPIO_ReadPin>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d003      	beq.n	8002684 <HAL_GPIO_EXTI_Callback+0x264>
    {
      keyPressed = 17; //ASCII value of *
 800267c:	4b15      	ldr	r3, [pc, #84]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 800267e:	2211      	movs	r2, #17
 8002680:	701a      	strb	r2, [r3, #0]
 8002682:	e038      	b.n	80026f6 <HAL_GPIO_EXTI_Callback+0x2d6>
    }
    else if(GPIO_Pin == GPIO_PIN_5 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 8002684:	88fb      	ldrh	r3, [r7, #6]
 8002686:	2b20      	cmp	r3, #32
 8002688:	d10a      	bne.n	80026a0 <HAL_GPIO_EXTI_Callback+0x280>
 800268a:	2120      	movs	r1, #32
 800268c:	480f      	ldr	r0, [pc, #60]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 800268e:	f001 fd4f 	bl	8004130 <HAL_GPIO_ReadPin>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d003      	beq.n	80026a0 <HAL_GPIO_EXTI_Callback+0x280>
    {
      keyPressed = 7; //ASCII value of 7
 8002698:	4b0e      	ldr	r3, [pc, #56]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 800269a:	2207      	movs	r2, #7
 800269c:	701a      	strb	r2, [r3, #0]
 800269e:	e02a      	b.n	80026f6 <HAL_GPIO_EXTI_Callback+0x2d6>
    }
    else if(GPIO_Pin == GPIO_PIN_8 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 80026a0:	88fb      	ldrh	r3, [r7, #6]
 80026a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026a6:	d117      	bne.n	80026d8 <HAL_GPIO_EXTI_Callback+0x2b8>
 80026a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026ac:	4807      	ldr	r0, [pc, #28]	; (80026cc <HAL_GPIO_EXTI_Callback+0x2ac>)
 80026ae:	f001 fd3f 	bl	8004130 <HAL_GPIO_ReadPin>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d00f      	beq.n	80026d8 <HAL_GPIO_EXTI_Callback+0x2b8>
    {
      keyPressed = 4; //ASCII value of 4
 80026b8:	4b06      	ldr	r3, [pc, #24]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x2b4>)
 80026ba:	2204      	movs	r2, #4
 80026bc:	701a      	strb	r2, [r3, #0]
 80026be:	e01a      	b.n	80026f6 <HAL_GPIO_EXTI_Callback+0x2d6>
 80026c0:	20000a48 	.word	0x20000a48
 80026c4:	20000a44 	.word	0x20000a44
 80026c8:	20000a30 	.word	0x20000a30
 80026cc:	40020400 	.word	0x40020400
 80026d0:	40020c00 	.word	0x40020c00
 80026d4:	20000a4c 	.word	0x20000a4c
    }
    else if(GPIO_Pin == GPIO_PIN_9 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9))
 80026d8:	88fb      	ldrh	r3, [r7, #6]
 80026da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026de:	d10a      	bne.n	80026f6 <HAL_GPIO_EXTI_Callback+0x2d6>
 80026e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80026e4:	4819      	ldr	r0, [pc, #100]	; (800274c <HAL_GPIO_EXTI_Callback+0x32c>)
 80026e6:	f001 fd23 	bl	8004130 <HAL_GPIO_ReadPin>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d002      	beq.n	80026f6 <HAL_GPIO_EXTI_Callback+0x2d6>
    {
      keyPressed = 1; //ASCII value of 1
 80026f0:	4b17      	ldr	r3, [pc, #92]	; (8002750 <HAL_GPIO_EXTI_Callback+0x330>)
 80026f2:	2201      	movs	r2, #1
 80026f4:	701a      	strb	r2, [r3, #0]
    }
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, 1);
 80026f6:	2201      	movs	r2, #1
 80026f8:	2110      	movs	r1, #16
 80026fa:	4816      	ldr	r0, [pc, #88]	; (8002754 <HAL_GPIO_EXTI_Callback+0x334>)
 80026fc:	f001 fd30 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, 1);
 8002700:	2201      	movs	r2, #1
 8002702:	2120      	movs	r1, #32
 8002704:	4813      	ldr	r0, [pc, #76]	; (8002754 <HAL_GPIO_EXTI_Callback+0x334>)
 8002706:	f001 fd2b 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, 1);
 800270a:	2201      	movs	r2, #1
 800270c:	2140      	movs	r1, #64	; 0x40
 800270e:	4811      	ldr	r0, [pc, #68]	; (8002754 <HAL_GPIO_EXTI_Callback+0x334>)
 8002710:	f001 fd26 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 1);
 8002714:	2201      	movs	r2, #1
 8002716:	2180      	movs	r1, #128	; 0x80
 8002718:	480e      	ldr	r0, [pc, #56]	; (8002754 <HAL_GPIO_EXTI_Callback+0x334>)
 800271a:	f001 fd21 	bl	8004160 <HAL_GPIO_WritePin>
    /*Configure GPIO pins : PB6 PB7 PB8 PB9 back to EXTI*/
    GPIO_InitStructPrivate.Mode = GPIO_MODE_IT_RISING;
 800271e:	4b0e      	ldr	r3, [pc, #56]	; (8002758 <HAL_GPIO_EXTI_Callback+0x338>)
 8002720:	f44f 1288 	mov.w	r2, #1114112	; 0x110000
 8002724:	605a      	str	r2, [r3, #4]
    GPIO_InitStructPrivate.Pull = GPIO_PULLDOWN;
 8002726:	4b0c      	ldr	r3, [pc, #48]	; (8002758 <HAL_GPIO_EXTI_Callback+0x338>)
 8002728:	2202      	movs	r2, #2
 800272a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructPrivate);
 800272c:	490a      	ldr	r1, [pc, #40]	; (8002758 <HAL_GPIO_EXTI_Callback+0x338>)
 800272e:	4807      	ldr	r0, [pc, #28]	; (800274c <HAL_GPIO_EXTI_Callback+0x32c>)
 8002730:	f001 fb62 	bl	8003df8 <HAL_GPIO_Init>
    //printf("nilai key pad %d\r\n", keyPressed);
    previousMillis = currentMillis;
 8002734:	4b09      	ldr	r3, [pc, #36]	; (800275c <HAL_GPIO_EXTI_Callback+0x33c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a09      	ldr	r2, [pc, #36]	; (8002760 <HAL_GPIO_EXTI_Callback+0x340>)
 800273a:	6013      	str	r3, [r2, #0]
    key_kondisi = true;
 800273c:	4b09      	ldr	r3, [pc, #36]	; (8002764 <HAL_GPIO_EXTI_Callback+0x344>)
 800273e:	2201      	movs	r2, #1
 8002740:	701a      	strb	r2, [r3, #0]
  }
}
 8002742:	bf00      	nop
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	40020400 	.word	0x40020400
 8002750:	20000a4c 	.word	0x20000a4c
 8002754:	40020c00 	.word	0x40020c00
 8002758:	20000a30 	.word	0x20000a30
 800275c:	20000a48 	.word	0x20000a48
 8002760:	20000a44 	.word	0x20000a44
 8002764:	20000a55 	.word	0x20000a55

08002768 <get_keypad>:
/**Fungsi ini digunakan untuk mendapatkan karakter dari nilai keypad yangdigunakan
  */
void get_keypad(uint8_t keypadin){
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	71fb      	strb	r3, [r7, #7]
	if(key_kondisi == true){
 8002772:	4b97      	ldr	r3, [pc, #604]	; (80029d0 <get_keypad+0x268>)
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	f000 8126 	beq.w	80029c8 <get_keypad+0x260>
		if(keypadin != keyPressed_prev || counter >= 5){
 800277c:	4b95      	ldr	r3, [pc, #596]	; (80029d4 <get_keypad+0x26c>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	79fa      	ldrb	r2, [r7, #7]
 8002782:	429a      	cmp	r2, r3
 8002784:	d103      	bne.n	800278e <get_keypad+0x26>
 8002786:	4b94      	ldr	r3, [pc, #592]	; (80029d8 <get_keypad+0x270>)
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	2b04      	cmp	r3, #4
 800278c:	d902      	bls.n	8002794 <get_keypad+0x2c>
	  	  counter = 0;
 800278e:	4b92      	ldr	r3, [pc, #584]	; (80029d8 <get_keypad+0x270>)
 8002790:	2200      	movs	r2, #0
 8002792:	701a      	strb	r2, [r3, #0]
	    }
		if(keypadin == 1){
 8002794:	79fb      	ldrb	r3, [r7, #7]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d114      	bne.n	80027c4 <get_keypad+0x5c>
			counter ++;
 800279a:	4b8f      	ldr	r3, [pc, #572]	; (80029d8 <get_keypad+0x270>)
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	3301      	adds	r3, #1
 80027a0:	b2da      	uxtb	r2, r3
 80027a2:	4b8d      	ldr	r3, [pc, #564]	; (80029d8 <get_keypad+0x270>)
 80027a4:	701a      	strb	r2, [r3, #0]
			strcpy((uint8_t*)key, " 1abc");
 80027a6:	4b8d      	ldr	r3, [pc, #564]	; (80029dc <get_keypad+0x274>)
 80027a8:	4a8d      	ldr	r2, [pc, #564]	; (80029e0 <get_keypad+0x278>)
 80027aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80027ae:	6018      	str	r0, [r3, #0]
 80027b0:	3304      	adds	r3, #4
 80027b2:	8019      	strh	r1, [r3, #0]
		     keypad = key[counter];
 80027b4:	4b88      	ldr	r3, [pc, #544]	; (80029d8 <get_keypad+0x270>)
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	461a      	mov	r2, r3
 80027ba:	4b88      	ldr	r3, [pc, #544]	; (80029dc <get_keypad+0x274>)
 80027bc:	5c9a      	ldrb	r2, [r3, r2]
 80027be:	4b89      	ldr	r3, [pc, #548]	; (80029e4 <get_keypad+0x27c>)
 80027c0:	701a      	strb	r2, [r3, #0]
 80027c2:	e0f1      	b.n	80029a8 <get_keypad+0x240>
		}else if(keypadin == 2){
 80027c4:	79fb      	ldrb	r3, [r7, #7]
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d114      	bne.n	80027f4 <get_keypad+0x8c>
			counter ++;
 80027ca:	4b83      	ldr	r3, [pc, #524]	; (80029d8 <get_keypad+0x270>)
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	3301      	adds	r3, #1
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	4b81      	ldr	r3, [pc, #516]	; (80029d8 <get_keypad+0x270>)
 80027d4:	701a      	strb	r2, [r3, #0]
			strcpy((uint8_t*)key, " 2def");
 80027d6:	4b81      	ldr	r3, [pc, #516]	; (80029dc <get_keypad+0x274>)
 80027d8:	4a83      	ldr	r2, [pc, #524]	; (80029e8 <get_keypad+0x280>)
 80027da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80027de:	6018      	str	r0, [r3, #0]
 80027e0:	3304      	adds	r3, #4
 80027e2:	8019      	strh	r1, [r3, #0]
		     keypad = key[counter];
 80027e4:	4b7c      	ldr	r3, [pc, #496]	; (80029d8 <get_keypad+0x270>)
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	461a      	mov	r2, r3
 80027ea:	4b7c      	ldr	r3, [pc, #496]	; (80029dc <get_keypad+0x274>)
 80027ec:	5c9a      	ldrb	r2, [r3, r2]
 80027ee:	4b7d      	ldr	r3, [pc, #500]	; (80029e4 <get_keypad+0x27c>)
 80027f0:	701a      	strb	r2, [r3, #0]
 80027f2:	e0d9      	b.n	80029a8 <get_keypad+0x240>
		}else if(keypadin == 3){
 80027f4:	79fb      	ldrb	r3, [r7, #7]
 80027f6:	2b03      	cmp	r3, #3
 80027f8:	d114      	bne.n	8002824 <get_keypad+0xbc>
			counter ++;
 80027fa:	4b77      	ldr	r3, [pc, #476]	; (80029d8 <get_keypad+0x270>)
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	3301      	adds	r3, #1
 8002800:	b2da      	uxtb	r2, r3
 8002802:	4b75      	ldr	r3, [pc, #468]	; (80029d8 <get_keypad+0x270>)
 8002804:	701a      	strb	r2, [r3, #0]
			strcpy((uint8_t*)key, " 3ghi");
 8002806:	4b75      	ldr	r3, [pc, #468]	; (80029dc <get_keypad+0x274>)
 8002808:	4a78      	ldr	r2, [pc, #480]	; (80029ec <get_keypad+0x284>)
 800280a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800280e:	6018      	str	r0, [r3, #0]
 8002810:	3304      	adds	r3, #4
 8002812:	8019      	strh	r1, [r3, #0]
		     keypad = key[counter];
 8002814:	4b70      	ldr	r3, [pc, #448]	; (80029d8 <get_keypad+0x270>)
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	461a      	mov	r2, r3
 800281a:	4b70      	ldr	r3, [pc, #448]	; (80029dc <get_keypad+0x274>)
 800281c:	5c9a      	ldrb	r2, [r3, r2]
 800281e:	4b71      	ldr	r3, [pc, #452]	; (80029e4 <get_keypad+0x27c>)
 8002820:	701a      	strb	r2, [r3, #0]
 8002822:	e0c1      	b.n	80029a8 <get_keypad+0x240>
		}else if(keypadin == 4){
 8002824:	79fb      	ldrb	r3, [r7, #7]
 8002826:	2b04      	cmp	r3, #4
 8002828:	d114      	bne.n	8002854 <get_keypad+0xec>
			counter ++;
 800282a:	4b6b      	ldr	r3, [pc, #428]	; (80029d8 <get_keypad+0x270>)
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	3301      	adds	r3, #1
 8002830:	b2da      	uxtb	r2, r3
 8002832:	4b69      	ldr	r3, [pc, #420]	; (80029d8 <get_keypad+0x270>)
 8002834:	701a      	strb	r2, [r3, #0]
			strcpy((uint8_t*)key, " 4jkl");
 8002836:	4b69      	ldr	r3, [pc, #420]	; (80029dc <get_keypad+0x274>)
 8002838:	4a6d      	ldr	r2, [pc, #436]	; (80029f0 <get_keypad+0x288>)
 800283a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800283e:	6018      	str	r0, [r3, #0]
 8002840:	3304      	adds	r3, #4
 8002842:	8019      	strh	r1, [r3, #0]
		     keypad = key[counter];
 8002844:	4b64      	ldr	r3, [pc, #400]	; (80029d8 <get_keypad+0x270>)
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	461a      	mov	r2, r3
 800284a:	4b64      	ldr	r3, [pc, #400]	; (80029dc <get_keypad+0x274>)
 800284c:	5c9a      	ldrb	r2, [r3, r2]
 800284e:	4b65      	ldr	r3, [pc, #404]	; (80029e4 <get_keypad+0x27c>)
 8002850:	701a      	strb	r2, [r3, #0]
 8002852:	e0a9      	b.n	80029a8 <get_keypad+0x240>
		}else if(keypadin == 5){
 8002854:	79fb      	ldrb	r3, [r7, #7]
 8002856:	2b05      	cmp	r3, #5
 8002858:	d114      	bne.n	8002884 <get_keypad+0x11c>
			counter ++;
 800285a:	4b5f      	ldr	r3, [pc, #380]	; (80029d8 <get_keypad+0x270>)
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	3301      	adds	r3, #1
 8002860:	b2da      	uxtb	r2, r3
 8002862:	4b5d      	ldr	r3, [pc, #372]	; (80029d8 <get_keypad+0x270>)
 8002864:	701a      	strb	r2, [r3, #0]
			strcpy((uint8_t*)key, " 5mno");
 8002866:	4b5d      	ldr	r3, [pc, #372]	; (80029dc <get_keypad+0x274>)
 8002868:	4a62      	ldr	r2, [pc, #392]	; (80029f4 <get_keypad+0x28c>)
 800286a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800286e:	6018      	str	r0, [r3, #0]
 8002870:	3304      	adds	r3, #4
 8002872:	8019      	strh	r1, [r3, #0]
		     keypad = key[counter];
 8002874:	4b58      	ldr	r3, [pc, #352]	; (80029d8 <get_keypad+0x270>)
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	461a      	mov	r2, r3
 800287a:	4b58      	ldr	r3, [pc, #352]	; (80029dc <get_keypad+0x274>)
 800287c:	5c9a      	ldrb	r2, [r3, r2]
 800287e:	4b59      	ldr	r3, [pc, #356]	; (80029e4 <get_keypad+0x27c>)
 8002880:	701a      	strb	r2, [r3, #0]
 8002882:	e091      	b.n	80029a8 <get_keypad+0x240>
		}else if(keypadin == 6){
 8002884:	79fb      	ldrb	r3, [r7, #7]
 8002886:	2b06      	cmp	r3, #6
 8002888:	d114      	bne.n	80028b4 <get_keypad+0x14c>
			counter ++;
 800288a:	4b53      	ldr	r3, [pc, #332]	; (80029d8 <get_keypad+0x270>)
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	3301      	adds	r3, #1
 8002890:	b2da      	uxtb	r2, r3
 8002892:	4b51      	ldr	r3, [pc, #324]	; (80029d8 <get_keypad+0x270>)
 8002894:	701a      	strb	r2, [r3, #0]
			strcpy((uint8_t*)key, " 6pqr");
 8002896:	4b51      	ldr	r3, [pc, #324]	; (80029dc <get_keypad+0x274>)
 8002898:	4a57      	ldr	r2, [pc, #348]	; (80029f8 <get_keypad+0x290>)
 800289a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800289e:	6018      	str	r0, [r3, #0]
 80028a0:	3304      	adds	r3, #4
 80028a2:	8019      	strh	r1, [r3, #0]
		     keypad = key[counter];
 80028a4:	4b4c      	ldr	r3, [pc, #304]	; (80029d8 <get_keypad+0x270>)
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	461a      	mov	r2, r3
 80028aa:	4b4c      	ldr	r3, [pc, #304]	; (80029dc <get_keypad+0x274>)
 80028ac:	5c9a      	ldrb	r2, [r3, r2]
 80028ae:	4b4d      	ldr	r3, [pc, #308]	; (80029e4 <get_keypad+0x27c>)
 80028b0:	701a      	strb	r2, [r3, #0]
 80028b2:	e079      	b.n	80029a8 <get_keypad+0x240>
		}else if(keypadin == 7){
 80028b4:	79fb      	ldrb	r3, [r7, #7]
 80028b6:	2b07      	cmp	r3, #7
 80028b8:	d114      	bne.n	80028e4 <get_keypad+0x17c>
			counter ++;
 80028ba:	4b47      	ldr	r3, [pc, #284]	; (80029d8 <get_keypad+0x270>)
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	3301      	adds	r3, #1
 80028c0:	b2da      	uxtb	r2, r3
 80028c2:	4b45      	ldr	r3, [pc, #276]	; (80029d8 <get_keypad+0x270>)
 80028c4:	701a      	strb	r2, [r3, #0]
			strcpy((uint8_t*)key, " 7stu");
 80028c6:	4b45      	ldr	r3, [pc, #276]	; (80029dc <get_keypad+0x274>)
 80028c8:	4a4c      	ldr	r2, [pc, #304]	; (80029fc <get_keypad+0x294>)
 80028ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028ce:	6018      	str	r0, [r3, #0]
 80028d0:	3304      	adds	r3, #4
 80028d2:	8019      	strh	r1, [r3, #0]
		     keypad = key[counter];
 80028d4:	4b40      	ldr	r3, [pc, #256]	; (80029d8 <get_keypad+0x270>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	461a      	mov	r2, r3
 80028da:	4b40      	ldr	r3, [pc, #256]	; (80029dc <get_keypad+0x274>)
 80028dc:	5c9a      	ldrb	r2, [r3, r2]
 80028de:	4b41      	ldr	r3, [pc, #260]	; (80029e4 <get_keypad+0x27c>)
 80028e0:	701a      	strb	r2, [r3, #0]
 80028e2:	e061      	b.n	80029a8 <get_keypad+0x240>
		}else if(keypadin == 8){
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	2b08      	cmp	r3, #8
 80028e8:	d114      	bne.n	8002914 <get_keypad+0x1ac>
			counter ++;
 80028ea:	4b3b      	ldr	r3, [pc, #236]	; (80029d8 <get_keypad+0x270>)
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	3301      	adds	r3, #1
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	4b39      	ldr	r3, [pc, #228]	; (80029d8 <get_keypad+0x270>)
 80028f4:	701a      	strb	r2, [r3, #0]
			strcpy((uint8_t*)key, " 8vwx");
 80028f6:	4b39      	ldr	r3, [pc, #228]	; (80029dc <get_keypad+0x274>)
 80028f8:	4a41      	ldr	r2, [pc, #260]	; (8002a00 <get_keypad+0x298>)
 80028fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028fe:	6018      	str	r0, [r3, #0]
 8002900:	3304      	adds	r3, #4
 8002902:	8019      	strh	r1, [r3, #0]
		     keypad = key[counter];
 8002904:	4b34      	ldr	r3, [pc, #208]	; (80029d8 <get_keypad+0x270>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	461a      	mov	r2, r3
 800290a:	4b34      	ldr	r3, [pc, #208]	; (80029dc <get_keypad+0x274>)
 800290c:	5c9a      	ldrb	r2, [r3, r2]
 800290e:	4b35      	ldr	r3, [pc, #212]	; (80029e4 <get_keypad+0x27c>)
 8002910:	701a      	strb	r2, [r3, #0]
 8002912:	e049      	b.n	80029a8 <get_keypad+0x240>
		}else if(keypadin == 9){
 8002914:	79fb      	ldrb	r3, [r7, #7]
 8002916:	2b09      	cmp	r3, #9
 8002918:	d114      	bne.n	8002944 <get_keypad+0x1dc>
			counter ++;
 800291a:	4b2f      	ldr	r3, [pc, #188]	; (80029d8 <get_keypad+0x270>)
 800291c:	781b      	ldrb	r3, [r3, #0]
 800291e:	3301      	adds	r3, #1
 8002920:	b2da      	uxtb	r2, r3
 8002922:	4b2d      	ldr	r3, [pc, #180]	; (80029d8 <get_keypad+0x270>)
 8002924:	701a      	strb	r2, [r3, #0]
			strcpy((uint8_t*)key, " 4yz");
 8002926:	4b2d      	ldr	r3, [pc, #180]	; (80029dc <get_keypad+0x274>)
 8002928:	4a36      	ldr	r2, [pc, #216]	; (8002a04 <get_keypad+0x29c>)
 800292a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800292e:	6018      	str	r0, [r3, #0]
 8002930:	3304      	adds	r3, #4
 8002932:	7019      	strb	r1, [r3, #0]
		     keypad = key[counter];
 8002934:	4b28      	ldr	r3, [pc, #160]	; (80029d8 <get_keypad+0x270>)
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	461a      	mov	r2, r3
 800293a:	4b28      	ldr	r3, [pc, #160]	; (80029dc <get_keypad+0x274>)
 800293c:	5c9a      	ldrb	r2, [r3, r2]
 800293e:	4b29      	ldr	r3, [pc, #164]	; (80029e4 <get_keypad+0x27c>)
 8002940:	701a      	strb	r2, [r3, #0]
 8002942:	e031      	b.n	80029a8 <get_keypad+0x240>
		}else if(keypadin == 11){
 8002944:	79fb      	ldrb	r3, [r7, #7]
 8002946:	2b0b      	cmp	r3, #11
 8002948:	d10d      	bne.n	8002966 <get_keypad+0x1fe>
			counter = 0;
 800294a:	4b23      	ldr	r3, [pc, #140]	; (80029d8 <get_keypad+0x270>)
 800294c:	2200      	movs	r2, #0
 800294e:	701a      	strb	r2, [r3, #0]
			strcpy((uint8_t*)key, "D"); //delete
 8002950:	4b22      	ldr	r3, [pc, #136]	; (80029dc <get_keypad+0x274>)
 8002952:	2244      	movs	r2, #68	; 0x44
 8002954:	801a      	strh	r2, [r3, #0]
		     keypad = key[counter];
 8002956:	4b20      	ldr	r3, [pc, #128]	; (80029d8 <get_keypad+0x270>)
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	461a      	mov	r2, r3
 800295c:	4b1f      	ldr	r3, [pc, #124]	; (80029dc <get_keypad+0x274>)
 800295e:	5c9a      	ldrb	r2, [r3, r2]
 8002960:	4b20      	ldr	r3, [pc, #128]	; (80029e4 <get_keypad+0x27c>)
 8002962:	701a      	strb	r2, [r3, #0]
 8002964:	e020      	b.n	80029a8 <get_keypad+0x240>
		}else if(keypadin == 12){
 8002966:	79fb      	ldrb	r3, [r7, #7]
 8002968:	2b0c      	cmp	r3, #12
 800296a:	d10d      	bne.n	8002988 <get_keypad+0x220>
			counter = 0;
 800296c:	4b1a      	ldr	r3, [pc, #104]	; (80029d8 <get_keypad+0x270>)
 800296e:	2200      	movs	r2, #0
 8002970:	701a      	strb	r2, [r3, #0]
			strcpy((uint8_t*)key, "O"); //oke / KIRIM
 8002972:	4b1a      	ldr	r3, [pc, #104]	; (80029dc <get_keypad+0x274>)
 8002974:	224f      	movs	r2, #79	; 0x4f
 8002976:	801a      	strh	r2, [r3, #0]
		     keypad = key[counter];
 8002978:	4b17      	ldr	r3, [pc, #92]	; (80029d8 <get_keypad+0x270>)
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	461a      	mov	r2, r3
 800297e:	4b17      	ldr	r3, [pc, #92]	; (80029dc <get_keypad+0x274>)
 8002980:	5c9a      	ldrb	r2, [r3, r2]
 8002982:	4b18      	ldr	r3, [pc, #96]	; (80029e4 <get_keypad+0x27c>)
 8002984:	701a      	strb	r2, [r3, #0]
 8002986:	e00f      	b.n	80029a8 <get_keypad+0x240>
		}else if(keypadin == 13){
 8002988:	79fb      	ldrb	r3, [r7, #7]
 800298a:	2b0d      	cmp	r3, #13
 800298c:	d10c      	bne.n	80029a8 <get_keypad+0x240>
			counter = 0;
 800298e:	4b12      	ldr	r3, [pc, #72]	; (80029d8 <get_keypad+0x270>)
 8002990:	2200      	movs	r2, #0
 8002992:	701a      	strb	r2, [r3, #0]
			strcpy((uint8_t*)key, " "); //spasi
 8002994:	4b11      	ldr	r3, [pc, #68]	; (80029dc <get_keypad+0x274>)
 8002996:	2220      	movs	r2, #32
 8002998:	801a      	strh	r2, [r3, #0]
		     keypad = key[counter];
 800299a:	4b0f      	ldr	r3, [pc, #60]	; (80029d8 <get_keypad+0x270>)
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	461a      	mov	r2, r3
 80029a0:	4b0e      	ldr	r3, [pc, #56]	; (80029dc <get_keypad+0x274>)
 80029a2:	5c9a      	ldrb	r2, [r3, r2]
 80029a4:	4b0f      	ldr	r3, [pc, #60]	; (80029e4 <get_keypad+0x27c>)
 80029a6:	701a      	strb	r2, [r3, #0]
		}
		printf("key %c\r\n", keypad);
 80029a8:	4b0e      	ldr	r3, [pc, #56]	; (80029e4 <get_keypad+0x27c>)
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	4619      	mov	r1, r3
 80029ae:	4816      	ldr	r0, [pc, #88]	; (8002a08 <get_keypad+0x2a0>)
 80029b0:	f006 f93e 	bl	8008c30 <iprintf>
		keyPressed_prev = keypadin;
 80029b4:	4a07      	ldr	r2, [pc, #28]	; (80029d4 <get_keypad+0x26c>)
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	7013      	strb	r3, [r2, #0]
		key_kondisi = false;
 80029ba:	4b05      	ldr	r3, [pc, #20]	; (80029d0 <get_keypad+0x268>)
 80029bc:	2200      	movs	r2, #0
 80029be:	701a      	strb	r2, [r3, #0]
		led_reaction(100,100);
 80029c0:	2164      	movs	r1, #100	; 0x64
 80029c2:	2064      	movs	r0, #100	; 0x64
 80029c4:	f000 f822 	bl	8002a0c <led_reaction>
	  }
}
 80029c8:	bf00      	nop
 80029ca:	3708      	adds	r7, #8
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	20000a55 	.word	0x20000a55
 80029d4:	20000a4d 	.word	0x20000a4d
 80029d8:	20000a4e 	.word	0x20000a4e
 80029dc:	20000a50 	.word	0x20000a50
 80029e0:	0800caf0 	.word	0x0800caf0
 80029e4:	20000a4f 	.word	0x20000a4f
 80029e8:	0800caf8 	.word	0x0800caf8
 80029ec:	0800cb00 	.word	0x0800cb00
 80029f0:	0800cb08 	.word	0x0800cb08
 80029f4:	0800cb10 	.word	0x0800cb10
 80029f8:	0800cb18 	.word	0x0800cb18
 80029fc:	0800cb20 	.word	0x0800cb20
 8002a00:	0800cb28 	.word	0x0800cb28
 8002a04:	0800cb30 	.word	0x0800cb30
 8002a08:	0800cb38 	.word	0x0800cb38

08002a0c <led_reaction>:
/**Fungsi ini LED Blink untuk indikasi
  */
void led_reaction(uint16_t led_time, uint16_t time_loop){
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	4603      	mov	r3, r0
 8002a14:	460a      	mov	r2, r1
 8002a16:	80fb      	strh	r3, [r7, #6]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	80bb      	strh	r3, [r7, #4]
	led_loop_on = HAL_GetTick();
 8002a1c:	f000 fca8 	bl	8003370 <HAL_GetTick>
 8002a20:	4603      	mov	r3, r0
 8002a22:	4a29      	ldr	r2, [pc, #164]	; (8002ac8 <led_reaction+0xbc>)
 8002a24:	6013      	str	r3, [r2, #0]
	while ((unsigned long)HAL_GetTick() - led_loop_on <= time_loop){
 8002a26:	e041      	b.n	8002aac <led_reaction+0xa0>
		if (HAL_GetTick() - led_prev_on >= led_time){
 8002a28:	f000 fca2 	bl	8003370 <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	4b27      	ldr	r3, [pc, #156]	; (8002acc <led_reaction+0xc0>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	1ad2      	subs	r2, r2, r3
 8002a34:	88fb      	ldrh	r3, [r7, #6]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d338      	bcc.n	8002aac <led_reaction+0xa0>
			led_prev_on = HAL_GetTick();
 8002a3a:	f000 fc99 	bl	8003370 <HAL_GetTick>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	4a22      	ldr	r2, [pc, #136]	; (8002acc <led_reaction+0xc0>)
 8002a42:	6013      	str	r3, [r2, #0]
			if (led_hijau_kuning == 0){
 8002a44:	4b22      	ldr	r3, [pc, #136]	; (8002ad0 <led_reaction+0xc4>)
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	f083 0301 	eor.w	r3, r3, #1
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d003      	beq.n	8002a5a <led_reaction+0x4e>
				led_hijau_kuning = 1;
 8002a52:	4b1f      	ldr	r3, [pc, #124]	; (8002ad0 <led_reaction+0xc4>)
 8002a54:	2201      	movs	r2, #1
 8002a56:	701a      	strb	r2, [r3, #0]
 8002a58:	e002      	b.n	8002a60 <led_reaction+0x54>
			} else {
				led_hijau_kuning = 0;
 8002a5a:	4b1d      	ldr	r3, [pc, #116]	; (8002ad0 <led_reaction+0xc4>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	701a      	strb	r2, [r3, #0]
			}
			if (led_merah == 0){
 8002a60:	4b1c      	ldr	r3, [pc, #112]	; (8002ad4 <led_reaction+0xc8>)
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	f083 0301 	eor.w	r3, r3, #1
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <led_reaction+0x6a>
				led_merah = 1;
 8002a6e:	4b19      	ldr	r3, [pc, #100]	; (8002ad4 <led_reaction+0xc8>)
 8002a70:	2201      	movs	r2, #1
 8002a72:	701a      	strb	r2, [r3, #0]
 8002a74:	e002      	b.n	8002a7c <led_reaction+0x70>
			} else {
				led_merah = 0;
 8002a76:	4b17      	ldr	r3, [pc, #92]	; (8002ad4 <led_reaction+0xc8>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	701a      	strb	r2, [r3, #0]
			}
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, led_hijau_kuning);
 8002a7c:	4b14      	ldr	r3, [pc, #80]	; (8002ad0 <led_reaction+0xc4>)
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	461a      	mov	r2, r3
 8002a82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a86:	4814      	ldr	r0, [pc, #80]	; (8002ad8 <led_reaction+0xcc>)
 8002a88:	f001 fb6a 	bl	8004160 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, led_merah);
 8002a8c:	4b11      	ldr	r3, [pc, #68]	; (8002ad4 <led_reaction+0xc8>)
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	461a      	mov	r2, r3
 8002a92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a96:	4810      	ldr	r0, [pc, #64]	; (8002ad8 <led_reaction+0xcc>)
 8002a98:	f001 fb62 	bl	8004160 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, led_hijau_kuning);
 8002a9c:	4b0c      	ldr	r3, [pc, #48]	; (8002ad0 <led_reaction+0xc4>)
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002aa6:	480c      	ldr	r0, [pc, #48]	; (8002ad8 <led_reaction+0xcc>)
 8002aa8:	f001 fb5a 	bl	8004160 <HAL_GPIO_WritePin>
	while ((unsigned long)HAL_GetTick() - led_loop_on <= time_loop){
 8002aac:	f000 fc60 	bl	8003370 <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	4b05      	ldr	r3, [pc, #20]	; (8002ac8 <led_reaction+0xbc>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	1ad2      	subs	r2, r2, r3
 8002ab8:	88bb      	ldrh	r3, [r7, #4]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d9b4      	bls.n	8002a28 <led_reaction+0x1c>
		}
	}
}
 8002abe:	bf00      	nop
 8002ac0:	bf00      	nop
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	20000a1c 	.word	0x20000a1c
 8002acc:	20000a18 	.word	0x20000a18
 8002ad0:	20000004 	.word	0x20000004
 8002ad4:	20000a56 	.word	0x20000a56
 8002ad8:	40021000 	.word	0x40021000

08002adc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ae0:	b672      	cpsid	i
}
 8002ae2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ae4:	e7fe      	b.n	8002ae4 <Error_Handler+0x8>
	...

08002ae8 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8002af0:	4a07      	ldr	r2, [pc, #28]	; (8002b10 <RetargetInit+0x28>)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8002af6:	4b07      	ldr	r3, [pc, #28]	; (8002b14 <RetargetInit+0x2c>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	6898      	ldr	r0, [r3, #8]
 8002afc:	2300      	movs	r3, #0
 8002afe:	2202      	movs	r2, #2
 8002b00:	2100      	movs	r1, #0
 8002b02:	f006 f8ad 	bl	8008c60 <setvbuf>
}
 8002b06:	bf00      	nop
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	2000374c 	.word	0x2000374c
 8002b14:	20000014 	.word	0x20000014

08002b18 <_isatty>:

int _isatty(int fd) {
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	db04      	blt.n	8002b30 <_isatty+0x18>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	dc01      	bgt.n	8002b30 <_isatty+0x18>
    return 1;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e005      	b.n	8002b3c <_isatty+0x24>

  errno = EBADF;
 8002b30:	f005 f9c4 	bl	8007ebc <__errno>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2209      	movs	r2, #9
 8002b38:	601a      	str	r2, [r3, #0]
  return 0;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3708      	adds	r7, #8
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <_write>:

int _write(int fd, char* ptr, int len) {
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b086      	sub	sp, #24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d002      	beq.n	8002b5c <_write+0x18>
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d111      	bne.n	8002b80 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8002b5c:	4b0e      	ldr	r3, [pc, #56]	; (8002b98 <_write+0x54>)
 8002b5e:	6818      	ldr	r0, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	f04f 33ff 	mov.w	r3, #4294967295
 8002b68:	68b9      	ldr	r1, [r7, #8]
 8002b6a:	f003 ffce 	bl	8006b0a <HAL_UART_Transmit>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8002b72:	7dfb      	ldrb	r3, [r7, #23]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d101      	bne.n	8002b7c <_write+0x38>
      return len;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	e008      	b.n	8002b8e <_write+0x4a>
    else
      return EIO;
 8002b7c:	2305      	movs	r3, #5
 8002b7e:	e006      	b.n	8002b8e <_write+0x4a>
  }
  errno = EBADF;
 8002b80:	f005 f99c 	bl	8007ebc <__errno>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2209      	movs	r2, #9
 8002b88:	601a      	str	r2, [r3, #0]
  return -1;
 8002b8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3718      	adds	r7, #24
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	2000374c 	.word	0x2000374c

08002b9c <_close>:

int _close(int fd) {
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	db04      	blt.n	8002bb4 <_close+0x18>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	dc01      	bgt.n	8002bb4 <_close+0x18>
    return 0;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	e006      	b.n	8002bc2 <_close+0x26>

  errno = EBADF;
 8002bb4:	f005 f982 	bl	8007ebc <__errno>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2209      	movs	r2, #9
 8002bbc:	601a      	str	r2, [r3, #0]
  return -1;
 8002bbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3708      	adds	r7, #8
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b084      	sub	sp, #16
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	60f8      	str	r0, [r7, #12]
 8002bd2:	60b9      	str	r1, [r7, #8]
 8002bd4:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8002bd6:	f005 f971 	bl	8007ebc <__errno>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2209      	movs	r2, #9
 8002bde:	601a      	str	r2, [r3, #0]
  return -1;
 8002be0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3710      	adds	r7, #16
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <_read>:

int _read(int fd, char* ptr, int len) {
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d110      	bne.n	8002c20 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8002bfe:	4b0e      	ldr	r3, [pc, #56]	; (8002c38 <_read+0x4c>)
 8002c00:	6818      	ldr	r0, [r3, #0]
 8002c02:	f04f 33ff 	mov.w	r3, #4294967295
 8002c06:	2201      	movs	r2, #1
 8002c08:	68b9      	ldr	r1, [r7, #8]
 8002c0a:	f004 f810 	bl	8006c2e <HAL_UART_Receive>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8002c12:	7dfb      	ldrb	r3, [r7, #23]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d101      	bne.n	8002c1c <_read+0x30>
      return 1;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e008      	b.n	8002c2e <_read+0x42>
    else
      return EIO;
 8002c1c:	2305      	movs	r3, #5
 8002c1e:	e006      	b.n	8002c2e <_read+0x42>
  }
  errno = EBADF;
 8002c20:	f005 f94c 	bl	8007ebc <__errno>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2209      	movs	r2, #9
 8002c28:	601a      	str	r2, [r3, #0]
  return -1;
 8002c2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3718      	adds	r7, #24
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	2000374c 	.word	0x2000374c

08002c3c <_fstat>:

int _fstat(int fd, struct stat* st) {
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	db08      	blt.n	8002c5e <_fstat+0x22>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	dc05      	bgt.n	8002c5e <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c58:	605a      	str	r2, [r3, #4]
    return 0;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	e005      	b.n	8002c6a <_fstat+0x2e>
  }

  errno = EBADF;
 8002c5e:	f005 f92d 	bl	8007ebc <__errno>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2209      	movs	r2, #9
 8002c66:	601a      	str	r2, [r3, #0]
  return 0;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
	...

08002c74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	607b      	str	r3, [r7, #4]
 8002c7e:	4b10      	ldr	r3, [pc, #64]	; (8002cc0 <HAL_MspInit+0x4c>)
 8002c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c82:	4a0f      	ldr	r2, [pc, #60]	; (8002cc0 <HAL_MspInit+0x4c>)
 8002c84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c88:	6453      	str	r3, [r2, #68]	; 0x44
 8002c8a:	4b0d      	ldr	r3, [pc, #52]	; (8002cc0 <HAL_MspInit+0x4c>)
 8002c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c92:	607b      	str	r3, [r7, #4]
 8002c94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c96:	2300      	movs	r3, #0
 8002c98:	603b      	str	r3, [r7, #0]
 8002c9a:	4b09      	ldr	r3, [pc, #36]	; (8002cc0 <HAL_MspInit+0x4c>)
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9e:	4a08      	ldr	r2, [pc, #32]	; (8002cc0 <HAL_MspInit+0x4c>)
 8002ca0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ca4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ca6:	4b06      	ldr	r3, [pc, #24]	; (8002cc0 <HAL_MspInit+0x4c>)
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cae:	603b      	str	r3, [r7, #0]
 8002cb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	40023800 	.word	0x40023800

08002cc4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b08a      	sub	sp, #40	; 0x28
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ccc:	f107 0314 	add.w	r3, r7, #20
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	601a      	str	r2, [r3, #0]
 8002cd4:	605a      	str	r2, [r3, #4]
 8002cd6:	609a      	str	r2, [r3, #8]
 8002cd8:	60da      	str	r2, [r3, #12]
 8002cda:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a19      	ldr	r2, [pc, #100]	; (8002d48 <HAL_I2C_MspInit+0x84>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d12b      	bne.n	8002d3e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	613b      	str	r3, [r7, #16]
 8002cea:	4b18      	ldr	r3, [pc, #96]	; (8002d4c <HAL_I2C_MspInit+0x88>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cee:	4a17      	ldr	r2, [pc, #92]	; (8002d4c <HAL_I2C_MspInit+0x88>)
 8002cf0:	f043 0302 	orr.w	r3, r3, #2
 8002cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8002cf6:	4b15      	ldr	r3, [pc, #84]	; (8002d4c <HAL_I2C_MspInit+0x88>)
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	613b      	str	r3, [r7, #16]
 8002d00:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d02:	23c0      	movs	r3, #192	; 0xc0
 8002d04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d06:	2312      	movs	r3, #18
 8002d08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d12:	2304      	movs	r3, #4
 8002d14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d16:	f107 0314 	add.w	r3, r7, #20
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	480c      	ldr	r0, [pc, #48]	; (8002d50 <HAL_I2C_MspInit+0x8c>)
 8002d1e:	f001 f86b 	bl	8003df8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	60fb      	str	r3, [r7, #12]
 8002d26:	4b09      	ldr	r3, [pc, #36]	; (8002d4c <HAL_I2C_MspInit+0x88>)
 8002d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2a:	4a08      	ldr	r2, [pc, #32]	; (8002d4c <HAL_I2C_MspInit+0x88>)
 8002d2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d30:	6413      	str	r3, [r2, #64]	; 0x40
 8002d32:	4b06      	ldr	r3, [pc, #24]	; (8002d4c <HAL_I2C_MspInit+0x88>)
 8002d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002d3e:	bf00      	nop
 8002d40:	3728      	adds	r7, #40	; 0x28
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	40005400 	.word	0x40005400
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	40020400 	.word	0x40020400

08002d54 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a05      	ldr	r2, [pc, #20]	; (8002d78 <HAL_RTC_MspInit+0x24>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d102      	bne.n	8002d6c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002d66:	4b05      	ldr	r3, [pc, #20]	; (8002d7c <HAL_RTC_MspInit+0x28>)
 8002d68:	2201      	movs	r2, #1
 8002d6a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr
 8002d78:	40002800 	.word	0x40002800
 8002d7c:	42470e3c 	.word	0x42470e3c

08002d80 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b08a      	sub	sp, #40	; 0x28
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d88:	f107 0314 	add.w	r3, r7, #20
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	601a      	str	r2, [r3, #0]
 8002d90:	605a      	str	r2, [r3, #4]
 8002d92:	609a      	str	r2, [r3, #8]
 8002d94:	60da      	str	r2, [r3, #12]
 8002d96:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a30      	ldr	r2, [pc, #192]	; (8002e60 <HAL_SPI_MspInit+0xe0>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d159      	bne.n	8002e56 <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002da2:	2300      	movs	r3, #0
 8002da4:	613b      	str	r3, [r7, #16]
 8002da6:	4b2f      	ldr	r3, [pc, #188]	; (8002e64 <HAL_SPI_MspInit+0xe4>)
 8002da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002daa:	4a2e      	ldr	r2, [pc, #184]	; (8002e64 <HAL_SPI_MspInit+0xe4>)
 8002dac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002db0:	6453      	str	r3, [r2, #68]	; 0x44
 8002db2:	4b2c      	ldr	r3, [pc, #176]	; (8002e64 <HAL_SPI_MspInit+0xe4>)
 8002db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dba:	613b      	str	r3, [r7, #16]
 8002dbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	60fb      	str	r3, [r7, #12]
 8002dc2:	4b28      	ldr	r3, [pc, #160]	; (8002e64 <HAL_SPI_MspInit+0xe4>)
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc6:	4a27      	ldr	r2, [pc, #156]	; (8002e64 <HAL_SPI_MspInit+0xe4>)
 8002dc8:	f043 0301 	orr.w	r3, r3, #1
 8002dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8002dce:	4b25      	ldr	r3, [pc, #148]	; (8002e64 <HAL_SPI_MspInit+0xe4>)
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	60fb      	str	r3, [r7, #12]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002dda:	23a0      	movs	r3, #160	; 0xa0
 8002ddc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dde:	2302      	movs	r3, #2
 8002de0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de2:	2300      	movs	r3, #0
 8002de4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002de6:	2303      	movs	r3, #3
 8002de8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002dea:	2305      	movs	r3, #5
 8002dec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dee:	f107 0314 	add.w	r3, r7, #20
 8002df2:	4619      	mov	r1, r3
 8002df4:	481c      	ldr	r0, [pc, #112]	; (8002e68 <HAL_SPI_MspInit+0xe8>)
 8002df6:	f000 ffff 	bl	8003df8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8002dfa:	4b1c      	ldr	r3, [pc, #112]	; (8002e6c <HAL_SPI_MspInit+0xec>)
 8002dfc:	4a1c      	ldr	r2, [pc, #112]	; (8002e70 <HAL_SPI_MspInit+0xf0>)
 8002dfe:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002e00:	4b1a      	ldr	r3, [pc, #104]	; (8002e6c <HAL_SPI_MspInit+0xec>)
 8002e02:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002e06:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e08:	4b18      	ldr	r3, [pc, #96]	; (8002e6c <HAL_SPI_MspInit+0xec>)
 8002e0a:	2240      	movs	r2, #64	; 0x40
 8002e0c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e0e:	4b17      	ldr	r3, [pc, #92]	; (8002e6c <HAL_SPI_MspInit+0xec>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e14:	4b15      	ldr	r3, [pc, #84]	; (8002e6c <HAL_SPI_MspInit+0xec>)
 8002e16:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e1a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e1c:	4b13      	ldr	r3, [pc, #76]	; (8002e6c <HAL_SPI_MspInit+0xec>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e22:	4b12      	ldr	r3, [pc, #72]	; (8002e6c <HAL_SPI_MspInit+0xec>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002e28:	4b10      	ldr	r3, [pc, #64]	; (8002e6c <HAL_SPI_MspInit+0xec>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e2e:	4b0f      	ldr	r3, [pc, #60]	; (8002e6c <HAL_SPI_MspInit+0xec>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e34:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <HAL_SPI_MspInit+0xec>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002e3a:	480c      	ldr	r0, [pc, #48]	; (8002e6c <HAL_SPI_MspInit+0xec>)
 8002e3c:	f000 fbda 	bl	80035f4 <HAL_DMA_Init>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8002e46:	f7ff fe49 	bl	8002adc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4a07      	ldr	r2, [pc, #28]	; (8002e6c <HAL_SPI_MspInit+0xec>)
 8002e4e:	649a      	str	r2, [r3, #72]	; 0x48
 8002e50:	4a06      	ldr	r2, [pc, #24]	; (8002e6c <HAL_SPI_MspInit+0xec>)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002e56:	bf00      	nop
 8002e58:	3728      	adds	r7, #40	; 0x28
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	40013000 	.word	0x40013000
 8002e64:	40023800 	.word	0x40023800
 8002e68:	40020000 	.word	0x40020000
 8002e6c:	2000369c 	.word	0x2000369c
 8002e70:	40026458 	.word	0x40026458

08002e74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b08e      	sub	sp, #56	; 0x38
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e80:	2200      	movs	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	605a      	str	r2, [r3, #4]
 8002e86:	609a      	str	r2, [r3, #8]
 8002e88:	60da      	str	r2, [r3, #12]
 8002e8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a86      	ldr	r2, [pc, #536]	; (80030ac <HAL_UART_MspInit+0x238>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d135      	bne.n	8002f02 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	623b      	str	r3, [r7, #32]
 8002e9a:	4b85      	ldr	r3, [pc, #532]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e9e:	4a84      	ldr	r2, [pc, #528]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002ea0:	f043 0310 	orr.w	r3, r3, #16
 8002ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ea6:	4b82      	ldr	r3, [pc, #520]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eaa:	f003 0310 	and.w	r3, r3, #16
 8002eae:	623b      	str	r3, [r7, #32]
 8002eb0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	61fb      	str	r3, [r7, #28]
 8002eb6:	4b7e      	ldr	r3, [pc, #504]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	4a7d      	ldr	r2, [pc, #500]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002ebc:	f043 0301 	orr.w	r3, r3, #1
 8002ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ec2:	4b7b      	ldr	r3, [pc, #492]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	61fb      	str	r3, [r7, #28]
 8002ecc:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002ece:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002ed2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002edc:	2303      	movs	r3, #3
 8002ede:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ee0:	2307      	movs	r3, #7
 8002ee2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ee4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ee8:	4619      	mov	r1, r3
 8002eea:	4872      	ldr	r0, [pc, #456]	; (80030b4 <HAL_UART_MspInit+0x240>)
 8002eec:	f000 ff84 	bl	8003df8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	2100      	movs	r1, #0
 8002ef4:	2025      	movs	r0, #37	; 0x25
 8002ef6:	f000 fb46 	bl	8003586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002efa:	2025      	movs	r0, #37	; 0x25
 8002efc:	f000 fb5f 	bl	80035be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002f00:	e0cf      	b.n	80030a2 <HAL_UART_MspInit+0x22e>
  else if(huart->Instance==USART2)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a6c      	ldr	r2, [pc, #432]	; (80030b8 <HAL_UART_MspInit+0x244>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d162      	bne.n	8002fd2 <HAL_UART_MspInit+0x15e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	61bb      	str	r3, [r7, #24]
 8002f10:	4b67      	ldr	r3, [pc, #412]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f14:	4a66      	ldr	r2, [pc, #408]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002f16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f1a:	6413      	str	r3, [r2, #64]	; 0x40
 8002f1c:	4b64      	ldr	r3, [pc, #400]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f24:	61bb      	str	r3, [r7, #24]
 8002f26:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f28:	2300      	movs	r3, #0
 8002f2a:	617b      	str	r3, [r7, #20]
 8002f2c:	4b60      	ldr	r3, [pc, #384]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f30:	4a5f      	ldr	r2, [pc, #380]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002f32:	f043 0301 	orr.w	r3, r3, #1
 8002f36:	6313      	str	r3, [r2, #48]	; 0x30
 8002f38:	4b5d      	ldr	r3, [pc, #372]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3c:	f003 0301 	and.w	r3, r3, #1
 8002f40:	617b      	str	r3, [r7, #20]
 8002f42:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002f44:	230c      	movs	r3, #12
 8002f46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f48:	2302      	movs	r3, #2
 8002f4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f50:	2303      	movs	r3, #3
 8002f52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f54:	2307      	movs	r3, #7
 8002f56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	4855      	ldr	r0, [pc, #340]	; (80030b4 <HAL_UART_MspInit+0x240>)
 8002f60:	f000 ff4a 	bl	8003df8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002f64:	4b55      	ldr	r3, [pc, #340]	; (80030bc <HAL_UART_MspInit+0x248>)
 8002f66:	4a56      	ldr	r2, [pc, #344]	; (80030c0 <HAL_UART_MspInit+0x24c>)
 8002f68:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002f6a:	4b54      	ldr	r3, [pc, #336]	; (80030bc <HAL_UART_MspInit+0x248>)
 8002f6c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f70:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f72:	4b52      	ldr	r3, [pc, #328]	; (80030bc <HAL_UART_MspInit+0x248>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f78:	4b50      	ldr	r3, [pc, #320]	; (80030bc <HAL_UART_MspInit+0x248>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f7e:	4b4f      	ldr	r3, [pc, #316]	; (80030bc <HAL_UART_MspInit+0x248>)
 8002f80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f84:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f86:	4b4d      	ldr	r3, [pc, #308]	; (80030bc <HAL_UART_MspInit+0x248>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f8c:	4b4b      	ldr	r3, [pc, #300]	; (80030bc <HAL_UART_MspInit+0x248>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002f92:	4b4a      	ldr	r3, [pc, #296]	; (80030bc <HAL_UART_MspInit+0x248>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f98:	4b48      	ldr	r3, [pc, #288]	; (80030bc <HAL_UART_MspInit+0x248>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f9e:	4b47      	ldr	r3, [pc, #284]	; (80030bc <HAL_UART_MspInit+0x248>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002fa4:	4845      	ldr	r0, [pc, #276]	; (80030bc <HAL_UART_MspInit+0x248>)
 8002fa6:	f000 fb25 	bl	80035f4 <HAL_DMA_Init>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <HAL_UART_MspInit+0x140>
      Error_Handler();
 8002fb0:	f7ff fd94 	bl	8002adc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a41      	ldr	r2, [pc, #260]	; (80030bc <HAL_UART_MspInit+0x248>)
 8002fb8:	639a      	str	r2, [r3, #56]	; 0x38
 8002fba:	4a40      	ldr	r2, [pc, #256]	; (80030bc <HAL_UART_MspInit+0x248>)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	2026      	movs	r0, #38	; 0x26
 8002fc6:	f000 fade 	bl	8003586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002fca:	2026      	movs	r0, #38	; 0x26
 8002fcc:	f000 faf7 	bl	80035be <HAL_NVIC_EnableIRQ>
}
 8002fd0:	e067      	b.n	80030a2 <HAL_UART_MspInit+0x22e>
  else if(huart->Instance==USART3)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a3b      	ldr	r2, [pc, #236]	; (80030c4 <HAL_UART_MspInit+0x250>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d162      	bne.n	80030a2 <HAL_UART_MspInit+0x22e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002fdc:	2300      	movs	r3, #0
 8002fde:	613b      	str	r3, [r7, #16]
 8002fe0:	4b33      	ldr	r3, [pc, #204]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe4:	4a32      	ldr	r2, [pc, #200]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002fe6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fea:	6413      	str	r3, [r2, #64]	; 0x40
 8002fec:	4b30      	ldr	r3, [pc, #192]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ff4:	613b      	str	r3, [r7, #16]
 8002ff6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	4b2c      	ldr	r3, [pc, #176]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8002ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003000:	4a2b      	ldr	r2, [pc, #172]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 8003002:	f043 0302 	orr.w	r3, r3, #2
 8003006:	6313      	str	r3, [r2, #48]	; 0x30
 8003008:	4b29      	ldr	r3, [pc, #164]	; (80030b0 <HAL_UART_MspInit+0x23c>)
 800300a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300c:	f003 0302 	and.w	r3, r3, #2
 8003010:	60fb      	str	r3, [r7, #12]
 8003012:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003014:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003018:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800301a:	2302      	movs	r3, #2
 800301c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800301e:	2300      	movs	r3, #0
 8003020:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003022:	2303      	movs	r3, #3
 8003024:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003026:	2307      	movs	r3, #7
 8003028:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800302a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800302e:	4619      	mov	r1, r3
 8003030:	4825      	ldr	r0, [pc, #148]	; (80030c8 <HAL_UART_MspInit+0x254>)
 8003032:	f000 fee1 	bl	8003df8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003036:	4b25      	ldr	r3, [pc, #148]	; (80030cc <HAL_UART_MspInit+0x258>)
 8003038:	4a25      	ldr	r2, [pc, #148]	; (80030d0 <HAL_UART_MspInit+0x25c>)
 800303a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800303c:	4b23      	ldr	r3, [pc, #140]	; (80030cc <HAL_UART_MspInit+0x258>)
 800303e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003042:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003044:	4b21      	ldr	r3, [pc, #132]	; (80030cc <HAL_UART_MspInit+0x258>)
 8003046:	2200      	movs	r2, #0
 8003048:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800304a:	4b20      	ldr	r3, [pc, #128]	; (80030cc <HAL_UART_MspInit+0x258>)
 800304c:	2200      	movs	r2, #0
 800304e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003050:	4b1e      	ldr	r3, [pc, #120]	; (80030cc <HAL_UART_MspInit+0x258>)
 8003052:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003056:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003058:	4b1c      	ldr	r3, [pc, #112]	; (80030cc <HAL_UART_MspInit+0x258>)
 800305a:	2200      	movs	r2, #0
 800305c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800305e:	4b1b      	ldr	r3, [pc, #108]	; (80030cc <HAL_UART_MspInit+0x258>)
 8003060:	2200      	movs	r2, #0
 8003062:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8003064:	4b19      	ldr	r3, [pc, #100]	; (80030cc <HAL_UART_MspInit+0x258>)
 8003066:	2200      	movs	r2, #0
 8003068:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800306a:	4b18      	ldr	r3, [pc, #96]	; (80030cc <HAL_UART_MspInit+0x258>)
 800306c:	2200      	movs	r2, #0
 800306e:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003070:	4b16      	ldr	r3, [pc, #88]	; (80030cc <HAL_UART_MspInit+0x258>)
 8003072:	2200      	movs	r2, #0
 8003074:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003076:	4815      	ldr	r0, [pc, #84]	; (80030cc <HAL_UART_MspInit+0x258>)
 8003078:	f000 fabc 	bl	80035f4 <HAL_DMA_Init>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d001      	beq.n	8003086 <HAL_UART_MspInit+0x212>
      Error_Handler();
 8003082:	f7ff fd2b 	bl	8002adc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a10      	ldr	r2, [pc, #64]	; (80030cc <HAL_UART_MspInit+0x258>)
 800308a:	639a      	str	r2, [r3, #56]	; 0x38
 800308c:	4a0f      	ldr	r2, [pc, #60]	; (80030cc <HAL_UART_MspInit+0x258>)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003092:	2200      	movs	r2, #0
 8003094:	2100      	movs	r1, #0
 8003096:	2027      	movs	r0, #39	; 0x27
 8003098:	f000 fa75 	bl	8003586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800309c:	2027      	movs	r0, #39	; 0x27
 800309e:	f000 fa8e 	bl	80035be <HAL_NVIC_EnableIRQ>
}
 80030a2:	bf00      	nop
 80030a4:	3738      	adds	r7, #56	; 0x38
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	40011000 	.word	0x40011000
 80030b0:	40023800 	.word	0x40023800
 80030b4:	40020000 	.word	0x40020000
 80030b8:	40004400 	.word	0x40004400
 80030bc:	20002a78 	.word	0x20002a78
 80030c0:	40026088 	.word	0x40026088
 80030c4:	40004800 	.word	0x40004800
 80030c8:	40020400 	.word	0x40020400
 80030cc:	20002ba0 	.word	0x20002ba0
 80030d0:	40026028 	.word	0x40026028

080030d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030d8:	e7fe      	b.n	80030d8 <NMI_Handler+0x4>

080030da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030da:	b480      	push	{r7}
 80030dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030de:	e7fe      	b.n	80030de <HardFault_Handler+0x4>

080030e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030e4:	e7fe      	b.n	80030e4 <MemManage_Handler+0x4>

080030e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030e6:	b480      	push	{r7}
 80030e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030ea:	e7fe      	b.n	80030ea <BusFault_Handler+0x4>

080030ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030f0:	e7fe      	b.n	80030f0 <UsageFault_Handler+0x4>

080030f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030f2:	b480      	push	{r7}
 80030f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030f6:	bf00      	nop
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003104:	bf00      	nop
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr

0800310e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800310e:	b480      	push	{r7}
 8003110:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003112:	bf00      	nop
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003120:	f000 f912 	bl	8003348 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003124:	bf00      	nop
 8003126:	bd80      	pop	{r7, pc}

08003128 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800312c:	4802      	ldr	r0, [pc, #8]	; (8003138 <DMA1_Stream1_IRQHandler+0x10>)
 800312e:	f000 fbf9 	bl	8003924 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003132:	bf00      	nop
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20002ba0 	.word	0x20002ba0

0800313c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003140:	4802      	ldr	r0, [pc, #8]	; (800314c <DMA1_Stream5_IRQHandler+0x10>)
 8003142:	f000 fbef 	bl	8003924 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003146:	bf00      	nop
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	20002a78 	.word	0x20002a78

08003150 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8003154:	2020      	movs	r0, #32
 8003156:	f001 f81d 	bl	8004194 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800315a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800315e:	f001 f819 	bl	8004194 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003162:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003166:	f001 f815 	bl	8004194 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800316a:	bf00      	nop
 800316c:	bd80      	pop	{r7, pc}
	...

08003170 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003174:	4802      	ldr	r0, [pc, #8]	; (8003180 <USART1_IRQHandler+0x10>)
 8003176:	f003 fe61 	bl	8006e3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800317a:	bf00      	nop
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	20002d18 	.word	0x20002d18

08003184 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003188:	4802      	ldr	r0, [pc, #8]	; (8003194 <USART2_IRQHandler+0x10>)
 800318a:	f003 fe57 	bl	8006e3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800318e:	bf00      	nop
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	20003644 	.word	0x20003644

08003198 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800319c:	4802      	ldr	r0, [pc, #8]	; (80031a8 <USART3_IRQHandler+0x10>)
 800319e:	f003 fe4d 	bl	8006e3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80031a2:	bf00      	nop
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	20002c00 	.word	0x20002c00

080031ac <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80031b0:	4802      	ldr	r0, [pc, #8]	; (80031bc <DMA2_Stream3_IRQHandler+0x10>)
 80031b2:	f000 fbb7 	bl	8003924 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80031b6:	bf00      	nop
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	2000369c 	.word	0x2000369c

080031c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031c8:	4a14      	ldr	r2, [pc, #80]	; (800321c <_sbrk+0x5c>)
 80031ca:	4b15      	ldr	r3, [pc, #84]	; (8003220 <_sbrk+0x60>)
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031d4:	4b13      	ldr	r3, [pc, #76]	; (8003224 <_sbrk+0x64>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d102      	bne.n	80031e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031dc:	4b11      	ldr	r3, [pc, #68]	; (8003224 <_sbrk+0x64>)
 80031de:	4a12      	ldr	r2, [pc, #72]	; (8003228 <_sbrk+0x68>)
 80031e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031e2:	4b10      	ldr	r3, [pc, #64]	; (8003224 <_sbrk+0x64>)
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4413      	add	r3, r2
 80031ea:	693a      	ldr	r2, [r7, #16]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d207      	bcs.n	8003200 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031f0:	f004 fe64 	bl	8007ebc <__errno>
 80031f4:	4603      	mov	r3, r0
 80031f6:	220c      	movs	r2, #12
 80031f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031fa:	f04f 33ff 	mov.w	r3, #4294967295
 80031fe:	e009      	b.n	8003214 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003200:	4b08      	ldr	r3, [pc, #32]	; (8003224 <_sbrk+0x64>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003206:	4b07      	ldr	r3, [pc, #28]	; (8003224 <_sbrk+0x64>)
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4413      	add	r3, r2
 800320e:	4a05      	ldr	r2, [pc, #20]	; (8003224 <_sbrk+0x64>)
 8003210:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003212:	68fb      	ldr	r3, [r7, #12]
}
 8003214:	4618      	mov	r0, r3
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	20020000 	.word	0x20020000
 8003220:	00000400 	.word	0x00000400
 8003224:	20000a58 	.word	0x20000a58
 8003228:	20003768 	.word	0x20003768

0800322c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003230:	4b06      	ldr	r3, [pc, #24]	; (800324c <SystemInit+0x20>)
 8003232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003236:	4a05      	ldr	r2, [pc, #20]	; (800324c <SystemInit+0x20>)
 8003238:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800323c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003240:	bf00      	nop
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	e000ed00 	.word	0xe000ed00

08003250 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003250:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003288 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003254:	480d      	ldr	r0, [pc, #52]	; (800328c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003256:	490e      	ldr	r1, [pc, #56]	; (8003290 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003258:	4a0e      	ldr	r2, [pc, #56]	; (8003294 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800325a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800325c:	e002      	b.n	8003264 <LoopCopyDataInit>

0800325e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800325e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003260:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003262:	3304      	adds	r3, #4

08003264 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003264:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003266:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003268:	d3f9      	bcc.n	800325e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800326a:	4a0b      	ldr	r2, [pc, #44]	; (8003298 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800326c:	4c0b      	ldr	r4, [pc, #44]	; (800329c <LoopFillZerobss+0x26>)
  movs r3, #0
 800326e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003270:	e001      	b.n	8003276 <LoopFillZerobss>

08003272 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003272:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003274:	3204      	adds	r2, #4

08003276 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003276:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003278:	d3fb      	bcc.n	8003272 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800327a:	f7ff ffd7 	bl	800322c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800327e:	f004 fe23 	bl	8007ec8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003282:	f7fe fc27 	bl	8001ad4 <main>
  bx  lr    
 8003286:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003288:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800328c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003290:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8003294:	0800d064 	.word	0x0800d064
  ldr r2, =_sbss
 8003298:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800329c:	20003764 	.word	0x20003764

080032a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032a0:	e7fe      	b.n	80032a0 <ADC_IRQHandler>
	...

080032a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032a8:	4b0e      	ldr	r3, [pc, #56]	; (80032e4 <HAL_Init+0x40>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a0d      	ldr	r2, [pc, #52]	; (80032e4 <HAL_Init+0x40>)
 80032ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032b4:	4b0b      	ldr	r3, [pc, #44]	; (80032e4 <HAL_Init+0x40>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a0a      	ldr	r2, [pc, #40]	; (80032e4 <HAL_Init+0x40>)
 80032ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032c0:	4b08      	ldr	r3, [pc, #32]	; (80032e4 <HAL_Init+0x40>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a07      	ldr	r2, [pc, #28]	; (80032e4 <HAL_Init+0x40>)
 80032c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032cc:	2003      	movs	r0, #3
 80032ce:	f000 f94f 	bl	8003570 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032d2:	2000      	movs	r0, #0
 80032d4:	f000 f808 	bl	80032e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032d8:	f7ff fccc 	bl	8002c74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	40023c00 	.word	0x40023c00

080032e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032f0:	4b12      	ldr	r3, [pc, #72]	; (800333c <HAL_InitTick+0x54>)
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	4b12      	ldr	r3, [pc, #72]	; (8003340 <HAL_InitTick+0x58>)
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	4619      	mov	r1, r3
 80032fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8003302:	fbb2 f3f3 	udiv	r3, r2, r3
 8003306:	4618      	mov	r0, r3
 8003308:	f000 f967 	bl	80035da <HAL_SYSTICK_Config>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e00e      	b.n	8003334 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2b0f      	cmp	r3, #15
 800331a:	d80a      	bhi.n	8003332 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800331c:	2200      	movs	r2, #0
 800331e:	6879      	ldr	r1, [r7, #4]
 8003320:	f04f 30ff 	mov.w	r0, #4294967295
 8003324:	f000 f92f 	bl	8003586 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003328:	4a06      	ldr	r2, [pc, #24]	; (8003344 <HAL_InitTick+0x5c>)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800332e:	2300      	movs	r3, #0
 8003330:	e000      	b.n	8003334 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
}
 8003334:	4618      	mov	r0, r3
 8003336:	3708      	adds	r7, #8
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	20000008 	.word	0x20000008
 8003340:	20000010 	.word	0x20000010
 8003344:	2000000c 	.word	0x2000000c

08003348 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800334c:	4b06      	ldr	r3, [pc, #24]	; (8003368 <HAL_IncTick+0x20>)
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	461a      	mov	r2, r3
 8003352:	4b06      	ldr	r3, [pc, #24]	; (800336c <HAL_IncTick+0x24>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4413      	add	r3, r2
 8003358:	4a04      	ldr	r2, [pc, #16]	; (800336c <HAL_IncTick+0x24>)
 800335a:	6013      	str	r3, [r2, #0]
}
 800335c:	bf00      	nop
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	20000010 	.word	0x20000010
 800336c:	20003750 	.word	0x20003750

08003370 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  return uwTick;
 8003374:	4b03      	ldr	r3, [pc, #12]	; (8003384 <HAL_GetTick+0x14>)
 8003376:	681b      	ldr	r3, [r3, #0]
}
 8003378:	4618      	mov	r0, r3
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	20003750 	.word	0x20003750

08003388 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003390:	f7ff ffee 	bl	8003370 <HAL_GetTick>
 8003394:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a0:	d005      	beq.n	80033ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033a2:	4b0a      	ldr	r3, [pc, #40]	; (80033cc <HAL_Delay+0x44>)
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	461a      	mov	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	4413      	add	r3, r2
 80033ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033ae:	bf00      	nop
 80033b0:	f7ff ffde 	bl	8003370 <HAL_GetTick>
 80033b4:	4602      	mov	r2, r0
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	68fa      	ldr	r2, [r7, #12]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d8f7      	bhi.n	80033b0 <HAL_Delay+0x28>
  {
  }
}
 80033c0:	bf00      	nop
 80033c2:	bf00      	nop
 80033c4:	3710      	adds	r7, #16
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	20000010 	.word	0x20000010

080033d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033e0:	4b0c      	ldr	r3, [pc, #48]	; (8003414 <__NVIC_SetPriorityGrouping+0x44>)
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033ec:	4013      	ands	r3, r2
 80033ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003400:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003402:	4a04      	ldr	r2, [pc, #16]	; (8003414 <__NVIC_SetPriorityGrouping+0x44>)
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	60d3      	str	r3, [r2, #12]
}
 8003408:	bf00      	nop
 800340a:	3714      	adds	r7, #20
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr
 8003414:	e000ed00 	.word	0xe000ed00

08003418 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003418:	b480      	push	{r7}
 800341a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800341c:	4b04      	ldr	r3, [pc, #16]	; (8003430 <__NVIC_GetPriorityGrouping+0x18>)
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	0a1b      	lsrs	r3, r3, #8
 8003422:	f003 0307 	and.w	r3, r3, #7
}
 8003426:	4618      	mov	r0, r3
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr
 8003430:	e000ed00 	.word	0xe000ed00

08003434 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	4603      	mov	r3, r0
 800343c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800343e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003442:	2b00      	cmp	r3, #0
 8003444:	db0b      	blt.n	800345e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003446:	79fb      	ldrb	r3, [r7, #7]
 8003448:	f003 021f 	and.w	r2, r3, #31
 800344c:	4907      	ldr	r1, [pc, #28]	; (800346c <__NVIC_EnableIRQ+0x38>)
 800344e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003452:	095b      	lsrs	r3, r3, #5
 8003454:	2001      	movs	r0, #1
 8003456:	fa00 f202 	lsl.w	r2, r0, r2
 800345a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800345e:	bf00      	nop
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop
 800346c:	e000e100 	.word	0xe000e100

08003470 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	4603      	mov	r3, r0
 8003478:	6039      	str	r1, [r7, #0]
 800347a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800347c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003480:	2b00      	cmp	r3, #0
 8003482:	db0a      	blt.n	800349a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	b2da      	uxtb	r2, r3
 8003488:	490c      	ldr	r1, [pc, #48]	; (80034bc <__NVIC_SetPriority+0x4c>)
 800348a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348e:	0112      	lsls	r2, r2, #4
 8003490:	b2d2      	uxtb	r2, r2
 8003492:	440b      	add	r3, r1
 8003494:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003498:	e00a      	b.n	80034b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	b2da      	uxtb	r2, r3
 800349e:	4908      	ldr	r1, [pc, #32]	; (80034c0 <__NVIC_SetPriority+0x50>)
 80034a0:	79fb      	ldrb	r3, [r7, #7]
 80034a2:	f003 030f 	and.w	r3, r3, #15
 80034a6:	3b04      	subs	r3, #4
 80034a8:	0112      	lsls	r2, r2, #4
 80034aa:	b2d2      	uxtb	r2, r2
 80034ac:	440b      	add	r3, r1
 80034ae:	761a      	strb	r2, [r3, #24]
}
 80034b0:	bf00      	nop
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr
 80034bc:	e000e100 	.word	0xe000e100
 80034c0:	e000ed00 	.word	0xe000ed00

080034c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b089      	sub	sp, #36	; 0x24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f003 0307 	and.w	r3, r3, #7
 80034d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	f1c3 0307 	rsb	r3, r3, #7
 80034de:	2b04      	cmp	r3, #4
 80034e0:	bf28      	it	cs
 80034e2:	2304      	movcs	r3, #4
 80034e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	3304      	adds	r3, #4
 80034ea:	2b06      	cmp	r3, #6
 80034ec:	d902      	bls.n	80034f4 <NVIC_EncodePriority+0x30>
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	3b03      	subs	r3, #3
 80034f2:	e000      	b.n	80034f6 <NVIC_EncodePriority+0x32>
 80034f4:	2300      	movs	r3, #0
 80034f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f8:	f04f 32ff 	mov.w	r2, #4294967295
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003502:	43da      	mvns	r2, r3
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	401a      	ands	r2, r3
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800350c:	f04f 31ff 	mov.w	r1, #4294967295
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	fa01 f303 	lsl.w	r3, r1, r3
 8003516:	43d9      	mvns	r1, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800351c:	4313      	orrs	r3, r2
         );
}
 800351e:	4618      	mov	r0, r3
 8003520:	3724      	adds	r7, #36	; 0x24
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
	...

0800352c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	3b01      	subs	r3, #1
 8003538:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800353c:	d301      	bcc.n	8003542 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800353e:	2301      	movs	r3, #1
 8003540:	e00f      	b.n	8003562 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003542:	4a0a      	ldr	r2, [pc, #40]	; (800356c <SysTick_Config+0x40>)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	3b01      	subs	r3, #1
 8003548:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800354a:	210f      	movs	r1, #15
 800354c:	f04f 30ff 	mov.w	r0, #4294967295
 8003550:	f7ff ff8e 	bl	8003470 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003554:	4b05      	ldr	r3, [pc, #20]	; (800356c <SysTick_Config+0x40>)
 8003556:	2200      	movs	r2, #0
 8003558:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800355a:	4b04      	ldr	r3, [pc, #16]	; (800356c <SysTick_Config+0x40>)
 800355c:	2207      	movs	r2, #7
 800355e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	3708      	adds	r7, #8
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	e000e010 	.word	0xe000e010

08003570 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f7ff ff29 	bl	80033d0 <__NVIC_SetPriorityGrouping>
}
 800357e:	bf00      	nop
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}

08003586 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003586:	b580      	push	{r7, lr}
 8003588:	b086      	sub	sp, #24
 800358a:	af00      	add	r7, sp, #0
 800358c:	4603      	mov	r3, r0
 800358e:	60b9      	str	r1, [r7, #8]
 8003590:	607a      	str	r2, [r7, #4]
 8003592:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003594:	2300      	movs	r3, #0
 8003596:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003598:	f7ff ff3e 	bl	8003418 <__NVIC_GetPriorityGrouping>
 800359c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	68b9      	ldr	r1, [r7, #8]
 80035a2:	6978      	ldr	r0, [r7, #20]
 80035a4:	f7ff ff8e 	bl	80034c4 <NVIC_EncodePriority>
 80035a8:	4602      	mov	r2, r0
 80035aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035ae:	4611      	mov	r1, r2
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7ff ff5d 	bl	8003470 <__NVIC_SetPriority>
}
 80035b6:	bf00      	nop
 80035b8:	3718      	adds	r7, #24
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b082      	sub	sp, #8
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	4603      	mov	r3, r0
 80035c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7ff ff31 	bl	8003434 <__NVIC_EnableIRQ>
}
 80035d2:	bf00      	nop
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}

080035da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035da:	b580      	push	{r7, lr}
 80035dc:	b082      	sub	sp, #8
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f7ff ffa2 	bl	800352c <SysTick_Config>
 80035e8:	4603      	mov	r3, r0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
	...

080035f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b086      	sub	sp, #24
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80035fc:	2300      	movs	r3, #0
 80035fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003600:	f7ff feb6 	bl	8003370 <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d101      	bne.n	8003610 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e099      	b.n	8003744 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2202      	movs	r2, #2
 8003614:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f022 0201 	bic.w	r2, r2, #1
 800362e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003630:	e00f      	b.n	8003652 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003632:	f7ff fe9d 	bl	8003370 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	2b05      	cmp	r3, #5
 800363e:	d908      	bls.n	8003652 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2220      	movs	r2, #32
 8003644:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2203      	movs	r2, #3
 800364a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e078      	b.n	8003744 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1e8      	bne.n	8003632 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	4b38      	ldr	r3, [pc, #224]	; (800374c <HAL_DMA_Init+0x158>)
 800366c:	4013      	ands	r3, r2
 800366e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685a      	ldr	r2, [r3, #4]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800367e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	691b      	ldr	r3, [r3, #16]
 8003684:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800368a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003696:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a8:	2b04      	cmp	r3, #4
 80036aa:	d107      	bne.n	80036bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b4:	4313      	orrs	r3, r2
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	f023 0307 	bic.w	r3, r3, #7
 80036d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d8:	697a      	ldr	r2, [r7, #20]
 80036da:	4313      	orrs	r3, r2
 80036dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e2:	2b04      	cmp	r3, #4
 80036e4:	d117      	bne.n	8003716 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00e      	beq.n	8003716 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 fb01 	bl	8003d00 <DMA_CheckFifoParam>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d008      	beq.n	8003716 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2240      	movs	r2, #64	; 0x40
 8003708:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2201      	movs	r2, #1
 800370e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003712:	2301      	movs	r3, #1
 8003714:	e016      	b.n	8003744 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	697a      	ldr	r2, [r7, #20]
 800371c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 fab8 	bl	8003c94 <DMA_CalcBaseAndBitshift>
 8003724:	4603      	mov	r3, r0
 8003726:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800372c:	223f      	movs	r2, #63	; 0x3f
 800372e:	409a      	lsls	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003742:	2300      	movs	r3, #0
}
 8003744:	4618      	mov	r0, r3
 8003746:	3718      	adds	r7, #24
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	f010803f 	.word	0xf010803f

08003750 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
 800375c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800375e:	2300      	movs	r3, #0
 8003760:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003766:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800376e:	2b01      	cmp	r3, #1
 8003770:	d101      	bne.n	8003776 <HAL_DMA_Start_IT+0x26>
 8003772:	2302      	movs	r3, #2
 8003774:	e040      	b.n	80037f8 <HAL_DMA_Start_IT+0xa8>
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2201      	movs	r2, #1
 800377a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b01      	cmp	r3, #1
 8003788:	d12f      	bne.n	80037ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2202      	movs	r2, #2
 800378e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	68b9      	ldr	r1, [r7, #8]
 800379e:	68f8      	ldr	r0, [r7, #12]
 80037a0:	f000 fa4a 	bl	8003c38 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037a8:	223f      	movs	r2, #63	; 0x3f
 80037aa:	409a      	lsls	r2, r3
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f042 0216 	orr.w	r2, r2, #22
 80037be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d007      	beq.n	80037d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f042 0208 	orr.w	r2, r2, #8
 80037d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 0201 	orr.w	r2, r2, #1
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	e005      	b.n	80037f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2200      	movs	r2, #0
 80037ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80037f2:	2302      	movs	r3, #2
 80037f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80037f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3718      	adds	r7, #24
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800380c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800380e:	f7ff fdaf 	bl	8003370 <HAL_GetTick>
 8003812:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b02      	cmp	r3, #2
 800381e:	d008      	beq.n	8003832 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2280      	movs	r2, #128	; 0x80
 8003824:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e052      	b.n	80038d8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f022 0216 	bic.w	r2, r2, #22
 8003840:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	695a      	ldr	r2, [r3, #20]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003850:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003856:	2b00      	cmp	r3, #0
 8003858:	d103      	bne.n	8003862 <HAL_DMA_Abort+0x62>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800385e:	2b00      	cmp	r3, #0
 8003860:	d007      	beq.n	8003872 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 0208 	bic.w	r2, r2, #8
 8003870:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 0201 	bic.w	r2, r2, #1
 8003880:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003882:	e013      	b.n	80038ac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003884:	f7ff fd74 	bl	8003370 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	2b05      	cmp	r3, #5
 8003890:	d90c      	bls.n	80038ac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2220      	movs	r2, #32
 8003896:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2203      	movs	r2, #3
 800389c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	e015      	b.n	80038d8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1e4      	bne.n	8003884 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038be:	223f      	movs	r2, #63	; 0x3f
 80038c0:	409a      	lsls	r2, r3
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3710      	adds	r7, #16
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	d004      	beq.n	80038fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2280      	movs	r2, #128	; 0x80
 80038f8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e00c      	b.n	8003918 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2205      	movs	r2, #5
 8003902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f022 0201 	bic.w	r2, r2, #1
 8003914:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800392c:	2300      	movs	r3, #0
 800392e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003930:	4b92      	ldr	r3, [pc, #584]	; (8003b7c <HAL_DMA_IRQHandler+0x258>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a92      	ldr	r2, [pc, #584]	; (8003b80 <HAL_DMA_IRQHandler+0x25c>)
 8003936:	fba2 2303 	umull	r2, r3, r2, r3
 800393a:	0a9b      	lsrs	r3, r3, #10
 800393c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003942:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800394e:	2208      	movs	r2, #8
 8003950:	409a      	lsls	r2, r3
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	4013      	ands	r3, r2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d01a      	beq.n	8003990 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0304 	and.w	r3, r3, #4
 8003964:	2b00      	cmp	r3, #0
 8003966:	d013      	beq.n	8003990 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f022 0204 	bic.w	r2, r2, #4
 8003976:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800397c:	2208      	movs	r2, #8
 800397e:	409a      	lsls	r2, r3
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003988:	f043 0201 	orr.w	r2, r3, #1
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003994:	2201      	movs	r2, #1
 8003996:	409a      	lsls	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	4013      	ands	r3, r2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d012      	beq.n	80039c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00b      	beq.n	80039c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039b2:	2201      	movs	r2, #1
 80039b4:	409a      	lsls	r2, r3
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039be:	f043 0202 	orr.w	r2, r3, #2
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ca:	2204      	movs	r2, #4
 80039cc:	409a      	lsls	r2, r3
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	4013      	ands	r3, r2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d012      	beq.n	80039fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0302 	and.w	r3, r3, #2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d00b      	beq.n	80039fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e8:	2204      	movs	r2, #4
 80039ea:	409a      	lsls	r2, r3
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f4:	f043 0204 	orr.w	r2, r3, #4
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a00:	2210      	movs	r2, #16
 8003a02:	409a      	lsls	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	4013      	ands	r3, r2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d043      	beq.n	8003a94 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0308 	and.w	r3, r3, #8
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d03c      	beq.n	8003a94 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a1e:	2210      	movs	r2, #16
 8003a20:	409a      	lsls	r2, r3
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d018      	beq.n	8003a66 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d108      	bne.n	8003a54 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d024      	beq.n	8003a94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	4798      	blx	r3
 8003a52:	e01f      	b.n	8003a94 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d01b      	beq.n	8003a94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	4798      	blx	r3
 8003a64:	e016      	b.n	8003a94 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d107      	bne.n	8003a84 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f022 0208 	bic.w	r2, r2, #8
 8003a82:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d003      	beq.n	8003a94 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a98:	2220      	movs	r2, #32
 8003a9a:	409a      	lsls	r2, r3
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 808e 	beq.w	8003bc2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0310 	and.w	r3, r3, #16
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f000 8086 	beq.w	8003bc2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aba:	2220      	movs	r2, #32
 8003abc:	409a      	lsls	r2, r3
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b05      	cmp	r3, #5
 8003acc:	d136      	bne.n	8003b3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f022 0216 	bic.w	r2, r2, #22
 8003adc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	695a      	ldr	r2, [r3, #20]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003aec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d103      	bne.n	8003afe <HAL_DMA_IRQHandler+0x1da>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d007      	beq.n	8003b0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 0208 	bic.w	r2, r2, #8
 8003b0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b12:	223f      	movs	r2, #63	; 0x3f
 8003b14:	409a      	lsls	r2, r3
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d07d      	beq.n	8003c2e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	4798      	blx	r3
        }
        return;
 8003b3a:	e078      	b.n	8003c2e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d01c      	beq.n	8003b84 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d108      	bne.n	8003b6a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d030      	beq.n	8003bc2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	4798      	blx	r3
 8003b68:	e02b      	b.n	8003bc2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d027      	beq.n	8003bc2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	4798      	blx	r3
 8003b7a:	e022      	b.n	8003bc2 <HAL_DMA_IRQHandler+0x29e>
 8003b7c:	20000008 	.word	0x20000008
 8003b80:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d10f      	bne.n	8003bb2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f022 0210 	bic.w	r2, r2, #16
 8003ba0:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d003      	beq.n	8003bc2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d032      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bce:	f003 0301 	and.w	r3, r3, #1
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d022      	beq.n	8003c1c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2205      	movs	r2, #5
 8003bda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f022 0201 	bic.w	r2, r2, #1
 8003bec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	60bb      	str	r3, [r7, #8]
 8003bf4:	697a      	ldr	r2, [r7, #20]
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d307      	bcc.n	8003c0a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0301 	and.w	r3, r3, #1
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d1f2      	bne.n	8003bee <HAL_DMA_IRQHandler+0x2ca>
 8003c08:	e000      	b.n	8003c0c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003c0a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d005      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	4798      	blx	r3
 8003c2c:	e000      	b.n	8003c30 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003c2e:	bf00      	nop
    }
  }
}
 8003c30:	3718      	adds	r7, #24
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop

08003c38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
 8003c44:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c54:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	683a      	ldr	r2, [r7, #0]
 8003c5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	2b40      	cmp	r3, #64	; 0x40
 8003c64:	d108      	bne.n	8003c78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68ba      	ldr	r2, [r7, #8]
 8003c74:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003c76:	e007      	b.n	8003c88 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68ba      	ldr	r2, [r7, #8]
 8003c7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	60da      	str	r2, [r3, #12]
}
 8003c88:	bf00      	nop
 8003c8a:	3714      	adds	r7, #20
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b085      	sub	sp, #20
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	3b10      	subs	r3, #16
 8003ca4:	4a14      	ldr	r2, [pc, #80]	; (8003cf8 <DMA_CalcBaseAndBitshift+0x64>)
 8003ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8003caa:	091b      	lsrs	r3, r3, #4
 8003cac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003cae:	4a13      	ldr	r2, [pc, #76]	; (8003cfc <DMA_CalcBaseAndBitshift+0x68>)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	4413      	add	r3, r2
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2b03      	cmp	r3, #3
 8003cc0:	d909      	bls.n	8003cd6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003cca:	f023 0303 	bic.w	r3, r3, #3
 8003cce:	1d1a      	adds	r2, r3, #4
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	659a      	str	r2, [r3, #88]	; 0x58
 8003cd4:	e007      	b.n	8003ce6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003cde:	f023 0303 	bic.w	r3, r3, #3
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3714      	adds	r7, #20
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	aaaaaaab 	.word	0xaaaaaaab
 8003cfc:	0800cb94 	.word	0x0800cb94

08003d00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	699b      	ldr	r3, [r3, #24]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d11f      	bne.n	8003d5a <DMA_CheckFifoParam+0x5a>
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	2b03      	cmp	r3, #3
 8003d1e:	d856      	bhi.n	8003dce <DMA_CheckFifoParam+0xce>
 8003d20:	a201      	add	r2, pc, #4	; (adr r2, 8003d28 <DMA_CheckFifoParam+0x28>)
 8003d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d26:	bf00      	nop
 8003d28:	08003d39 	.word	0x08003d39
 8003d2c:	08003d4b 	.word	0x08003d4b
 8003d30:	08003d39 	.word	0x08003d39
 8003d34:	08003dcf 	.word	0x08003dcf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d046      	beq.n	8003dd2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d48:	e043      	b.n	8003dd2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d4e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d52:	d140      	bne.n	8003dd6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d58:	e03d      	b.n	8003dd6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d62:	d121      	bne.n	8003da8 <DMA_CheckFifoParam+0xa8>
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	2b03      	cmp	r3, #3
 8003d68:	d837      	bhi.n	8003dda <DMA_CheckFifoParam+0xda>
 8003d6a:	a201      	add	r2, pc, #4	; (adr r2, 8003d70 <DMA_CheckFifoParam+0x70>)
 8003d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d70:	08003d81 	.word	0x08003d81
 8003d74:	08003d87 	.word	0x08003d87
 8003d78:	08003d81 	.word	0x08003d81
 8003d7c:	08003d99 	.word	0x08003d99
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	73fb      	strb	r3, [r7, #15]
      break;
 8003d84:	e030      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d025      	beq.n	8003dde <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d96:	e022      	b.n	8003dde <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003da0:	d11f      	bne.n	8003de2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003da6:	e01c      	b.n	8003de2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d903      	bls.n	8003db6 <DMA_CheckFifoParam+0xb6>
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	2b03      	cmp	r3, #3
 8003db2:	d003      	beq.n	8003dbc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003db4:	e018      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	73fb      	strb	r3, [r7, #15]
      break;
 8003dba:	e015      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00e      	beq.n	8003de6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	73fb      	strb	r3, [r7, #15]
      break;
 8003dcc:	e00b      	b.n	8003de6 <DMA_CheckFifoParam+0xe6>
      break;
 8003dce:	bf00      	nop
 8003dd0:	e00a      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      break;
 8003dd2:	bf00      	nop
 8003dd4:	e008      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      break;
 8003dd6:	bf00      	nop
 8003dd8:	e006      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      break;
 8003dda:	bf00      	nop
 8003ddc:	e004      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      break;
 8003dde:	bf00      	nop
 8003de0:	e002      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003de2:	bf00      	nop
 8003de4:	e000      	b.n	8003de8 <DMA_CheckFifoParam+0xe8>
      break;
 8003de6:	bf00      	nop
    }
  } 
  
  return status; 
 8003de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3714      	adds	r7, #20
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop

08003df8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b089      	sub	sp, #36	; 0x24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e02:	2300      	movs	r3, #0
 8003e04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e06:	2300      	movs	r3, #0
 8003e08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e0e:	2300      	movs	r3, #0
 8003e10:	61fb      	str	r3, [r7, #28]
 8003e12:	e16b      	b.n	80040ec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e14:	2201      	movs	r2, #1
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	4013      	ands	r3, r2
 8003e26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	f040 815a 	bne.w	80040e6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d005      	beq.n	8003e4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d130      	bne.n	8003eac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	2203      	movs	r2, #3
 8003e56:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5a:	43db      	mvns	r3, r3
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	68da      	ldr	r2, [r3, #12]
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	005b      	lsls	r3, r3, #1
 8003e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6e:	69ba      	ldr	r2, [r7, #24]
 8003e70:	4313      	orrs	r3, r2
 8003e72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e80:	2201      	movs	r2, #1
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	43db      	mvns	r3, r3
 8003e8a:	69ba      	ldr	r2, [r7, #24]
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	091b      	lsrs	r3, r3, #4
 8003e96:	f003 0201 	and.w	r2, r3, #1
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f003 0303 	and.w	r3, r3, #3
 8003eb4:	2b03      	cmp	r3, #3
 8003eb6:	d017      	beq.n	8003ee8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	2203      	movs	r2, #3
 8003ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	005b      	lsls	r3, r3, #1
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	69ba      	ldr	r2, [r7, #24]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f003 0303 	and.w	r3, r3, #3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d123      	bne.n	8003f3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	08da      	lsrs	r2, r3, #3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3208      	adds	r2, #8
 8003efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	f003 0307 	and.w	r3, r3, #7
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	220f      	movs	r2, #15
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	43db      	mvns	r3, r3
 8003f12:	69ba      	ldr	r2, [r7, #24]
 8003f14:	4013      	ands	r3, r2
 8003f16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	691a      	ldr	r2, [r3, #16]
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	f003 0307 	and.w	r3, r3, #7
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	fa02 f303 	lsl.w	r3, r2, r3
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	08da      	lsrs	r2, r3, #3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	3208      	adds	r2, #8
 8003f36:	69b9      	ldr	r1, [r7, #24]
 8003f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	2203      	movs	r2, #3
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	4013      	ands	r3, r2
 8003f52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f003 0203 	and.w	r2, r3, #3
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	005b      	lsls	r3, r3, #1
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f000 80b4 	beq.w	80040e6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f7e:	2300      	movs	r3, #0
 8003f80:	60fb      	str	r3, [r7, #12]
 8003f82:	4b60      	ldr	r3, [pc, #384]	; (8004104 <HAL_GPIO_Init+0x30c>)
 8003f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f86:	4a5f      	ldr	r2, [pc, #380]	; (8004104 <HAL_GPIO_Init+0x30c>)
 8003f88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f8c:	6453      	str	r3, [r2, #68]	; 0x44
 8003f8e:	4b5d      	ldr	r3, [pc, #372]	; (8004104 <HAL_GPIO_Init+0x30c>)
 8003f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f96:	60fb      	str	r3, [r7, #12]
 8003f98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f9a:	4a5b      	ldr	r2, [pc, #364]	; (8004108 <HAL_GPIO_Init+0x310>)
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	089b      	lsrs	r3, r3, #2
 8003fa0:	3302      	adds	r3, #2
 8003fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	f003 0303 	and.w	r3, r3, #3
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	220f      	movs	r2, #15
 8003fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb6:	43db      	mvns	r3, r3
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a52      	ldr	r2, [pc, #328]	; (800410c <HAL_GPIO_Init+0x314>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d02b      	beq.n	800401e <HAL_GPIO_Init+0x226>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a51      	ldr	r2, [pc, #324]	; (8004110 <HAL_GPIO_Init+0x318>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d025      	beq.n	800401a <HAL_GPIO_Init+0x222>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a50      	ldr	r2, [pc, #320]	; (8004114 <HAL_GPIO_Init+0x31c>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d01f      	beq.n	8004016 <HAL_GPIO_Init+0x21e>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a4f      	ldr	r2, [pc, #316]	; (8004118 <HAL_GPIO_Init+0x320>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d019      	beq.n	8004012 <HAL_GPIO_Init+0x21a>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a4e      	ldr	r2, [pc, #312]	; (800411c <HAL_GPIO_Init+0x324>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d013      	beq.n	800400e <HAL_GPIO_Init+0x216>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a4d      	ldr	r2, [pc, #308]	; (8004120 <HAL_GPIO_Init+0x328>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d00d      	beq.n	800400a <HAL_GPIO_Init+0x212>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a4c      	ldr	r2, [pc, #304]	; (8004124 <HAL_GPIO_Init+0x32c>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d007      	beq.n	8004006 <HAL_GPIO_Init+0x20e>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a4b      	ldr	r2, [pc, #300]	; (8004128 <HAL_GPIO_Init+0x330>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d101      	bne.n	8004002 <HAL_GPIO_Init+0x20a>
 8003ffe:	2307      	movs	r3, #7
 8004000:	e00e      	b.n	8004020 <HAL_GPIO_Init+0x228>
 8004002:	2308      	movs	r3, #8
 8004004:	e00c      	b.n	8004020 <HAL_GPIO_Init+0x228>
 8004006:	2306      	movs	r3, #6
 8004008:	e00a      	b.n	8004020 <HAL_GPIO_Init+0x228>
 800400a:	2305      	movs	r3, #5
 800400c:	e008      	b.n	8004020 <HAL_GPIO_Init+0x228>
 800400e:	2304      	movs	r3, #4
 8004010:	e006      	b.n	8004020 <HAL_GPIO_Init+0x228>
 8004012:	2303      	movs	r3, #3
 8004014:	e004      	b.n	8004020 <HAL_GPIO_Init+0x228>
 8004016:	2302      	movs	r3, #2
 8004018:	e002      	b.n	8004020 <HAL_GPIO_Init+0x228>
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <HAL_GPIO_Init+0x228>
 800401e:	2300      	movs	r3, #0
 8004020:	69fa      	ldr	r2, [r7, #28]
 8004022:	f002 0203 	and.w	r2, r2, #3
 8004026:	0092      	lsls	r2, r2, #2
 8004028:	4093      	lsls	r3, r2
 800402a:	69ba      	ldr	r2, [r7, #24]
 800402c:	4313      	orrs	r3, r2
 800402e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004030:	4935      	ldr	r1, [pc, #212]	; (8004108 <HAL_GPIO_Init+0x310>)
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	089b      	lsrs	r3, r3, #2
 8004036:	3302      	adds	r3, #2
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800403e:	4b3b      	ldr	r3, [pc, #236]	; (800412c <HAL_GPIO_Init+0x334>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	43db      	mvns	r3, r3
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	4013      	ands	r3, r2
 800404c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800405a:	69ba      	ldr	r2, [r7, #24]
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	4313      	orrs	r3, r2
 8004060:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004062:	4a32      	ldr	r2, [pc, #200]	; (800412c <HAL_GPIO_Init+0x334>)
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004068:	4b30      	ldr	r3, [pc, #192]	; (800412c <HAL_GPIO_Init+0x334>)
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	43db      	mvns	r3, r3
 8004072:	69ba      	ldr	r2, [r7, #24]
 8004074:	4013      	ands	r3, r2
 8004076:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d003      	beq.n	800408c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004084:	69ba      	ldr	r2, [r7, #24]
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	4313      	orrs	r3, r2
 800408a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800408c:	4a27      	ldr	r2, [pc, #156]	; (800412c <HAL_GPIO_Init+0x334>)
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004092:	4b26      	ldr	r3, [pc, #152]	; (800412c <HAL_GPIO_Init+0x334>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	43db      	mvns	r3, r3
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	4013      	ands	r3, r2
 80040a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d003      	beq.n	80040b6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80040ae:	69ba      	ldr	r2, [r7, #24]
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040b6:	4a1d      	ldr	r2, [pc, #116]	; (800412c <HAL_GPIO_Init+0x334>)
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040bc:	4b1b      	ldr	r3, [pc, #108]	; (800412c <HAL_GPIO_Init+0x334>)
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	43db      	mvns	r3, r3
 80040c6:	69ba      	ldr	r2, [r7, #24]
 80040c8:	4013      	ands	r3, r2
 80040ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d003      	beq.n	80040e0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80040d8:	69ba      	ldr	r2, [r7, #24]
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	4313      	orrs	r3, r2
 80040de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040e0:	4a12      	ldr	r2, [pc, #72]	; (800412c <HAL_GPIO_Init+0x334>)
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	3301      	adds	r3, #1
 80040ea:	61fb      	str	r3, [r7, #28]
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	2b0f      	cmp	r3, #15
 80040f0:	f67f ae90 	bls.w	8003e14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80040f4:	bf00      	nop
 80040f6:	bf00      	nop
 80040f8:	3724      	adds	r7, #36	; 0x24
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr
 8004102:	bf00      	nop
 8004104:	40023800 	.word	0x40023800
 8004108:	40013800 	.word	0x40013800
 800410c:	40020000 	.word	0x40020000
 8004110:	40020400 	.word	0x40020400
 8004114:	40020800 	.word	0x40020800
 8004118:	40020c00 	.word	0x40020c00
 800411c:	40021000 	.word	0x40021000
 8004120:	40021400 	.word	0x40021400
 8004124:	40021800 	.word	0x40021800
 8004128:	40021c00 	.word	0x40021c00
 800412c:	40013c00 	.word	0x40013c00

08004130 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	460b      	mov	r3, r1
 800413a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	691a      	ldr	r2, [r3, #16]
 8004140:	887b      	ldrh	r3, [r7, #2]
 8004142:	4013      	ands	r3, r2
 8004144:	2b00      	cmp	r3, #0
 8004146:	d002      	beq.n	800414e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004148:	2301      	movs	r3, #1
 800414a:	73fb      	strb	r3, [r7, #15]
 800414c:	e001      	b.n	8004152 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800414e:	2300      	movs	r3, #0
 8004150:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004152:	7bfb      	ldrb	r3, [r7, #15]
}
 8004154:	4618      	mov	r0, r3
 8004156:	3714      	adds	r7, #20
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	460b      	mov	r3, r1
 800416a:	807b      	strh	r3, [r7, #2]
 800416c:	4613      	mov	r3, r2
 800416e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004170:	787b      	ldrb	r3, [r7, #1]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004176:	887a      	ldrh	r2, [r7, #2]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800417c:	e003      	b.n	8004186 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800417e:	887b      	ldrh	r3, [r7, #2]
 8004180:	041a      	lsls	r2, r3, #16
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	619a      	str	r2, [r3, #24]
}
 8004186:	bf00      	nop
 8004188:	370c      	adds	r7, #12
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
	...

08004194 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b082      	sub	sp, #8
 8004198:	af00      	add	r7, sp, #0
 800419a:	4603      	mov	r3, r0
 800419c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800419e:	4b08      	ldr	r3, [pc, #32]	; (80041c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041a0:	695a      	ldr	r2, [r3, #20]
 80041a2:	88fb      	ldrh	r3, [r7, #6]
 80041a4:	4013      	ands	r3, r2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d006      	beq.n	80041b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80041aa:	4a05      	ldr	r2, [pc, #20]	; (80041c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041ac:	88fb      	ldrh	r3, [r7, #6]
 80041ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041b0:	88fb      	ldrh	r3, [r7, #6]
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7fe f934 	bl	8002420 <HAL_GPIO_EXTI_Callback>
  }
}
 80041b8:	bf00      	nop
 80041ba:	3708      	adds	r7, #8
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40013c00 	.word	0x40013c00

080041c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d101      	bne.n	80041d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e12b      	b.n	800442e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d106      	bne.n	80041f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f7fe fd6a 	bl	8002cc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2224      	movs	r2, #36	; 0x24
 80041f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f022 0201 	bic.w	r2, r2, #1
 8004206:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004216:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004226:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004228:	f001 fbd8 	bl	80059dc <HAL_RCC_GetPCLK1Freq>
 800422c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	4a81      	ldr	r2, [pc, #516]	; (8004438 <HAL_I2C_Init+0x274>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d807      	bhi.n	8004248 <HAL_I2C_Init+0x84>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	4a80      	ldr	r2, [pc, #512]	; (800443c <HAL_I2C_Init+0x278>)
 800423c:	4293      	cmp	r3, r2
 800423e:	bf94      	ite	ls
 8004240:	2301      	movls	r3, #1
 8004242:	2300      	movhi	r3, #0
 8004244:	b2db      	uxtb	r3, r3
 8004246:	e006      	b.n	8004256 <HAL_I2C_Init+0x92>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	4a7d      	ldr	r2, [pc, #500]	; (8004440 <HAL_I2C_Init+0x27c>)
 800424c:	4293      	cmp	r3, r2
 800424e:	bf94      	ite	ls
 8004250:	2301      	movls	r3, #1
 8004252:	2300      	movhi	r3, #0
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b00      	cmp	r3, #0
 8004258:	d001      	beq.n	800425e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e0e7      	b.n	800442e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	4a78      	ldr	r2, [pc, #480]	; (8004444 <HAL_I2C_Init+0x280>)
 8004262:	fba2 2303 	umull	r2, r3, r2, r3
 8004266:	0c9b      	lsrs	r3, r3, #18
 8004268:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68ba      	ldr	r2, [r7, #8]
 800427a:	430a      	orrs	r2, r1
 800427c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	6a1b      	ldr	r3, [r3, #32]
 8004284:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	4a6a      	ldr	r2, [pc, #424]	; (8004438 <HAL_I2C_Init+0x274>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d802      	bhi.n	8004298 <HAL_I2C_Init+0xd4>
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	3301      	adds	r3, #1
 8004296:	e009      	b.n	80042ac <HAL_I2C_Init+0xe8>
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800429e:	fb02 f303 	mul.w	r3, r2, r3
 80042a2:	4a69      	ldr	r2, [pc, #420]	; (8004448 <HAL_I2C_Init+0x284>)
 80042a4:	fba2 2303 	umull	r2, r3, r2, r3
 80042a8:	099b      	lsrs	r3, r3, #6
 80042aa:	3301      	adds	r3, #1
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	6812      	ldr	r2, [r2, #0]
 80042b0:	430b      	orrs	r3, r1
 80042b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	69db      	ldr	r3, [r3, #28]
 80042ba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80042be:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	495c      	ldr	r1, [pc, #368]	; (8004438 <HAL_I2C_Init+0x274>)
 80042c8:	428b      	cmp	r3, r1
 80042ca:	d819      	bhi.n	8004300 <HAL_I2C_Init+0x13c>
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	1e59      	subs	r1, r3, #1
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	005b      	lsls	r3, r3, #1
 80042d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80042da:	1c59      	adds	r1, r3, #1
 80042dc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80042e0:	400b      	ands	r3, r1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d00a      	beq.n	80042fc <HAL_I2C_Init+0x138>
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	1e59      	subs	r1, r3, #1
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	005b      	lsls	r3, r3, #1
 80042f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80042f4:	3301      	adds	r3, #1
 80042f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042fa:	e051      	b.n	80043a0 <HAL_I2C_Init+0x1dc>
 80042fc:	2304      	movs	r3, #4
 80042fe:	e04f      	b.n	80043a0 <HAL_I2C_Init+0x1dc>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d111      	bne.n	800432c <HAL_I2C_Init+0x168>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	1e58      	subs	r0, r3, #1
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6859      	ldr	r1, [r3, #4]
 8004310:	460b      	mov	r3, r1
 8004312:	005b      	lsls	r3, r3, #1
 8004314:	440b      	add	r3, r1
 8004316:	fbb0 f3f3 	udiv	r3, r0, r3
 800431a:	3301      	adds	r3, #1
 800431c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004320:	2b00      	cmp	r3, #0
 8004322:	bf0c      	ite	eq
 8004324:	2301      	moveq	r3, #1
 8004326:	2300      	movne	r3, #0
 8004328:	b2db      	uxtb	r3, r3
 800432a:	e012      	b.n	8004352 <HAL_I2C_Init+0x18e>
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	1e58      	subs	r0, r3, #1
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6859      	ldr	r1, [r3, #4]
 8004334:	460b      	mov	r3, r1
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	440b      	add	r3, r1
 800433a:	0099      	lsls	r1, r3, #2
 800433c:	440b      	add	r3, r1
 800433e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004342:	3301      	adds	r3, #1
 8004344:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004348:	2b00      	cmp	r3, #0
 800434a:	bf0c      	ite	eq
 800434c:	2301      	moveq	r3, #1
 800434e:	2300      	movne	r3, #0
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <HAL_I2C_Init+0x196>
 8004356:	2301      	movs	r3, #1
 8004358:	e022      	b.n	80043a0 <HAL_I2C_Init+0x1dc>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d10e      	bne.n	8004380 <HAL_I2C_Init+0x1bc>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	1e58      	subs	r0, r3, #1
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6859      	ldr	r1, [r3, #4]
 800436a:	460b      	mov	r3, r1
 800436c:	005b      	lsls	r3, r3, #1
 800436e:	440b      	add	r3, r1
 8004370:	fbb0 f3f3 	udiv	r3, r0, r3
 8004374:	3301      	adds	r3, #1
 8004376:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800437a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800437e:	e00f      	b.n	80043a0 <HAL_I2C_Init+0x1dc>
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	1e58      	subs	r0, r3, #1
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6859      	ldr	r1, [r3, #4]
 8004388:	460b      	mov	r3, r1
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	440b      	add	r3, r1
 800438e:	0099      	lsls	r1, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	fbb0 f3f3 	udiv	r3, r0, r3
 8004396:	3301      	adds	r3, #1
 8004398:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800439c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043a0:	6879      	ldr	r1, [r7, #4]
 80043a2:	6809      	ldr	r1, [r1, #0]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	69da      	ldr	r2, [r3, #28]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a1b      	ldr	r3, [r3, #32]
 80043ba:	431a      	orrs	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	430a      	orrs	r2, r1
 80043c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80043ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	6911      	ldr	r1, [r2, #16]
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	68d2      	ldr	r2, [r2, #12]
 80043da:	4311      	orrs	r1, r2
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	6812      	ldr	r2, [r2, #0]
 80043e0:	430b      	orrs	r3, r1
 80043e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	695a      	ldr	r2, [r3, #20]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	431a      	orrs	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f042 0201 	orr.w	r2, r2, #1
 800440e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2220      	movs	r2, #32
 800441a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	000186a0 	.word	0x000186a0
 800443c:	001e847f 	.word	0x001e847f
 8004440:	003d08ff 	.word	0x003d08ff
 8004444:	431bde83 	.word	0x431bde83
 8004448:	10624dd3 	.word	0x10624dd3

0800444c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b088      	sub	sp, #32
 8004450:	af02      	add	r7, sp, #8
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	4608      	mov	r0, r1
 8004456:	4611      	mov	r1, r2
 8004458:	461a      	mov	r2, r3
 800445a:	4603      	mov	r3, r0
 800445c:	817b      	strh	r3, [r7, #10]
 800445e:	460b      	mov	r3, r1
 8004460:	813b      	strh	r3, [r7, #8]
 8004462:	4613      	mov	r3, r2
 8004464:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004466:	f7fe ff83 	bl	8003370 <HAL_GetTick>
 800446a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004472:	b2db      	uxtb	r3, r3
 8004474:	2b20      	cmp	r3, #32
 8004476:	f040 80d9 	bne.w	800462c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	9300      	str	r3, [sp, #0]
 800447e:	2319      	movs	r3, #25
 8004480:	2201      	movs	r2, #1
 8004482:	496d      	ldr	r1, [pc, #436]	; (8004638 <HAL_I2C_Mem_Write+0x1ec>)
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f000 fc7f 	bl	8004d88 <I2C_WaitOnFlagUntilTimeout>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d001      	beq.n	8004494 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004490:	2302      	movs	r3, #2
 8004492:	e0cc      	b.n	800462e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800449a:	2b01      	cmp	r3, #1
 800449c:	d101      	bne.n	80044a2 <HAL_I2C_Mem_Write+0x56>
 800449e:	2302      	movs	r3, #2
 80044a0:	e0c5      	b.n	800462e <HAL_I2C_Mem_Write+0x1e2>
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0301 	and.w	r3, r3, #1
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d007      	beq.n	80044c8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f042 0201 	orr.w	r2, r2, #1
 80044c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2221      	movs	r2, #33	; 0x21
 80044dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2240      	movs	r2, #64	; 0x40
 80044e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6a3a      	ldr	r2, [r7, #32]
 80044f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80044f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044fe:	b29a      	uxth	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4a4d      	ldr	r2, [pc, #308]	; (800463c <HAL_I2C_Mem_Write+0x1f0>)
 8004508:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800450a:	88f8      	ldrh	r0, [r7, #6]
 800450c:	893a      	ldrh	r2, [r7, #8]
 800450e:	8979      	ldrh	r1, [r7, #10]
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	9301      	str	r3, [sp, #4]
 8004514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004516:	9300      	str	r3, [sp, #0]
 8004518:	4603      	mov	r3, r0
 800451a:	68f8      	ldr	r0, [r7, #12]
 800451c:	f000 fab6 	bl	8004a8c <I2C_RequestMemoryWrite>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d052      	beq.n	80045cc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e081      	b.n	800462e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800452e:	68f8      	ldr	r0, [r7, #12]
 8004530:	f000 fd00 	bl	8004f34 <I2C_WaitOnTXEFlagUntilTimeout>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00d      	beq.n	8004556 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453e:	2b04      	cmp	r3, #4
 8004540:	d107      	bne.n	8004552 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004550:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e06b      	b.n	800462e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455a:	781a      	ldrb	r2, [r3, #0]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004566:	1c5a      	adds	r2, r3, #1
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004570:	3b01      	subs	r3, #1
 8004572:	b29a      	uxth	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800457c:	b29b      	uxth	r3, r3
 800457e:	3b01      	subs	r3, #1
 8004580:	b29a      	uxth	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	695b      	ldr	r3, [r3, #20]
 800458c:	f003 0304 	and.w	r3, r3, #4
 8004590:	2b04      	cmp	r3, #4
 8004592:	d11b      	bne.n	80045cc <HAL_I2C_Mem_Write+0x180>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004598:	2b00      	cmp	r3, #0
 800459a:	d017      	beq.n	80045cc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a0:	781a      	ldrb	r2, [r3, #0]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ac:	1c5a      	adds	r2, r3, #1
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045b6:	3b01      	subs	r3, #1
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	3b01      	subs	r3, #1
 80045c6:	b29a      	uxth	r2, r3
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d1aa      	bne.n	800452a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045d4:	697a      	ldr	r2, [r7, #20]
 80045d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045d8:	68f8      	ldr	r0, [r7, #12]
 80045da:	f000 fcec 	bl	8004fb6 <I2C_WaitOnBTFFlagUntilTimeout>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00d      	beq.n	8004600 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e8:	2b04      	cmp	r3, #4
 80045ea:	d107      	bne.n	80045fc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045fa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e016      	b.n	800462e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800460e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2220      	movs	r2, #32
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004628:	2300      	movs	r3, #0
 800462a:	e000      	b.n	800462e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800462c:	2302      	movs	r3, #2
  }
}
 800462e:	4618      	mov	r0, r3
 8004630:	3718      	adds	r7, #24
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	00100002 	.word	0x00100002
 800463c:	ffff0000 	.word	0xffff0000

08004640 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b08c      	sub	sp, #48	; 0x30
 8004644:	af02      	add	r7, sp, #8
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	4608      	mov	r0, r1
 800464a:	4611      	mov	r1, r2
 800464c:	461a      	mov	r2, r3
 800464e:	4603      	mov	r3, r0
 8004650:	817b      	strh	r3, [r7, #10]
 8004652:	460b      	mov	r3, r1
 8004654:	813b      	strh	r3, [r7, #8]
 8004656:	4613      	mov	r3, r2
 8004658:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800465a:	f7fe fe89 	bl	8003370 <HAL_GetTick>
 800465e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004666:	b2db      	uxtb	r3, r3
 8004668:	2b20      	cmp	r3, #32
 800466a:	f040 8208 	bne.w	8004a7e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800466e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004670:	9300      	str	r3, [sp, #0]
 8004672:	2319      	movs	r3, #25
 8004674:	2201      	movs	r2, #1
 8004676:	497b      	ldr	r1, [pc, #492]	; (8004864 <HAL_I2C_Mem_Read+0x224>)
 8004678:	68f8      	ldr	r0, [r7, #12]
 800467a:	f000 fb85 	bl	8004d88 <I2C_WaitOnFlagUntilTimeout>
 800467e:	4603      	mov	r3, r0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d001      	beq.n	8004688 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004684:	2302      	movs	r3, #2
 8004686:	e1fb      	b.n	8004a80 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800468e:	2b01      	cmp	r3, #1
 8004690:	d101      	bne.n	8004696 <HAL_I2C_Mem_Read+0x56>
 8004692:	2302      	movs	r3, #2
 8004694:	e1f4      	b.n	8004a80 <HAL_I2C_Mem_Read+0x440>
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2201      	movs	r2, #1
 800469a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0301 	and.w	r3, r3, #1
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d007      	beq.n	80046bc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f042 0201 	orr.w	r2, r2, #1
 80046ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2222      	movs	r2, #34	; 0x22
 80046d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2240      	movs	r2, #64	; 0x40
 80046d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80046ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046f2:	b29a      	uxth	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	4a5b      	ldr	r2, [pc, #364]	; (8004868 <HAL_I2C_Mem_Read+0x228>)
 80046fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046fe:	88f8      	ldrh	r0, [r7, #6]
 8004700:	893a      	ldrh	r2, [r7, #8]
 8004702:	8979      	ldrh	r1, [r7, #10]
 8004704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004706:	9301      	str	r3, [sp, #4]
 8004708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800470a:	9300      	str	r3, [sp, #0]
 800470c:	4603      	mov	r3, r0
 800470e:	68f8      	ldr	r0, [r7, #12]
 8004710:	f000 fa52 	bl	8004bb8 <I2C_RequestMemoryRead>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e1b0      	b.n	8004a80 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004722:	2b00      	cmp	r3, #0
 8004724:	d113      	bne.n	800474e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004726:	2300      	movs	r3, #0
 8004728:	623b      	str	r3, [r7, #32]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	695b      	ldr	r3, [r3, #20]
 8004730:	623b      	str	r3, [r7, #32]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	699b      	ldr	r3, [r3, #24]
 8004738:	623b      	str	r3, [r7, #32]
 800473a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800474a:	601a      	str	r2, [r3, #0]
 800474c:	e184      	b.n	8004a58 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004752:	2b01      	cmp	r3, #1
 8004754:	d11b      	bne.n	800478e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004764:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004766:	2300      	movs	r3, #0
 8004768:	61fb      	str	r3, [r7, #28]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	695b      	ldr	r3, [r3, #20]
 8004770:	61fb      	str	r3, [r7, #28]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	61fb      	str	r3, [r7, #28]
 800477a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	e164      	b.n	8004a58 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004792:	2b02      	cmp	r3, #2
 8004794:	d11b      	bne.n	80047ce <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047a4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047b6:	2300      	movs	r3, #0
 80047b8:	61bb      	str	r3, [r7, #24]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	695b      	ldr	r3, [r3, #20]
 80047c0:	61bb      	str	r3, [r7, #24]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	61bb      	str	r3, [r7, #24]
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	e144      	b.n	8004a58 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ce:	2300      	movs	r3, #0
 80047d0:	617b      	str	r3, [r7, #20]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	695b      	ldr	r3, [r3, #20]
 80047d8:	617b      	str	r3, [r7, #20]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	699b      	ldr	r3, [r3, #24]
 80047e0:	617b      	str	r3, [r7, #20]
 80047e2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80047e4:	e138      	b.n	8004a58 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047ea:	2b03      	cmp	r3, #3
 80047ec:	f200 80f1 	bhi.w	80049d2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d123      	bne.n	8004840 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80047fc:	68f8      	ldr	r0, [r7, #12]
 80047fe:	f000 fc1b 	bl	8005038 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d001      	beq.n	800480c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e139      	b.n	8004a80 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	691a      	ldr	r2, [r3, #16]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004816:	b2d2      	uxtb	r2, r2
 8004818:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481e:	1c5a      	adds	r2, r3, #1
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004828:	3b01      	subs	r3, #1
 800482a:	b29a      	uxth	r2, r3
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004834:	b29b      	uxth	r3, r3
 8004836:	3b01      	subs	r3, #1
 8004838:	b29a      	uxth	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800483e:	e10b      	b.n	8004a58 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004844:	2b02      	cmp	r3, #2
 8004846:	d14e      	bne.n	80048e6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484a:	9300      	str	r3, [sp, #0]
 800484c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800484e:	2200      	movs	r2, #0
 8004850:	4906      	ldr	r1, [pc, #24]	; (800486c <HAL_I2C_Mem_Read+0x22c>)
 8004852:	68f8      	ldr	r0, [r7, #12]
 8004854:	f000 fa98 	bl	8004d88 <I2C_WaitOnFlagUntilTimeout>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	d008      	beq.n	8004870 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e10e      	b.n	8004a80 <HAL_I2C_Mem_Read+0x440>
 8004862:	bf00      	nop
 8004864:	00100002 	.word	0x00100002
 8004868:	ffff0000 	.word	0xffff0000
 800486c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800487e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	691a      	ldr	r2, [r3, #16]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488a:	b2d2      	uxtb	r2, r2
 800488c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004892:	1c5a      	adds	r2, r3, #1
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800489c:	3b01      	subs	r3, #1
 800489e:	b29a      	uxth	r2, r3
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	3b01      	subs	r3, #1
 80048ac:	b29a      	uxth	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	691a      	ldr	r2, [r3, #16]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048bc:	b2d2      	uxtb	r2, r2
 80048be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c4:	1c5a      	adds	r2, r3, #1
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ce:	3b01      	subs	r3, #1
 80048d0:	b29a      	uxth	r2, r3
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048da:	b29b      	uxth	r3, r3
 80048dc:	3b01      	subs	r3, #1
 80048de:	b29a      	uxth	r2, r3
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80048e4:	e0b8      	b.n	8004a58 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e8:	9300      	str	r3, [sp, #0]
 80048ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048ec:	2200      	movs	r2, #0
 80048ee:	4966      	ldr	r1, [pc, #408]	; (8004a88 <HAL_I2C_Mem_Read+0x448>)
 80048f0:	68f8      	ldr	r0, [r7, #12]
 80048f2:	f000 fa49 	bl	8004d88 <I2C_WaitOnFlagUntilTimeout>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d001      	beq.n	8004900 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e0bf      	b.n	8004a80 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800490e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	691a      	ldr	r2, [r3, #16]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491a:	b2d2      	uxtb	r2, r2
 800491c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004922:	1c5a      	adds	r2, r3, #1
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800492c:	3b01      	subs	r3, #1
 800492e:	b29a      	uxth	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004938:	b29b      	uxth	r3, r3
 800493a:	3b01      	subs	r3, #1
 800493c:	b29a      	uxth	r2, r3
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004944:	9300      	str	r3, [sp, #0]
 8004946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004948:	2200      	movs	r2, #0
 800494a:	494f      	ldr	r1, [pc, #316]	; (8004a88 <HAL_I2C_Mem_Read+0x448>)
 800494c:	68f8      	ldr	r0, [r7, #12]
 800494e:	f000 fa1b 	bl	8004d88 <I2C_WaitOnFlagUntilTimeout>
 8004952:	4603      	mov	r3, r0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d001      	beq.n	800495c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e091      	b.n	8004a80 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800496a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	691a      	ldr	r2, [r3, #16]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004976:	b2d2      	uxtb	r2, r2
 8004978:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497e:	1c5a      	adds	r2, r3, #1
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004988:	3b01      	subs	r3, #1
 800498a:	b29a      	uxth	r2, r3
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004994:	b29b      	uxth	r3, r3
 8004996:	3b01      	subs	r3, #1
 8004998:	b29a      	uxth	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	691a      	ldr	r2, [r3, #16]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a8:	b2d2      	uxtb	r2, r2
 80049aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b0:	1c5a      	adds	r2, r3, #1
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ba:	3b01      	subs	r3, #1
 80049bc:	b29a      	uxth	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	3b01      	subs	r3, #1
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80049d0:	e042      	b.n	8004a58 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049d4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80049d6:	68f8      	ldr	r0, [r7, #12]
 80049d8:	f000 fb2e 	bl	8005038 <I2C_WaitOnRXNEFlagUntilTimeout>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d001      	beq.n	80049e6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e04c      	b.n	8004a80 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	691a      	ldr	r2, [r3, #16]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f0:	b2d2      	uxtb	r2, r2
 80049f2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f8:	1c5a      	adds	r2, r3, #1
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a02:	3b01      	subs	r3, #1
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	3b01      	subs	r3, #1
 8004a12:	b29a      	uxth	r2, r3
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	f003 0304 	and.w	r3, r3, #4
 8004a22:	2b04      	cmp	r3, #4
 8004a24:	d118      	bne.n	8004a58 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	691a      	ldr	r2, [r3, #16]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a30:	b2d2      	uxtb	r2, r2
 8004a32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a38:	1c5a      	adds	r2, r3, #1
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a42:	3b01      	subs	r3, #1
 8004a44:	b29a      	uxth	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	3b01      	subs	r3, #1
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	f47f aec2 	bne.w	80047e6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2220      	movs	r2, #32
 8004a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	e000      	b.n	8004a80 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004a7e:	2302      	movs	r3, #2
  }
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3728      	adds	r7, #40	; 0x28
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	00010004 	.word	0x00010004

08004a8c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b088      	sub	sp, #32
 8004a90:	af02      	add	r7, sp, #8
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	4608      	mov	r0, r1
 8004a96:	4611      	mov	r1, r2
 8004a98:	461a      	mov	r2, r3
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	817b      	strh	r3, [r7, #10]
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	813b      	strh	r3, [r7, #8]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ab4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab8:	9300      	str	r3, [sp, #0]
 8004aba:	6a3b      	ldr	r3, [r7, #32]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004ac2:	68f8      	ldr	r0, [r7, #12]
 8004ac4:	f000 f960 	bl	8004d88 <I2C_WaitOnFlagUntilTimeout>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00d      	beq.n	8004aea <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ad8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004adc:	d103      	bne.n	8004ae6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ae4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e05f      	b.n	8004baa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004aea:	897b      	ldrh	r3, [r7, #10]
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	461a      	mov	r2, r3
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004af8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afc:	6a3a      	ldr	r2, [r7, #32]
 8004afe:	492d      	ldr	r1, [pc, #180]	; (8004bb4 <I2C_RequestMemoryWrite+0x128>)
 8004b00:	68f8      	ldr	r0, [r7, #12]
 8004b02:	f000 f998 	bl	8004e36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d001      	beq.n	8004b10 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e04c      	b.n	8004baa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b10:	2300      	movs	r3, #0
 8004b12:	617b      	str	r3, [r7, #20]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	617b      	str	r3, [r7, #20]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	617b      	str	r3, [r7, #20]
 8004b24:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b28:	6a39      	ldr	r1, [r7, #32]
 8004b2a:	68f8      	ldr	r0, [r7, #12]
 8004b2c:	f000 fa02 	bl	8004f34 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00d      	beq.n	8004b52 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3a:	2b04      	cmp	r3, #4
 8004b3c:	d107      	bne.n	8004b4e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b4c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e02b      	b.n	8004baa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b52:	88fb      	ldrh	r3, [r7, #6]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d105      	bne.n	8004b64 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b58:	893b      	ldrh	r3, [r7, #8]
 8004b5a:	b2da      	uxtb	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	611a      	str	r2, [r3, #16]
 8004b62:	e021      	b.n	8004ba8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b64:	893b      	ldrh	r3, [r7, #8]
 8004b66:	0a1b      	lsrs	r3, r3, #8
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	b2da      	uxtb	r2, r3
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b74:	6a39      	ldr	r1, [r7, #32]
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f000 f9dc 	bl	8004f34 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d00d      	beq.n	8004b9e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b86:	2b04      	cmp	r3, #4
 8004b88:	d107      	bne.n	8004b9a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b98:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e005      	b.n	8004baa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b9e:	893b      	ldrh	r3, [r7, #8]
 8004ba0:	b2da      	uxtb	r2, r3
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004ba8:	2300      	movs	r3, #0
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3718      	adds	r7, #24
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	00010002 	.word	0x00010002

08004bb8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b088      	sub	sp, #32
 8004bbc:	af02      	add	r7, sp, #8
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	4608      	mov	r0, r1
 8004bc2:	4611      	mov	r1, r2
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	817b      	strh	r3, [r7, #10]
 8004bca:	460b      	mov	r3, r1
 8004bcc:	813b      	strh	r3, [r7, #8]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004be0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bf0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf4:	9300      	str	r3, [sp, #0]
 8004bf6:	6a3b      	ldr	r3, [r7, #32]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	f000 f8c2 	bl	8004d88 <I2C_WaitOnFlagUntilTimeout>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d00d      	beq.n	8004c26 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c18:	d103      	bne.n	8004c22 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c20:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e0aa      	b.n	8004d7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c26:	897b      	ldrh	r3, [r7, #10]
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004c34:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c38:	6a3a      	ldr	r2, [r7, #32]
 8004c3a:	4952      	ldr	r1, [pc, #328]	; (8004d84 <I2C_RequestMemoryRead+0x1cc>)
 8004c3c:	68f8      	ldr	r0, [r7, #12]
 8004c3e:	f000 f8fa 	bl	8004e36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d001      	beq.n	8004c4c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e097      	b.n	8004d7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	617b      	str	r3, [r7, #20]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	617b      	str	r3, [r7, #20]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	699b      	ldr	r3, [r3, #24]
 8004c5e:	617b      	str	r3, [r7, #20]
 8004c60:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c64:	6a39      	ldr	r1, [r7, #32]
 8004c66:	68f8      	ldr	r0, [r7, #12]
 8004c68:	f000 f964 	bl	8004f34 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d00d      	beq.n	8004c8e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c76:	2b04      	cmp	r3, #4
 8004c78:	d107      	bne.n	8004c8a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c88:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e076      	b.n	8004d7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c8e:	88fb      	ldrh	r3, [r7, #6]
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d105      	bne.n	8004ca0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c94:	893b      	ldrh	r3, [r7, #8]
 8004c96:	b2da      	uxtb	r2, r3
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	611a      	str	r2, [r3, #16]
 8004c9e:	e021      	b.n	8004ce4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ca0:	893b      	ldrh	r3, [r7, #8]
 8004ca2:	0a1b      	lsrs	r3, r3, #8
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	b2da      	uxtb	r2, r3
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cb0:	6a39      	ldr	r1, [r7, #32]
 8004cb2:	68f8      	ldr	r0, [r7, #12]
 8004cb4:	f000 f93e 	bl	8004f34 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d00d      	beq.n	8004cda <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc2:	2b04      	cmp	r3, #4
 8004cc4:	d107      	bne.n	8004cd6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cd4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e050      	b.n	8004d7c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004cda:	893b      	ldrh	r3, [r7, #8]
 8004cdc:	b2da      	uxtb	r2, r3
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ce4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ce6:	6a39      	ldr	r1, [r7, #32]
 8004ce8:	68f8      	ldr	r0, [r7, #12]
 8004cea:	f000 f923 	bl	8004f34 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d00d      	beq.n	8004d10 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf8:	2b04      	cmp	r3, #4
 8004cfa:	d107      	bne.n	8004d0c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d0a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e035      	b.n	8004d7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d1e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d22:	9300      	str	r3, [sp, #0]
 8004d24:	6a3b      	ldr	r3, [r7, #32]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d2c:	68f8      	ldr	r0, [r7, #12]
 8004d2e:	f000 f82b 	bl	8004d88 <I2C_WaitOnFlagUntilTimeout>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d00d      	beq.n	8004d54 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d46:	d103      	bne.n	8004d50 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d4e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e013      	b.n	8004d7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004d54:	897b      	ldrh	r3, [r7, #10]
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	f043 0301 	orr.w	r3, r3, #1
 8004d5c:	b2da      	uxtb	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d66:	6a3a      	ldr	r2, [r7, #32]
 8004d68:	4906      	ldr	r1, [pc, #24]	; (8004d84 <I2C_RequestMemoryRead+0x1cc>)
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f000 f863 	bl	8004e36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d001      	beq.n	8004d7a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e000      	b.n	8004d7c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004d7a:	2300      	movs	r3, #0
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3718      	adds	r7, #24
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	00010002 	.word	0x00010002

08004d88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	603b      	str	r3, [r7, #0]
 8004d94:	4613      	mov	r3, r2
 8004d96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d98:	e025      	b.n	8004de6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004da0:	d021      	beq.n	8004de6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004da2:	f7fe fae5 	bl	8003370 <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	683a      	ldr	r2, [r7, #0]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d302      	bcc.n	8004db8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d116      	bne.n	8004de6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2220      	movs	r2, #32
 8004dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd2:	f043 0220 	orr.w	r2, r3, #32
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e023      	b.n	8004e2e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	0c1b      	lsrs	r3, r3, #16
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d10d      	bne.n	8004e0c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	695b      	ldr	r3, [r3, #20]
 8004df6:	43da      	mvns	r2, r3
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	bf0c      	ite	eq
 8004e02:	2301      	moveq	r3, #1
 8004e04:	2300      	movne	r3, #0
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	461a      	mov	r2, r3
 8004e0a:	e00c      	b.n	8004e26 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	43da      	mvns	r2, r3
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	4013      	ands	r3, r2
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	bf0c      	ite	eq
 8004e1e:	2301      	moveq	r3, #1
 8004e20:	2300      	movne	r3, #0
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	461a      	mov	r2, r3
 8004e26:	79fb      	ldrb	r3, [r7, #7]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d0b6      	beq.n	8004d9a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3710      	adds	r7, #16
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}

08004e36 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004e36:	b580      	push	{r7, lr}
 8004e38:	b084      	sub	sp, #16
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	60f8      	str	r0, [r7, #12]
 8004e3e:	60b9      	str	r1, [r7, #8]
 8004e40:	607a      	str	r2, [r7, #4]
 8004e42:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e44:	e051      	b.n	8004eea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e54:	d123      	bne.n	8004e9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e64:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e6e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2200      	movs	r2, #0
 8004e74:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2220      	movs	r2, #32
 8004e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8a:	f043 0204 	orr.w	r2, r3, #4
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e046      	b.n	8004f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea4:	d021      	beq.n	8004eea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ea6:	f7fe fa63 	bl	8003370 <HAL_GetTick>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d302      	bcc.n	8004ebc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d116      	bne.n	8004eea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2220      	movs	r2, #32
 8004ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed6:	f043 0220 	orr.w	r2, r3, #32
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e020      	b.n	8004f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	0c1b      	lsrs	r3, r3, #16
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d10c      	bne.n	8004f0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	695b      	ldr	r3, [r3, #20]
 8004efa:	43da      	mvns	r2, r3
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	4013      	ands	r3, r2
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	bf14      	ite	ne
 8004f06:	2301      	movne	r3, #1
 8004f08:	2300      	moveq	r3, #0
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	e00b      	b.n	8004f26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	699b      	ldr	r3, [r3, #24]
 8004f14:	43da      	mvns	r2, r3
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	4013      	ands	r3, r2
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	bf14      	ite	ne
 8004f20:	2301      	movne	r3, #1
 8004f22:	2300      	moveq	r3, #0
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d18d      	bne.n	8004e46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004f2a:	2300      	movs	r3, #0
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3710      	adds	r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f40:	e02d      	b.n	8004f9e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f42:	68f8      	ldr	r0, [r7, #12]
 8004f44:	f000 f8ce 	bl	80050e4 <I2C_IsAcknowledgeFailed>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d001      	beq.n	8004f52 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e02d      	b.n	8004fae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f58:	d021      	beq.n	8004f9e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f5a:	f7fe fa09 	bl	8003370 <HAL_GetTick>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	68ba      	ldr	r2, [r7, #8]
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d302      	bcc.n	8004f70 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d116      	bne.n	8004f9e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2200      	movs	r2, #0
 8004f74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2220      	movs	r2, #32
 8004f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8a:	f043 0220 	orr.w	r2, r3, #32
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e007      	b.n	8004fae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	695b      	ldr	r3, [r3, #20]
 8004fa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fa8:	2b80      	cmp	r3, #128	; 0x80
 8004faa:	d1ca      	bne.n	8004f42 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004fac:	2300      	movs	r3, #0
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3710      	adds	r7, #16
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}

08004fb6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fb6:	b580      	push	{r7, lr}
 8004fb8:	b084      	sub	sp, #16
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	60f8      	str	r0, [r7, #12]
 8004fbe:	60b9      	str	r1, [r7, #8]
 8004fc0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004fc2:	e02d      	b.n	8005020 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004fc4:	68f8      	ldr	r0, [r7, #12]
 8004fc6:	f000 f88d 	bl	80050e4 <I2C_IsAcknowledgeFailed>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d001      	beq.n	8004fd4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e02d      	b.n	8005030 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fda:	d021      	beq.n	8005020 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fdc:	f7fe f9c8 	bl	8003370 <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	68ba      	ldr	r2, [r7, #8]
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d302      	bcc.n	8004ff2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d116      	bne.n	8005020 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500c:	f043 0220 	orr.w	r2, r3, #32
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e007      	b.n	8005030 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	f003 0304 	and.w	r3, r3, #4
 800502a:	2b04      	cmp	r3, #4
 800502c:	d1ca      	bne.n	8004fc4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800502e:	2300      	movs	r3, #0
}
 8005030:	4618      	mov	r0, r3
 8005032:	3710      	adds	r7, #16
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}

08005038 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005044:	e042      	b.n	80050cc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	695b      	ldr	r3, [r3, #20]
 800504c:	f003 0310 	and.w	r3, r3, #16
 8005050:	2b10      	cmp	r3, #16
 8005052:	d119      	bne.n	8005088 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f06f 0210 	mvn.w	r2, #16
 800505c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2200      	movs	r2, #0
 8005062:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2220      	movs	r2, #32
 8005068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2200      	movs	r2, #0
 8005080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e029      	b.n	80050dc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005088:	f7fe f972 	bl	8003370 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	429a      	cmp	r2, r3
 8005096:	d302      	bcc.n	800509e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d116      	bne.n	80050cc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2200      	movs	r2, #0
 80050a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2220      	movs	r2, #32
 80050a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2200      	movs	r2, #0
 80050b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b8:	f043 0220 	orr.w	r2, r3, #32
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e007      	b.n	80050dc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	695b      	ldr	r3, [r3, #20]
 80050d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d6:	2b40      	cmp	r3, #64	; 0x40
 80050d8:	d1b5      	bne.n	8005046 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80050da:	2300      	movs	r3, #0
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3710      	adds	r7, #16
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050fa:	d11b      	bne.n	8005134 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005104:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2220      	movs	r2, #32
 8005110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005120:	f043 0204 	orr.w	r2, r3, #4
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e000      	b.n	8005136 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	370c      	adds	r7, #12
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
	...

08005144 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b086      	sub	sp, #24
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d101      	bne.n	8005156 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e264      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d075      	beq.n	800524e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005162:	4ba3      	ldr	r3, [pc, #652]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f003 030c 	and.w	r3, r3, #12
 800516a:	2b04      	cmp	r3, #4
 800516c:	d00c      	beq.n	8005188 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800516e:	4ba0      	ldr	r3, [pc, #640]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005176:	2b08      	cmp	r3, #8
 8005178:	d112      	bne.n	80051a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800517a:	4b9d      	ldr	r3, [pc, #628]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005182:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005186:	d10b      	bne.n	80051a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005188:	4b99      	ldr	r3, [pc, #612]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d05b      	beq.n	800524c <HAL_RCC_OscConfig+0x108>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d157      	bne.n	800524c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e23f      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051a8:	d106      	bne.n	80051b8 <HAL_RCC_OscConfig+0x74>
 80051aa:	4b91      	ldr	r3, [pc, #580]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a90      	ldr	r2, [pc, #576]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051b4:	6013      	str	r3, [r2, #0]
 80051b6:	e01d      	b.n	80051f4 <HAL_RCC_OscConfig+0xb0>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051c0:	d10c      	bne.n	80051dc <HAL_RCC_OscConfig+0x98>
 80051c2:	4b8b      	ldr	r3, [pc, #556]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a8a      	ldr	r2, [pc, #552]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051cc:	6013      	str	r3, [r2, #0]
 80051ce:	4b88      	ldr	r3, [pc, #544]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a87      	ldr	r2, [pc, #540]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051d8:	6013      	str	r3, [r2, #0]
 80051da:	e00b      	b.n	80051f4 <HAL_RCC_OscConfig+0xb0>
 80051dc:	4b84      	ldr	r3, [pc, #528]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a83      	ldr	r2, [pc, #524]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051e6:	6013      	str	r3, [r2, #0]
 80051e8:	4b81      	ldr	r3, [pc, #516]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a80      	ldr	r2, [pc, #512]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d013      	beq.n	8005224 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051fc:	f7fe f8b8 	bl	8003370 <HAL_GetTick>
 8005200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005202:	e008      	b.n	8005216 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005204:	f7fe f8b4 	bl	8003370 <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	2b64      	cmp	r3, #100	; 0x64
 8005210:	d901      	bls.n	8005216 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	e204      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005216:	4b76      	ldr	r3, [pc, #472]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800521e:	2b00      	cmp	r3, #0
 8005220:	d0f0      	beq.n	8005204 <HAL_RCC_OscConfig+0xc0>
 8005222:	e014      	b.n	800524e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005224:	f7fe f8a4 	bl	8003370 <HAL_GetTick>
 8005228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800522a:	e008      	b.n	800523e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800522c:	f7fe f8a0 	bl	8003370 <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	2b64      	cmp	r3, #100	; 0x64
 8005238:	d901      	bls.n	800523e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e1f0      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800523e:	4b6c      	ldr	r3, [pc, #432]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1f0      	bne.n	800522c <HAL_RCC_OscConfig+0xe8>
 800524a:	e000      	b.n	800524e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800524c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0302 	and.w	r3, r3, #2
 8005256:	2b00      	cmp	r3, #0
 8005258:	d063      	beq.n	8005322 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800525a:	4b65      	ldr	r3, [pc, #404]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f003 030c 	and.w	r3, r3, #12
 8005262:	2b00      	cmp	r3, #0
 8005264:	d00b      	beq.n	800527e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005266:	4b62      	ldr	r3, [pc, #392]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800526e:	2b08      	cmp	r3, #8
 8005270:	d11c      	bne.n	80052ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005272:	4b5f      	ldr	r3, [pc, #380]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d116      	bne.n	80052ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800527e:	4b5c      	ldr	r3, [pc, #368]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0302 	and.w	r3, r3, #2
 8005286:	2b00      	cmp	r3, #0
 8005288:	d005      	beq.n	8005296 <HAL_RCC_OscConfig+0x152>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d001      	beq.n	8005296 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e1c4      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005296:	4b56      	ldr	r3, [pc, #344]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	00db      	lsls	r3, r3, #3
 80052a4:	4952      	ldr	r1, [pc, #328]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80052a6:	4313      	orrs	r3, r2
 80052a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052aa:	e03a      	b.n	8005322 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d020      	beq.n	80052f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052b4:	4b4f      	ldr	r3, [pc, #316]	; (80053f4 <HAL_RCC_OscConfig+0x2b0>)
 80052b6:	2201      	movs	r2, #1
 80052b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ba:	f7fe f859 	bl	8003370 <HAL_GetTick>
 80052be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052c0:	e008      	b.n	80052d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052c2:	f7fe f855 	bl	8003370 <HAL_GetTick>
 80052c6:	4602      	mov	r2, r0
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d901      	bls.n	80052d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e1a5      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052d4:	4b46      	ldr	r3, [pc, #280]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0302 	and.w	r3, r3, #2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d0f0      	beq.n	80052c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052e0:	4b43      	ldr	r3, [pc, #268]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	00db      	lsls	r3, r3, #3
 80052ee:	4940      	ldr	r1, [pc, #256]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	600b      	str	r3, [r1, #0]
 80052f4:	e015      	b.n	8005322 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052f6:	4b3f      	ldr	r3, [pc, #252]	; (80053f4 <HAL_RCC_OscConfig+0x2b0>)
 80052f8:	2200      	movs	r2, #0
 80052fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052fc:	f7fe f838 	bl	8003370 <HAL_GetTick>
 8005300:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005302:	e008      	b.n	8005316 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005304:	f7fe f834 	bl	8003370 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	2b02      	cmp	r3, #2
 8005310:	d901      	bls.n	8005316 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e184      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005316:	4b36      	ldr	r3, [pc, #216]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 0302 	and.w	r3, r3, #2
 800531e:	2b00      	cmp	r3, #0
 8005320:	d1f0      	bne.n	8005304 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0308 	and.w	r3, r3, #8
 800532a:	2b00      	cmp	r3, #0
 800532c:	d030      	beq.n	8005390 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	695b      	ldr	r3, [r3, #20]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d016      	beq.n	8005364 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005336:	4b30      	ldr	r3, [pc, #192]	; (80053f8 <HAL_RCC_OscConfig+0x2b4>)
 8005338:	2201      	movs	r2, #1
 800533a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800533c:	f7fe f818 	bl	8003370 <HAL_GetTick>
 8005340:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005342:	e008      	b.n	8005356 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005344:	f7fe f814 	bl	8003370 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	2b02      	cmp	r3, #2
 8005350:	d901      	bls.n	8005356 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e164      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005356:	4b26      	ldr	r3, [pc, #152]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005358:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b00      	cmp	r3, #0
 8005360:	d0f0      	beq.n	8005344 <HAL_RCC_OscConfig+0x200>
 8005362:	e015      	b.n	8005390 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005364:	4b24      	ldr	r3, [pc, #144]	; (80053f8 <HAL_RCC_OscConfig+0x2b4>)
 8005366:	2200      	movs	r2, #0
 8005368:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800536a:	f7fe f801 	bl	8003370 <HAL_GetTick>
 800536e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005370:	e008      	b.n	8005384 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005372:	f7fd fffd 	bl	8003370 <HAL_GetTick>
 8005376:	4602      	mov	r2, r0
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	2b02      	cmp	r3, #2
 800537e:	d901      	bls.n	8005384 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e14d      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005384:	4b1a      	ldr	r3, [pc, #104]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005386:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005388:	f003 0302 	and.w	r3, r3, #2
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1f0      	bne.n	8005372 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0304 	and.w	r3, r3, #4
 8005398:	2b00      	cmp	r3, #0
 800539a:	f000 80a0 	beq.w	80054de <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800539e:	2300      	movs	r3, #0
 80053a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053a2:	4b13      	ldr	r3, [pc, #76]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80053a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d10f      	bne.n	80053ce <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053ae:	2300      	movs	r3, #0
 80053b0:	60bb      	str	r3, [r7, #8]
 80053b2:	4b0f      	ldr	r3, [pc, #60]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80053b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b6:	4a0e      	ldr	r2, [pc, #56]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80053b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053bc:	6413      	str	r3, [r2, #64]	; 0x40
 80053be:	4b0c      	ldr	r3, [pc, #48]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80053c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053c6:	60bb      	str	r3, [r7, #8]
 80053c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053ca:	2301      	movs	r3, #1
 80053cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ce:	4b0b      	ldr	r3, [pc, #44]	; (80053fc <HAL_RCC_OscConfig+0x2b8>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d121      	bne.n	800541e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053da:	4b08      	ldr	r3, [pc, #32]	; (80053fc <HAL_RCC_OscConfig+0x2b8>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a07      	ldr	r2, [pc, #28]	; (80053fc <HAL_RCC_OscConfig+0x2b8>)
 80053e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053e6:	f7fd ffc3 	bl	8003370 <HAL_GetTick>
 80053ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ec:	e011      	b.n	8005412 <HAL_RCC_OscConfig+0x2ce>
 80053ee:	bf00      	nop
 80053f0:	40023800 	.word	0x40023800
 80053f4:	42470000 	.word	0x42470000
 80053f8:	42470e80 	.word	0x42470e80
 80053fc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005400:	f7fd ffb6 	bl	8003370 <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	2b02      	cmp	r3, #2
 800540c:	d901      	bls.n	8005412 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	e106      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005412:	4b85      	ldr	r3, [pc, #532]	; (8005628 <HAL_RCC_OscConfig+0x4e4>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800541a:	2b00      	cmp	r3, #0
 800541c:	d0f0      	beq.n	8005400 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	2b01      	cmp	r3, #1
 8005424:	d106      	bne.n	8005434 <HAL_RCC_OscConfig+0x2f0>
 8005426:	4b81      	ldr	r3, [pc, #516]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 8005428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800542a:	4a80      	ldr	r2, [pc, #512]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 800542c:	f043 0301 	orr.w	r3, r3, #1
 8005430:	6713      	str	r3, [r2, #112]	; 0x70
 8005432:	e01c      	b.n	800546e <HAL_RCC_OscConfig+0x32a>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	2b05      	cmp	r3, #5
 800543a:	d10c      	bne.n	8005456 <HAL_RCC_OscConfig+0x312>
 800543c:	4b7b      	ldr	r3, [pc, #492]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 800543e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005440:	4a7a      	ldr	r2, [pc, #488]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 8005442:	f043 0304 	orr.w	r3, r3, #4
 8005446:	6713      	str	r3, [r2, #112]	; 0x70
 8005448:	4b78      	ldr	r3, [pc, #480]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 800544a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800544c:	4a77      	ldr	r2, [pc, #476]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 800544e:	f043 0301 	orr.w	r3, r3, #1
 8005452:	6713      	str	r3, [r2, #112]	; 0x70
 8005454:	e00b      	b.n	800546e <HAL_RCC_OscConfig+0x32a>
 8005456:	4b75      	ldr	r3, [pc, #468]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 8005458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800545a:	4a74      	ldr	r2, [pc, #464]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 800545c:	f023 0301 	bic.w	r3, r3, #1
 8005460:	6713      	str	r3, [r2, #112]	; 0x70
 8005462:	4b72      	ldr	r3, [pc, #456]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 8005464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005466:	4a71      	ldr	r2, [pc, #452]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 8005468:	f023 0304 	bic.w	r3, r3, #4
 800546c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d015      	beq.n	80054a2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005476:	f7fd ff7b 	bl	8003370 <HAL_GetTick>
 800547a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800547c:	e00a      	b.n	8005494 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800547e:	f7fd ff77 	bl	8003370 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	f241 3288 	movw	r2, #5000	; 0x1388
 800548c:	4293      	cmp	r3, r2
 800548e:	d901      	bls.n	8005494 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e0c5      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005494:	4b65      	ldr	r3, [pc, #404]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 8005496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005498:	f003 0302 	and.w	r3, r3, #2
 800549c:	2b00      	cmp	r3, #0
 800549e:	d0ee      	beq.n	800547e <HAL_RCC_OscConfig+0x33a>
 80054a0:	e014      	b.n	80054cc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054a2:	f7fd ff65 	bl	8003370 <HAL_GetTick>
 80054a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054a8:	e00a      	b.n	80054c0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054aa:	f7fd ff61 	bl	8003370 <HAL_GetTick>
 80054ae:	4602      	mov	r2, r0
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	1ad3      	subs	r3, r2, r3
 80054b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d901      	bls.n	80054c0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80054bc:	2303      	movs	r3, #3
 80054be:	e0af      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054c0:	4b5a      	ldr	r3, [pc, #360]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 80054c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c4:	f003 0302 	and.w	r3, r3, #2
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d1ee      	bne.n	80054aa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054cc:	7dfb      	ldrb	r3, [r7, #23]
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d105      	bne.n	80054de <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054d2:	4b56      	ldr	r3, [pc, #344]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 80054d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d6:	4a55      	ldr	r2, [pc, #340]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 80054d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	699b      	ldr	r3, [r3, #24]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	f000 809b 	beq.w	800561e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054e8:	4b50      	ldr	r3, [pc, #320]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	f003 030c 	and.w	r3, r3, #12
 80054f0:	2b08      	cmp	r3, #8
 80054f2:	d05c      	beq.n	80055ae <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	2b02      	cmp	r3, #2
 80054fa:	d141      	bne.n	8005580 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054fc:	4b4c      	ldr	r3, [pc, #304]	; (8005630 <HAL_RCC_OscConfig+0x4ec>)
 80054fe:	2200      	movs	r2, #0
 8005500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005502:	f7fd ff35 	bl	8003370 <HAL_GetTick>
 8005506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005508:	e008      	b.n	800551c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800550a:	f7fd ff31 	bl	8003370 <HAL_GetTick>
 800550e:	4602      	mov	r2, r0
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	1ad3      	subs	r3, r2, r3
 8005514:	2b02      	cmp	r3, #2
 8005516:	d901      	bls.n	800551c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	e081      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800551c:	4b43      	ldr	r3, [pc, #268]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1f0      	bne.n	800550a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	69da      	ldr	r2, [r3, #28]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a1b      	ldr	r3, [r3, #32]
 8005530:	431a      	orrs	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005536:	019b      	lsls	r3, r3, #6
 8005538:	431a      	orrs	r2, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800553e:	085b      	lsrs	r3, r3, #1
 8005540:	3b01      	subs	r3, #1
 8005542:	041b      	lsls	r3, r3, #16
 8005544:	431a      	orrs	r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800554a:	061b      	lsls	r3, r3, #24
 800554c:	4937      	ldr	r1, [pc, #220]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 800554e:	4313      	orrs	r3, r2
 8005550:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005552:	4b37      	ldr	r3, [pc, #220]	; (8005630 <HAL_RCC_OscConfig+0x4ec>)
 8005554:	2201      	movs	r2, #1
 8005556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005558:	f7fd ff0a 	bl	8003370 <HAL_GetTick>
 800555c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800555e:	e008      	b.n	8005572 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005560:	f7fd ff06 	bl	8003370 <HAL_GetTick>
 8005564:	4602      	mov	r2, r0
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	2b02      	cmp	r3, #2
 800556c:	d901      	bls.n	8005572 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e056      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005572:	4b2e      	ldr	r3, [pc, #184]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d0f0      	beq.n	8005560 <HAL_RCC_OscConfig+0x41c>
 800557e:	e04e      	b.n	800561e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005580:	4b2b      	ldr	r3, [pc, #172]	; (8005630 <HAL_RCC_OscConfig+0x4ec>)
 8005582:	2200      	movs	r2, #0
 8005584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005586:	f7fd fef3 	bl	8003370 <HAL_GetTick>
 800558a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800558c:	e008      	b.n	80055a0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800558e:	f7fd feef 	bl	8003370 <HAL_GetTick>
 8005592:	4602      	mov	r2, r0
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	1ad3      	subs	r3, r2, r3
 8005598:	2b02      	cmp	r3, #2
 800559a:	d901      	bls.n	80055a0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800559c:	2303      	movs	r3, #3
 800559e:	e03f      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055a0:	4b22      	ldr	r3, [pc, #136]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d1f0      	bne.n	800558e <HAL_RCC_OscConfig+0x44a>
 80055ac:	e037      	b.n	800561e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d101      	bne.n	80055ba <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e032      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80055ba:	4b1c      	ldr	r3, [pc, #112]	; (800562c <HAL_RCC_OscConfig+0x4e8>)
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	699b      	ldr	r3, [r3, #24]
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d028      	beq.n	800561a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d121      	bne.n	800561a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d11a      	bne.n	800561a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055e4:	68fa      	ldr	r2, [r7, #12]
 80055e6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80055ea:	4013      	ands	r3, r2
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80055f0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d111      	bne.n	800561a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005600:	085b      	lsrs	r3, r3, #1
 8005602:	3b01      	subs	r3, #1
 8005604:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005606:	429a      	cmp	r2, r3
 8005608:	d107      	bne.n	800561a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005614:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005616:	429a      	cmp	r2, r3
 8005618:	d001      	beq.n	800561e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e000      	b.n	8005620 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800561e:	2300      	movs	r3, #0
}
 8005620:	4618      	mov	r0, r3
 8005622:	3718      	adds	r7, #24
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}
 8005628:	40007000 	.word	0x40007000
 800562c:	40023800 	.word	0x40023800
 8005630:	42470060 	.word	0x42470060

08005634 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d101      	bne.n	8005648 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e0cc      	b.n	80057e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005648:	4b68      	ldr	r3, [pc, #416]	; (80057ec <HAL_RCC_ClockConfig+0x1b8>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0307 	and.w	r3, r3, #7
 8005650:	683a      	ldr	r2, [r7, #0]
 8005652:	429a      	cmp	r2, r3
 8005654:	d90c      	bls.n	8005670 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005656:	4b65      	ldr	r3, [pc, #404]	; (80057ec <HAL_RCC_ClockConfig+0x1b8>)
 8005658:	683a      	ldr	r2, [r7, #0]
 800565a:	b2d2      	uxtb	r2, r2
 800565c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800565e:	4b63      	ldr	r3, [pc, #396]	; (80057ec <HAL_RCC_ClockConfig+0x1b8>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0307 	and.w	r3, r3, #7
 8005666:	683a      	ldr	r2, [r7, #0]
 8005668:	429a      	cmp	r2, r3
 800566a:	d001      	beq.n	8005670 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	e0b8      	b.n	80057e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 0302 	and.w	r3, r3, #2
 8005678:	2b00      	cmp	r3, #0
 800567a:	d020      	beq.n	80056be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 0304 	and.w	r3, r3, #4
 8005684:	2b00      	cmp	r3, #0
 8005686:	d005      	beq.n	8005694 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005688:	4b59      	ldr	r3, [pc, #356]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	4a58      	ldr	r2, [pc, #352]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 800568e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005692:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0308 	and.w	r3, r3, #8
 800569c:	2b00      	cmp	r3, #0
 800569e:	d005      	beq.n	80056ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80056a0:	4b53      	ldr	r3, [pc, #332]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	4a52      	ldr	r2, [pc, #328]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80056aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056ac:	4b50      	ldr	r3, [pc, #320]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	494d      	ldr	r1, [pc, #308]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056ba:	4313      	orrs	r3, r2
 80056bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 0301 	and.w	r3, r3, #1
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d044      	beq.n	8005754 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d107      	bne.n	80056e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056d2:	4b47      	ldr	r3, [pc, #284]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d119      	bne.n	8005712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e07f      	b.n	80057e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d003      	beq.n	80056f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056ee:	2b03      	cmp	r3, #3
 80056f0:	d107      	bne.n	8005702 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056f2:	4b3f      	ldr	r3, [pc, #252]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d109      	bne.n	8005712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e06f      	b.n	80057e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005702:	4b3b      	ldr	r3, [pc, #236]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0302 	and.w	r3, r3, #2
 800570a:	2b00      	cmp	r3, #0
 800570c:	d101      	bne.n	8005712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e067      	b.n	80057e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005712:	4b37      	ldr	r3, [pc, #220]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f023 0203 	bic.w	r2, r3, #3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	4934      	ldr	r1, [pc, #208]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005720:	4313      	orrs	r3, r2
 8005722:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005724:	f7fd fe24 	bl	8003370 <HAL_GetTick>
 8005728:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800572a:	e00a      	b.n	8005742 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800572c:	f7fd fe20 	bl	8003370 <HAL_GetTick>
 8005730:	4602      	mov	r2, r0
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	1ad3      	subs	r3, r2, r3
 8005736:	f241 3288 	movw	r2, #5000	; 0x1388
 800573a:	4293      	cmp	r3, r2
 800573c:	d901      	bls.n	8005742 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e04f      	b.n	80057e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005742:	4b2b      	ldr	r3, [pc, #172]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	f003 020c 	and.w	r2, r3, #12
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	429a      	cmp	r2, r3
 8005752:	d1eb      	bne.n	800572c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005754:	4b25      	ldr	r3, [pc, #148]	; (80057ec <HAL_RCC_ClockConfig+0x1b8>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0307 	and.w	r3, r3, #7
 800575c:	683a      	ldr	r2, [r7, #0]
 800575e:	429a      	cmp	r2, r3
 8005760:	d20c      	bcs.n	800577c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005762:	4b22      	ldr	r3, [pc, #136]	; (80057ec <HAL_RCC_ClockConfig+0x1b8>)
 8005764:	683a      	ldr	r2, [r7, #0]
 8005766:	b2d2      	uxtb	r2, r2
 8005768:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800576a:	4b20      	ldr	r3, [pc, #128]	; (80057ec <HAL_RCC_ClockConfig+0x1b8>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0307 	and.w	r3, r3, #7
 8005772:	683a      	ldr	r2, [r7, #0]
 8005774:	429a      	cmp	r2, r3
 8005776:	d001      	beq.n	800577c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e032      	b.n	80057e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0304 	and.w	r3, r3, #4
 8005784:	2b00      	cmp	r3, #0
 8005786:	d008      	beq.n	800579a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005788:	4b19      	ldr	r3, [pc, #100]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	4916      	ldr	r1, [pc, #88]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005796:	4313      	orrs	r3, r2
 8005798:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f003 0308 	and.w	r3, r3, #8
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d009      	beq.n	80057ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80057a6:	4b12      	ldr	r3, [pc, #72]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	00db      	lsls	r3, r3, #3
 80057b4:	490e      	ldr	r1, [pc, #56]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80057b6:	4313      	orrs	r3, r2
 80057b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80057ba:	f000 f821 	bl	8005800 <HAL_RCC_GetSysClockFreq>
 80057be:	4602      	mov	r2, r0
 80057c0:	4b0b      	ldr	r3, [pc, #44]	; (80057f0 <HAL_RCC_ClockConfig+0x1bc>)
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	091b      	lsrs	r3, r3, #4
 80057c6:	f003 030f 	and.w	r3, r3, #15
 80057ca:	490a      	ldr	r1, [pc, #40]	; (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 80057cc:	5ccb      	ldrb	r3, [r1, r3]
 80057ce:	fa22 f303 	lsr.w	r3, r2, r3
 80057d2:	4a09      	ldr	r2, [pc, #36]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80057d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80057d6:	4b09      	ldr	r3, [pc, #36]	; (80057fc <HAL_RCC_ClockConfig+0x1c8>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4618      	mov	r0, r3
 80057dc:	f7fd fd84 	bl	80032e8 <HAL_InitTick>

  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3710      	adds	r7, #16
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	bf00      	nop
 80057ec:	40023c00 	.word	0x40023c00
 80057f0:	40023800 	.word	0x40023800
 80057f4:	0800cb7c 	.word	0x0800cb7c
 80057f8:	20000008 	.word	0x20000008
 80057fc:	2000000c 	.word	0x2000000c

08005800 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005800:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005804:	b084      	sub	sp, #16
 8005806:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005808:	2300      	movs	r3, #0
 800580a:	607b      	str	r3, [r7, #4]
 800580c:	2300      	movs	r3, #0
 800580e:	60fb      	str	r3, [r7, #12]
 8005810:	2300      	movs	r3, #0
 8005812:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005814:	2300      	movs	r3, #0
 8005816:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005818:	4b67      	ldr	r3, [pc, #412]	; (80059b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	f003 030c 	and.w	r3, r3, #12
 8005820:	2b08      	cmp	r3, #8
 8005822:	d00d      	beq.n	8005840 <HAL_RCC_GetSysClockFreq+0x40>
 8005824:	2b08      	cmp	r3, #8
 8005826:	f200 80bd 	bhi.w	80059a4 <HAL_RCC_GetSysClockFreq+0x1a4>
 800582a:	2b00      	cmp	r3, #0
 800582c:	d002      	beq.n	8005834 <HAL_RCC_GetSysClockFreq+0x34>
 800582e:	2b04      	cmp	r3, #4
 8005830:	d003      	beq.n	800583a <HAL_RCC_GetSysClockFreq+0x3a>
 8005832:	e0b7      	b.n	80059a4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005834:	4b61      	ldr	r3, [pc, #388]	; (80059bc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005836:	60bb      	str	r3, [r7, #8]
       break;
 8005838:	e0b7      	b.n	80059aa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800583a:	4b61      	ldr	r3, [pc, #388]	; (80059c0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800583c:	60bb      	str	r3, [r7, #8]
      break;
 800583e:	e0b4      	b.n	80059aa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005840:	4b5d      	ldr	r3, [pc, #372]	; (80059b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005848:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800584a:	4b5b      	ldr	r3, [pc, #364]	; (80059b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d04d      	beq.n	80058f2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005856:	4b58      	ldr	r3, [pc, #352]	; (80059b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	099b      	lsrs	r3, r3, #6
 800585c:	461a      	mov	r2, r3
 800585e:	f04f 0300 	mov.w	r3, #0
 8005862:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005866:	f04f 0100 	mov.w	r1, #0
 800586a:	ea02 0800 	and.w	r8, r2, r0
 800586e:	ea03 0901 	and.w	r9, r3, r1
 8005872:	4640      	mov	r0, r8
 8005874:	4649      	mov	r1, r9
 8005876:	f04f 0200 	mov.w	r2, #0
 800587a:	f04f 0300 	mov.w	r3, #0
 800587e:	014b      	lsls	r3, r1, #5
 8005880:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005884:	0142      	lsls	r2, r0, #5
 8005886:	4610      	mov	r0, r2
 8005888:	4619      	mov	r1, r3
 800588a:	ebb0 0008 	subs.w	r0, r0, r8
 800588e:	eb61 0109 	sbc.w	r1, r1, r9
 8005892:	f04f 0200 	mov.w	r2, #0
 8005896:	f04f 0300 	mov.w	r3, #0
 800589a:	018b      	lsls	r3, r1, #6
 800589c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80058a0:	0182      	lsls	r2, r0, #6
 80058a2:	1a12      	subs	r2, r2, r0
 80058a4:	eb63 0301 	sbc.w	r3, r3, r1
 80058a8:	f04f 0000 	mov.w	r0, #0
 80058ac:	f04f 0100 	mov.w	r1, #0
 80058b0:	00d9      	lsls	r1, r3, #3
 80058b2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80058b6:	00d0      	lsls	r0, r2, #3
 80058b8:	4602      	mov	r2, r0
 80058ba:	460b      	mov	r3, r1
 80058bc:	eb12 0208 	adds.w	r2, r2, r8
 80058c0:	eb43 0309 	adc.w	r3, r3, r9
 80058c4:	f04f 0000 	mov.w	r0, #0
 80058c8:	f04f 0100 	mov.w	r1, #0
 80058cc:	0259      	lsls	r1, r3, #9
 80058ce:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80058d2:	0250      	lsls	r0, r2, #9
 80058d4:	4602      	mov	r2, r0
 80058d6:	460b      	mov	r3, r1
 80058d8:	4610      	mov	r0, r2
 80058da:	4619      	mov	r1, r3
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	461a      	mov	r2, r3
 80058e0:	f04f 0300 	mov.w	r3, #0
 80058e4:	f7fb f9d0 	bl	8000c88 <__aeabi_uldivmod>
 80058e8:	4602      	mov	r2, r0
 80058ea:	460b      	mov	r3, r1
 80058ec:	4613      	mov	r3, r2
 80058ee:	60fb      	str	r3, [r7, #12]
 80058f0:	e04a      	b.n	8005988 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058f2:	4b31      	ldr	r3, [pc, #196]	; (80059b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	099b      	lsrs	r3, r3, #6
 80058f8:	461a      	mov	r2, r3
 80058fa:	f04f 0300 	mov.w	r3, #0
 80058fe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005902:	f04f 0100 	mov.w	r1, #0
 8005906:	ea02 0400 	and.w	r4, r2, r0
 800590a:	ea03 0501 	and.w	r5, r3, r1
 800590e:	4620      	mov	r0, r4
 8005910:	4629      	mov	r1, r5
 8005912:	f04f 0200 	mov.w	r2, #0
 8005916:	f04f 0300 	mov.w	r3, #0
 800591a:	014b      	lsls	r3, r1, #5
 800591c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005920:	0142      	lsls	r2, r0, #5
 8005922:	4610      	mov	r0, r2
 8005924:	4619      	mov	r1, r3
 8005926:	1b00      	subs	r0, r0, r4
 8005928:	eb61 0105 	sbc.w	r1, r1, r5
 800592c:	f04f 0200 	mov.w	r2, #0
 8005930:	f04f 0300 	mov.w	r3, #0
 8005934:	018b      	lsls	r3, r1, #6
 8005936:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800593a:	0182      	lsls	r2, r0, #6
 800593c:	1a12      	subs	r2, r2, r0
 800593e:	eb63 0301 	sbc.w	r3, r3, r1
 8005942:	f04f 0000 	mov.w	r0, #0
 8005946:	f04f 0100 	mov.w	r1, #0
 800594a:	00d9      	lsls	r1, r3, #3
 800594c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005950:	00d0      	lsls	r0, r2, #3
 8005952:	4602      	mov	r2, r0
 8005954:	460b      	mov	r3, r1
 8005956:	1912      	adds	r2, r2, r4
 8005958:	eb45 0303 	adc.w	r3, r5, r3
 800595c:	f04f 0000 	mov.w	r0, #0
 8005960:	f04f 0100 	mov.w	r1, #0
 8005964:	0299      	lsls	r1, r3, #10
 8005966:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800596a:	0290      	lsls	r0, r2, #10
 800596c:	4602      	mov	r2, r0
 800596e:	460b      	mov	r3, r1
 8005970:	4610      	mov	r0, r2
 8005972:	4619      	mov	r1, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	461a      	mov	r2, r3
 8005978:	f04f 0300 	mov.w	r3, #0
 800597c:	f7fb f984 	bl	8000c88 <__aeabi_uldivmod>
 8005980:	4602      	mov	r2, r0
 8005982:	460b      	mov	r3, r1
 8005984:	4613      	mov	r3, r2
 8005986:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005988:	4b0b      	ldr	r3, [pc, #44]	; (80059b8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	0c1b      	lsrs	r3, r3, #16
 800598e:	f003 0303 	and.w	r3, r3, #3
 8005992:	3301      	adds	r3, #1
 8005994:	005b      	lsls	r3, r3, #1
 8005996:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005998:	68fa      	ldr	r2, [r7, #12]
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	fbb2 f3f3 	udiv	r3, r2, r3
 80059a0:	60bb      	str	r3, [r7, #8]
      break;
 80059a2:	e002      	b.n	80059aa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80059a4:	4b05      	ldr	r3, [pc, #20]	; (80059bc <HAL_RCC_GetSysClockFreq+0x1bc>)
 80059a6:	60bb      	str	r3, [r7, #8]
      break;
 80059a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059aa:	68bb      	ldr	r3, [r7, #8]
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3710      	adds	r7, #16
 80059b0:	46bd      	mov	sp, r7
 80059b2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80059b6:	bf00      	nop
 80059b8:	40023800 	.word	0x40023800
 80059bc:	00f42400 	.word	0x00f42400
 80059c0:	007a1200 	.word	0x007a1200

080059c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80059c4:	b480      	push	{r7}
 80059c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059c8:	4b03      	ldr	r3, [pc, #12]	; (80059d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80059ca:	681b      	ldr	r3, [r3, #0]
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop
 80059d8:	20000008 	.word	0x20000008

080059dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80059e0:	f7ff fff0 	bl	80059c4 <HAL_RCC_GetHCLKFreq>
 80059e4:	4602      	mov	r2, r0
 80059e6:	4b05      	ldr	r3, [pc, #20]	; (80059fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	0a9b      	lsrs	r3, r3, #10
 80059ec:	f003 0307 	and.w	r3, r3, #7
 80059f0:	4903      	ldr	r1, [pc, #12]	; (8005a00 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059f2:	5ccb      	ldrb	r3, [r1, r3]
 80059f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	bd80      	pop	{r7, pc}
 80059fc:	40023800 	.word	0x40023800
 8005a00:	0800cb8c 	.word	0x0800cb8c

08005a04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005a08:	f7ff ffdc 	bl	80059c4 <HAL_RCC_GetHCLKFreq>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	4b05      	ldr	r3, [pc, #20]	; (8005a24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	0b5b      	lsrs	r3, r3, #13
 8005a14:	f003 0307 	and.w	r3, r3, #7
 8005a18:	4903      	ldr	r1, [pc, #12]	; (8005a28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a1a:	5ccb      	ldrb	r3, [r1, r3]
 8005a1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	bd80      	pop	{r7, pc}
 8005a24:	40023800 	.word	0x40023800
 8005a28:	0800cb8c 	.word	0x0800cb8c

08005a2c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b086      	sub	sp, #24
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005a34:	2300      	movs	r3, #0
 8005a36:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f003 0301 	and.w	r3, r3, #1
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d105      	bne.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d035      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005a54:	4b62      	ldr	r3, [pc, #392]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005a56:	2200      	movs	r2, #0
 8005a58:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a5a:	f7fd fc89 	bl	8003370 <HAL_GetTick>
 8005a5e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a60:	e008      	b.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005a62:	f7fd fc85 	bl	8003370 <HAL_GetTick>
 8005a66:	4602      	mov	r2, r0
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	2b02      	cmp	r3, #2
 8005a6e:	d901      	bls.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e0b0      	b.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a74:	4b5b      	ldr	r3, [pc, #364]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d1f0      	bne.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	019a      	lsls	r2, r3, #6
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	071b      	lsls	r3, r3, #28
 8005a8c:	4955      	ldr	r1, [pc, #340]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005a94:	4b52      	ldr	r3, [pc, #328]	; (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005a96:	2201      	movs	r2, #1
 8005a98:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a9a:	f7fd fc69 	bl	8003370 <HAL_GetTick>
 8005a9e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005aa0:	e008      	b.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005aa2:	f7fd fc65 	bl	8003370 <HAL_GetTick>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	1ad3      	subs	r3, r2, r3
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	d901      	bls.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ab0:	2303      	movs	r3, #3
 8005ab2:	e090      	b.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ab4:	4b4b      	ldr	r3, [pc, #300]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d0f0      	beq.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 0302 	and.w	r3, r3, #2
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	f000 8083 	beq.w	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005ace:	2300      	movs	r3, #0
 8005ad0:	60fb      	str	r3, [r7, #12]
 8005ad2:	4b44      	ldr	r3, [pc, #272]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad6:	4a43      	ldr	r2, [pc, #268]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005adc:	6413      	str	r3, [r2, #64]	; 0x40
 8005ade:	4b41      	ldr	r3, [pc, #260]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ae6:	60fb      	str	r3, [r7, #12]
 8005ae8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005aea:	4b3f      	ldr	r3, [pc, #252]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a3e      	ldr	r2, [pc, #248]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005af0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005af4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005af6:	f7fd fc3b 	bl	8003370 <HAL_GetTick>
 8005afa:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005afc:	e008      	b.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005afe:	f7fd fc37 	bl	8003370 <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	2b02      	cmp	r3, #2
 8005b0a:	d901      	bls.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	e062      	b.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005b10:	4b35      	ldr	r3, [pc, #212]	; (8005be8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d0f0      	beq.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005b1c:	4b31      	ldr	r3, [pc, #196]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b24:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d02f      	beq.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b34:	693a      	ldr	r2, [r7, #16]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d028      	beq.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005b3a:	4b2a      	ldr	r3, [pc, #168]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b42:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005b44:	4b29      	ldr	r3, [pc, #164]	; (8005bec <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005b46:	2201      	movs	r2, #1
 8005b48:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005b4a:	4b28      	ldr	r3, [pc, #160]	; (8005bec <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005b50:	4a24      	ldr	r2, [pc, #144]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005b56:	4b23      	ldr	r3, [pc, #140]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b5a:	f003 0301 	and.w	r3, r3, #1
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d114      	bne.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005b62:	f7fd fc05 	bl	8003370 <HAL_GetTick>
 8005b66:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b68:	e00a      	b.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b6a:	f7fd fc01 	bl	8003370 <HAL_GetTick>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d901      	bls.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005b7c:	2303      	movs	r3, #3
 8005b7e:	e02a      	b.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b80:	4b18      	ldr	r3, [pc, #96]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b84:	f003 0302 	and.w	r3, r3, #2
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d0ee      	beq.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b94:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b98:	d10d      	bne.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005b9a:	4b12      	ldr	r3, [pc, #72]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005baa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bae:	490d      	ldr	r1, [pc, #52]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	608b      	str	r3, [r1, #8]
 8005bb4:	e005      	b.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005bb6:	4b0b      	ldr	r3, [pc, #44]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	4a0a      	ldr	r2, [pc, #40]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bbc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005bc0:	6093      	str	r3, [r2, #8]
 8005bc2:	4b08      	ldr	r3, [pc, #32]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bc4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	68db      	ldr	r3, [r3, #12]
 8005bca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bce:	4905      	ldr	r1, [pc, #20]	; (8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3718      	adds	r7, #24
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	42470068 	.word	0x42470068
 8005be4:	40023800 	.word	0x40023800
 8005be8:	40007000 	.word	0x40007000
 8005bec:	42470e40 	.word	0x42470e40

08005bf0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b082      	sub	sp, #8
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d101      	bne.n	8005c02 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e083      	b.n	8005d0a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	7f5b      	ldrb	r3, [r3, #29]
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d105      	bne.n	8005c18 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f7fd f89e 	bl	8002d54 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2202      	movs	r2, #2
 8005c1c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	22ca      	movs	r2, #202	; 0xca
 8005c24:	625a      	str	r2, [r3, #36]	; 0x24
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2253      	movs	r2, #83	; 0x53
 8005c2c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 faa8 	bl	8006184 <RTC_EnterInitMode>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d008      	beq.n	8005c4c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	22ff      	movs	r2, #255	; 0xff
 8005c40:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2204      	movs	r2, #4
 8005c46:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e05e      	b.n	8005d0a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	6812      	ldr	r2, [r2, #0]
 8005c56:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005c5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c5e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	6899      	ldr	r1, [r3, #8]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	685a      	ldr	r2, [r3, #4]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	691b      	ldr	r3, [r3, #16]
 8005c6e:	431a      	orrs	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	695b      	ldr	r3, [r3, #20]
 8005c74:	431a      	orrs	r2, r3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	430a      	orrs	r2, r1
 8005c7c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	68d2      	ldr	r2, [r2, #12]
 8005c86:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	6919      	ldr	r1, [r3, #16]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	041a      	lsls	r2, r3, #16
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	430a      	orrs	r2, r1
 8005c9a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68da      	ldr	r2, [r3, #12]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005caa:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	f003 0320 	and.w	r3, r3, #32
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d10e      	bne.n	8005cd8 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 fa3a 	bl	8006134 <HAL_RTC_WaitForSynchro>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d008      	beq.n	8005cd8 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	22ff      	movs	r2, #255	; 0xff
 8005ccc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2204      	movs	r2, #4
 8005cd2:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e018      	b.n	8005d0a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005ce6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	699a      	ldr	r2, [r3, #24]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	22ff      	movs	r2, #255	; 0xff
 8005d00:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2201      	movs	r2, #1
 8005d06:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005d08:	2300      	movs	r3, #0
  }
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3708      	adds	r7, #8
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}

08005d12 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005d12:	b590      	push	{r4, r7, lr}
 8005d14:	b087      	sub	sp, #28
 8005d16:	af00      	add	r7, sp, #0
 8005d18:	60f8      	str	r0, [r7, #12]
 8005d1a:	60b9      	str	r1, [r7, #8]
 8005d1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	7f1b      	ldrb	r3, [r3, #28]
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d101      	bne.n	8005d2e <HAL_RTC_SetTime+0x1c>
 8005d2a:	2302      	movs	r3, #2
 8005d2c:	e0aa      	b.n	8005e84 <HAL_RTC_SetTime+0x172>
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2201      	movs	r2, #1
 8005d32:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2202      	movs	r2, #2
 8005d38:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d126      	bne.n	8005d8e <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d102      	bne.n	8005d54 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	2200      	movs	r2, #0
 8005d52:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	4618      	mov	r0, r3
 8005d5a:	f000 fa3f 	bl	80061dc <RTC_ByteToBcd2>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	785b      	ldrb	r3, [r3, #1]
 8005d66:	4618      	mov	r0, r3
 8005d68:	f000 fa38 	bl	80061dc <RTC_ByteToBcd2>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005d70:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	789b      	ldrb	r3, [r3, #2]
 8005d76:	4618      	mov	r0, r3
 8005d78:	f000 fa30 	bl	80061dc <RTC_ByteToBcd2>
 8005d7c:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005d7e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	78db      	ldrb	r3, [r3, #3]
 8005d86:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	617b      	str	r3, [r7, #20]
 8005d8c:	e018      	b.n	8005dc0 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d102      	bne.n	8005da2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	781b      	ldrb	r3, [r3, #0]
 8005da6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	785b      	ldrb	r3, [r3, #1]
 8005dac:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005dae:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005db0:	68ba      	ldr	r2, [r7, #8]
 8005db2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005db4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	78db      	ldrb	r3, [r3, #3]
 8005dba:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	22ca      	movs	r2, #202	; 0xca
 8005dc6:	625a      	str	r2, [r3, #36]	; 0x24
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	2253      	movs	r2, #83	; 0x53
 8005dce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005dd0:	68f8      	ldr	r0, [r7, #12]
 8005dd2:	f000 f9d7 	bl	8006184 <RTC_EnterInitMode>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d00b      	beq.n	8005df4 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	22ff      	movs	r2, #255	; 0xff
 8005de2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2204      	movs	r2, #4
 8005de8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e047      	b.n	8005e84 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005dfe:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005e02:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	689a      	ldr	r2, [r3, #8]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005e12:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	6899      	ldr	r1, [r3, #8]
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	68da      	ldr	r2, [r3, #12]
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	431a      	orrs	r2, r3
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	430a      	orrs	r2, r1
 8005e2a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68da      	ldr	r2, [r3, #12]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e3a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f003 0320 	and.w	r3, r3, #32
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d111      	bne.n	8005e6e <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005e4a:	68f8      	ldr	r0, [r7, #12]
 8005e4c:	f000 f972 	bl	8006134 <HAL_RTC_WaitForSynchro>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d00b      	beq.n	8005e6e <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	22ff      	movs	r2, #255	; 0xff
 8005e5c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2204      	movs	r2, #4
 8005e62:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2200      	movs	r2, #0
 8005e68:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e00a      	b.n	8005e84 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	22ff      	movs	r2, #255	; 0xff
 8005e74:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8005e82:	2300      	movs	r3, #0
  }
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	371c      	adds	r7, #28
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd90      	pop	{r4, r7, pc}

08005e8c <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b086      	sub	sp, #24
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	691b      	ldr	r3, [r3, #16]
 8005eac:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005ebe:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005ec2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	0c1b      	lsrs	r3, r3, #16
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ece:	b2da      	uxtb	r2, r3
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	0a1b      	lsrs	r3, r3, #8
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ede:	b2da      	uxtb	r2, r3
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005eec:	b2da      	uxtb	r2, r3
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	0c1b      	lsrs	r3, r3, #16
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005efc:	b2da      	uxtb	r2, r3
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d11a      	bne.n	8005f3e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f000 f983 	bl	8006218 <RTC_Bcd2ToByte>
 8005f12:	4603      	mov	r3, r0
 8005f14:	461a      	mov	r2, r3
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	785b      	ldrb	r3, [r3, #1]
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f000 f97a 	bl	8006218 <RTC_Bcd2ToByte>
 8005f24:	4603      	mov	r3, r0
 8005f26:	461a      	mov	r2, r3
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	789b      	ldrb	r3, [r3, #2]
 8005f30:	4618      	mov	r0, r3
 8005f32:	f000 f971 	bl	8006218 <RTC_Bcd2ToByte>
 8005f36:	4603      	mov	r3, r0
 8005f38:	461a      	mov	r2, r3
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005f3e:	2300      	movs	r3, #0
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3718      	adds	r7, #24
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005f48:	b590      	push	{r4, r7, lr}
 8005f4a:	b087      	sub	sp, #28
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	60b9      	str	r1, [r7, #8]
 8005f52:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005f54:	2300      	movs	r3, #0
 8005f56:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	7f1b      	ldrb	r3, [r3, #28]
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d101      	bne.n	8005f64 <HAL_RTC_SetDate+0x1c>
 8005f60:	2302      	movs	r3, #2
 8005f62:	e094      	b.n	800608e <HAL_RTC_SetDate+0x146>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2201      	movs	r2, #1
 8005f68:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2202      	movs	r2, #2
 8005f6e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d10e      	bne.n	8005f94 <HAL_RTC_SetDate+0x4c>
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	785b      	ldrb	r3, [r3, #1]
 8005f7a:	f003 0310 	and.w	r3, r3, #16
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d008      	beq.n	8005f94 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	785b      	ldrb	r3, [r3, #1]
 8005f86:	f023 0310 	bic.w	r3, r3, #16
 8005f8a:	b2db      	uxtb	r3, r3
 8005f8c:	330a      	adds	r3, #10
 8005f8e:	b2da      	uxtb	r2, r3
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d11c      	bne.n	8005fd4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	78db      	ldrb	r3, [r3, #3]
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f000 f91c 	bl	80061dc <RTC_ByteToBcd2>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	785b      	ldrb	r3, [r3, #1]
 8005fac:	4618      	mov	r0, r3
 8005fae:	f000 f915 	bl	80061dc <RTC_ByteToBcd2>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005fb6:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	789b      	ldrb	r3, [r3, #2]
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f000 f90d 	bl	80061dc <RTC_ByteToBcd2>
 8005fc2:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005fc4:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	781b      	ldrb	r3, [r3, #0]
 8005fcc:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	617b      	str	r3, [r7, #20]
 8005fd2:	e00e      	b.n	8005ff2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	78db      	ldrb	r3, [r3, #3]
 8005fd8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	785b      	ldrb	r3, [r3, #1]
 8005fde:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005fe0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005fe6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	781b      	ldrb	r3, [r3, #0]
 8005fec:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	22ca      	movs	r2, #202	; 0xca
 8005ff8:	625a      	str	r2, [r3, #36]	; 0x24
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2253      	movs	r2, #83	; 0x53
 8006000:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006002:	68f8      	ldr	r0, [r7, #12]
 8006004:	f000 f8be 	bl	8006184 <RTC_EnterInitMode>
 8006008:	4603      	mov	r3, r0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00b      	beq.n	8006026 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	22ff      	movs	r2, #255	; 0xff
 8006014:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2204      	movs	r2, #4
 800601a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e033      	b.n	800608e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006030:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006034:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	68da      	ldr	r2, [r3, #12]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006044:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	f003 0320 	and.w	r3, r3, #32
 8006050:	2b00      	cmp	r3, #0
 8006052:	d111      	bne.n	8006078 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006054:	68f8      	ldr	r0, [r7, #12]
 8006056:	f000 f86d 	bl	8006134 <HAL_RTC_WaitForSynchro>
 800605a:	4603      	mov	r3, r0
 800605c:	2b00      	cmp	r3, #0
 800605e:	d00b      	beq.n	8006078 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	22ff      	movs	r2, #255	; 0xff
 8006066:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2204      	movs	r2, #4
 800606c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2200      	movs	r2, #0
 8006072:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e00a      	b.n	800608e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	22ff      	movs	r2, #255	; 0xff
 800607e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2201      	movs	r2, #1
 8006084:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2200      	movs	r2, #0
 800608a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800608c:	2300      	movs	r3, #0
  }
}
 800608e:	4618      	mov	r0, r3
 8006090:	371c      	adds	r7, #28
 8006092:	46bd      	mov	sp, r7
 8006094:	bd90      	pop	{r4, r7, pc}

08006096 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006096:	b580      	push	{r7, lr}
 8006098:	b086      	sub	sp, #24
 800609a:	af00      	add	r7, sp, #0
 800609c:	60f8      	str	r0, [r7, #12]
 800609e:	60b9      	str	r1, [r7, #8]
 80060a0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80060a2:	2300      	movs	r3, #0
 80060a4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80060b0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80060b4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	0c1b      	lsrs	r3, r3, #16
 80060ba:	b2da      	uxtb	r2, r3
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	0a1b      	lsrs	r3, r3, #8
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	f003 031f 	and.w	r3, r3, #31
 80060ca:	b2da      	uxtb	r2, r3
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80060d8:	b2da      	uxtb	r2, r3
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	0b5b      	lsrs	r3, r3, #13
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	f003 0307 	and.w	r3, r3, #7
 80060e8:	b2da      	uxtb	r2, r3
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d11a      	bne.n	800612a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	78db      	ldrb	r3, [r3, #3]
 80060f8:	4618      	mov	r0, r3
 80060fa:	f000 f88d 	bl	8006218 <RTC_Bcd2ToByte>
 80060fe:	4603      	mov	r3, r0
 8006100:	461a      	mov	r2, r3
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	785b      	ldrb	r3, [r3, #1]
 800610a:	4618      	mov	r0, r3
 800610c:	f000 f884 	bl	8006218 <RTC_Bcd2ToByte>
 8006110:	4603      	mov	r3, r0
 8006112:	461a      	mov	r2, r3
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	789b      	ldrb	r3, [r3, #2]
 800611c:	4618      	mov	r0, r3
 800611e:	f000 f87b 	bl	8006218 <RTC_Bcd2ToByte>
 8006122:	4603      	mov	r3, r0
 8006124:	461a      	mov	r2, r3
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3718      	adds	r7, #24
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800613c:	2300      	movs	r3, #0
 800613e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	68da      	ldr	r2, [r3, #12]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800614e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006150:	f7fd f90e 	bl	8003370 <HAL_GetTick>
 8006154:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006156:	e009      	b.n	800616c <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006158:	f7fd f90a 	bl	8003370 <HAL_GetTick>
 800615c:	4602      	mov	r2, r0
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	1ad3      	subs	r3, r2, r3
 8006162:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006166:	d901      	bls.n	800616c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006168:	2303      	movs	r3, #3
 800616a:	e007      	b.n	800617c <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	f003 0320 	and.w	r3, r3, #32
 8006176:	2b00      	cmp	r3, #0
 8006178:	d0ee      	beq.n	8006158 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3710      	adds	r7, #16
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800618c:	2300      	movs	r3, #0
 800618e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800619a:	2b00      	cmp	r3, #0
 800619c:	d119      	bne.n	80061d2 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f04f 32ff 	mov.w	r2, #4294967295
 80061a6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80061a8:	f7fd f8e2 	bl	8003370 <HAL_GetTick>
 80061ac:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80061ae:	e009      	b.n	80061c4 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80061b0:	f7fd f8de 	bl	8003370 <HAL_GetTick>
 80061b4:	4602      	mov	r2, r0
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80061be:	d901      	bls.n	80061c4 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80061c0:	2303      	movs	r3, #3
 80061c2:	e007      	b.n	80061d4 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68db      	ldr	r3, [r3, #12]
 80061ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d0ee      	beq.n	80061b0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80061d2:	2300      	movs	r3, #0
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3710      	adds	r7, #16
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}

080061dc <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80061dc:	b480      	push	{r7}
 80061de:	b085      	sub	sp, #20
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	4603      	mov	r3, r0
 80061e4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80061e6:	2300      	movs	r3, #0
 80061e8:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80061ea:	e005      	b.n	80061f8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	3301      	adds	r3, #1
 80061f0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80061f2:	79fb      	ldrb	r3, [r7, #7]
 80061f4:	3b0a      	subs	r3, #10
 80061f6:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80061f8:	79fb      	ldrb	r3, [r7, #7]
 80061fa:	2b09      	cmp	r3, #9
 80061fc:	d8f6      	bhi.n	80061ec <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	b2db      	uxtb	r3, r3
 8006202:	011b      	lsls	r3, r3, #4
 8006204:	b2da      	uxtb	r2, r3
 8006206:	79fb      	ldrb	r3, [r7, #7]
 8006208:	4313      	orrs	r3, r2
 800620a:	b2db      	uxtb	r3, r3
}
 800620c:	4618      	mov	r0, r3
 800620e:	3714      	adds	r7, #20
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006218:	b480      	push	{r7}
 800621a:	b085      	sub	sp, #20
 800621c:	af00      	add	r7, sp, #0
 800621e:	4603      	mov	r3, r0
 8006220:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8006222:	2300      	movs	r3, #0
 8006224:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8006226:	79fb      	ldrb	r3, [r7, #7]
 8006228:	091b      	lsrs	r3, r3, #4
 800622a:	b2db      	uxtb	r3, r3
 800622c:	461a      	mov	r2, r3
 800622e:	4613      	mov	r3, r2
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	4413      	add	r3, r2
 8006234:	005b      	lsls	r3, r3, #1
 8006236:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8006238:	79fb      	ldrb	r3, [r7, #7]
 800623a:	f003 030f 	and.w	r3, r3, #15
 800623e:	b2da      	uxtb	r2, r3
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	b2db      	uxtb	r3, r3
 8006244:	4413      	add	r3, r2
 8006246:	b2db      	uxtb	r3, r3
}
 8006248:	4618      	mov	r0, r3
 800624a:	3714      	adds	r7, #20
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8006254:	b480      	push	{r7}
 8006256:	b087      	sub	sp, #28
 8006258:	af00      	add	r7, sp, #0
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8006260:	2300      	movs	r3, #0
 8006262:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	3350      	adds	r3, #80	; 0x50
 800626a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	009b      	lsls	r3, r3, #2
 8006270:	697a      	ldr	r2, [r7, #20]
 8006272:	4413      	add	r3, r2
 8006274:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	687a      	ldr	r2, [r7, #4]
 800627a:	601a      	str	r2, [r3, #0]
}
 800627c:	bf00      	nop
 800627e:	371c      	adds	r7, #28
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr

08006288 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8006288:	b480      	push	{r7}
 800628a:	b085      	sub	sp, #20
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8006292:	2300      	movs	r3, #0
 8006294:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	3350      	adds	r3, #80	; 0x50
 800629c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	4413      	add	r3, r2
 80062a6:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3714      	adds	r7, #20
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr

080062b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b082      	sub	sp, #8
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e07b      	b.n	80063c2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d108      	bne.n	80062e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062da:	d009      	beq.n	80062f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	61da      	str	r2, [r3, #28]
 80062e2:	e005      	b.n	80062f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d106      	bne.n	8006310 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f7fc fd38 	bl	8002d80 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2202      	movs	r2, #2
 8006314:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006326:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006338:	431a      	orrs	r2, r3
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006342:	431a      	orrs	r2, r3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	f003 0302 	and.w	r3, r3, #2
 800634c:	431a      	orrs	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	695b      	ldr	r3, [r3, #20]
 8006352:	f003 0301 	and.w	r3, r3, #1
 8006356:	431a      	orrs	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	699b      	ldr	r3, [r3, #24]
 800635c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006360:	431a      	orrs	r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	69db      	ldr	r3, [r3, #28]
 8006366:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800636a:	431a      	orrs	r2, r3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6a1b      	ldr	r3, [r3, #32]
 8006370:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006374:	ea42 0103 	orr.w	r1, r2, r3
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800637c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	430a      	orrs	r2, r1
 8006386:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	699b      	ldr	r3, [r3, #24]
 800638c:	0c1b      	lsrs	r3, r3, #16
 800638e:	f003 0104 	and.w	r1, r3, #4
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006396:	f003 0210 	and.w	r2, r3, #16
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	430a      	orrs	r2, r1
 80063a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	69da      	ldr	r2, [r3, #28]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80063b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2200      	movs	r2, #0
 80063b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80063c0:	2300      	movs	r3, #0
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3708      	adds	r7, #8
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}

080063ca <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063ca:	b580      	push	{r7, lr}
 80063cc:	b088      	sub	sp, #32
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	60f8      	str	r0, [r7, #12]
 80063d2:	60b9      	str	r1, [r7, #8]
 80063d4:	603b      	str	r3, [r7, #0]
 80063d6:	4613      	mov	r3, r2
 80063d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80063da:	2300      	movs	r3, #0
 80063dc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d101      	bne.n	80063ec <HAL_SPI_Transmit+0x22>
 80063e8:	2302      	movs	r3, #2
 80063ea:	e126      	b.n	800663a <HAL_SPI_Transmit+0x270>
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063f4:	f7fc ffbc 	bl	8003370 <HAL_GetTick>
 80063f8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80063fa:	88fb      	ldrh	r3, [r7, #6]
 80063fc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006404:	b2db      	uxtb	r3, r3
 8006406:	2b01      	cmp	r3, #1
 8006408:	d002      	beq.n	8006410 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800640a:	2302      	movs	r3, #2
 800640c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800640e:	e10b      	b.n	8006628 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d002      	beq.n	800641c <HAL_SPI_Transmit+0x52>
 8006416:	88fb      	ldrh	r3, [r7, #6]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d102      	bne.n	8006422 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006420:	e102      	b.n	8006628 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2203      	movs	r2, #3
 8006426:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2200      	movs	r2, #0
 800642e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	68ba      	ldr	r2, [r7, #8]
 8006434:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	88fa      	ldrh	r2, [r7, #6]
 800643a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	88fa      	ldrh	r2, [r7, #6]
 8006440:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2200      	movs	r2, #0
 8006446:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2200      	movs	r2, #0
 800644c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2200      	movs	r2, #0
 8006458:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006468:	d10f      	bne.n	800648a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006478:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006488:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006494:	2b40      	cmp	r3, #64	; 0x40
 8006496:	d007      	beq.n	80064a8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064b0:	d14b      	bne.n	800654a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d002      	beq.n	80064c0 <HAL_SPI_Transmit+0xf6>
 80064ba:	8afb      	ldrh	r3, [r7, #22]
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d13e      	bne.n	800653e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c4:	881a      	ldrh	r2, [r3, #0]
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064d0:	1c9a      	adds	r2, r3, #2
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064da:	b29b      	uxth	r3, r3
 80064dc:	3b01      	subs	r3, #1
 80064de:	b29a      	uxth	r2, r3
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80064e4:	e02b      	b.n	800653e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f003 0302 	and.w	r3, r3, #2
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d112      	bne.n	800651a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064f8:	881a      	ldrh	r2, [r3, #0]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006504:	1c9a      	adds	r2, r3, #2
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800650e:	b29b      	uxth	r3, r3
 8006510:	3b01      	subs	r3, #1
 8006512:	b29a      	uxth	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	86da      	strh	r2, [r3, #54]	; 0x36
 8006518:	e011      	b.n	800653e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800651a:	f7fc ff29 	bl	8003370 <HAL_GetTick>
 800651e:	4602      	mov	r2, r0
 8006520:	69bb      	ldr	r3, [r7, #24]
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	683a      	ldr	r2, [r7, #0]
 8006526:	429a      	cmp	r2, r3
 8006528:	d803      	bhi.n	8006532 <HAL_SPI_Transmit+0x168>
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006530:	d102      	bne.n	8006538 <HAL_SPI_Transmit+0x16e>
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d102      	bne.n	800653e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006538:	2303      	movs	r3, #3
 800653a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800653c:	e074      	b.n	8006628 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006542:	b29b      	uxth	r3, r3
 8006544:	2b00      	cmp	r3, #0
 8006546:	d1ce      	bne.n	80064e6 <HAL_SPI_Transmit+0x11c>
 8006548:	e04c      	b.n	80065e4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d002      	beq.n	8006558 <HAL_SPI_Transmit+0x18e>
 8006552:	8afb      	ldrh	r3, [r7, #22]
 8006554:	2b01      	cmp	r3, #1
 8006556:	d140      	bne.n	80065da <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	330c      	adds	r3, #12
 8006562:	7812      	ldrb	r2, [r2, #0]
 8006564:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800656a:	1c5a      	adds	r2, r3, #1
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006574:	b29b      	uxth	r3, r3
 8006576:	3b01      	subs	r3, #1
 8006578:	b29a      	uxth	r2, r3
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800657e:	e02c      	b.n	80065da <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	689b      	ldr	r3, [r3, #8]
 8006586:	f003 0302 	and.w	r3, r3, #2
 800658a:	2b02      	cmp	r3, #2
 800658c:	d113      	bne.n	80065b6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	330c      	adds	r3, #12
 8006598:	7812      	ldrb	r2, [r2, #0]
 800659a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065a0:	1c5a      	adds	r2, r3, #1
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	3b01      	subs	r3, #1
 80065ae:	b29a      	uxth	r2, r3
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	86da      	strh	r2, [r3, #54]	; 0x36
 80065b4:	e011      	b.n	80065da <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065b6:	f7fc fedb 	bl	8003370 <HAL_GetTick>
 80065ba:	4602      	mov	r2, r0
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	1ad3      	subs	r3, r2, r3
 80065c0:	683a      	ldr	r2, [r7, #0]
 80065c2:	429a      	cmp	r2, r3
 80065c4:	d803      	bhi.n	80065ce <HAL_SPI_Transmit+0x204>
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065cc:	d102      	bne.n	80065d4 <HAL_SPI_Transmit+0x20a>
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d102      	bne.n	80065da <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80065d8:	e026      	b.n	8006628 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065de:	b29b      	uxth	r3, r3
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1cd      	bne.n	8006580 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80065e4:	69ba      	ldr	r2, [r7, #24]
 80065e6:	6839      	ldr	r1, [r7, #0]
 80065e8:	68f8      	ldr	r0, [r7, #12]
 80065ea:	f000 f9ff 	bl	80069ec <SPI_EndRxTxTransaction>
 80065ee:	4603      	mov	r3, r0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d002      	beq.n	80065fa <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2220      	movs	r2, #32
 80065f8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d10a      	bne.n	8006618 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006602:	2300      	movs	r3, #0
 8006604:	613b      	str	r3, [r7, #16]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	613b      	str	r3, [r7, #16]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	613b      	str	r3, [r7, #16]
 8006616:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800661c:	2b00      	cmp	r3, #0
 800661e:	d002      	beq.n	8006626 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006620:	2301      	movs	r3, #1
 8006622:	77fb      	strb	r3, [r7, #31]
 8006624:	e000      	b.n	8006628 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006626:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2201      	movs	r2, #1
 800662c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2200      	movs	r2, #0
 8006634:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006638:	7ffb      	ldrb	r3, [r7, #31]
}
 800663a:	4618      	mov	r0, r3
 800663c:	3720      	adds	r7, #32
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
	...

08006644 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b086      	sub	sp, #24
 8006648:	af00      	add	r7, sp, #0
 800664a:	60f8      	str	r0, [r7, #12]
 800664c:	60b9      	str	r1, [r7, #8]
 800664e:	4613      	mov	r3, r2
 8006650:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006652:	2300      	movs	r3, #0
 8006654:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800665c:	2b01      	cmp	r3, #1
 800665e:	d101      	bne.n	8006664 <HAL_SPI_Transmit_DMA+0x20>
 8006660:	2302      	movs	r3, #2
 8006662:	e09b      	b.n	800679c <HAL_SPI_Transmit_DMA+0x158>
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2201      	movs	r2, #1
 8006668:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006672:	b2db      	uxtb	r3, r3
 8006674:	2b01      	cmp	r3, #1
 8006676:	d002      	beq.n	800667e <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8006678:	2302      	movs	r3, #2
 800667a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800667c:	e089      	b.n	8006792 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d002      	beq.n	800668a <HAL_SPI_Transmit_DMA+0x46>
 8006684:	88fb      	ldrh	r3, [r7, #6]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d102      	bne.n	8006690 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800668e:	e080      	b.n	8006792 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2203      	movs	r2, #3
 8006694:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2200      	movs	r2, #0
 800669c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	68ba      	ldr	r2, [r7, #8]
 80066a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	88fa      	ldrh	r2, [r7, #6]
 80066a8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	88fa      	ldrh	r2, [r7, #6]
 80066ae:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2200      	movs	r2, #0
 80066b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2200      	movs	r2, #0
 80066ba:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2200      	movs	r2, #0
 80066c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2200      	movs	r2, #0
 80066c6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2200      	movs	r2, #0
 80066cc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066d6:	d10f      	bne.n	80066f8 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066e6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80066f6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066fc:	4a29      	ldr	r2, [pc, #164]	; (80067a4 <HAL_SPI_Transmit_DMA+0x160>)
 80066fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006704:	4a28      	ldr	r2, [pc, #160]	; (80067a8 <HAL_SPI_Transmit_DMA+0x164>)
 8006706:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800670c:	4a27      	ldr	r2, [pc, #156]	; (80067ac <HAL_SPI_Transmit_DMA+0x168>)
 800670e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006714:	2200      	movs	r2, #0
 8006716:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006720:	4619      	mov	r1, r3
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	330c      	adds	r3, #12
 8006728:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800672e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006730:	f7fd f80e 	bl	8003750 <HAL_DMA_Start_IT>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00c      	beq.n	8006754 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800673e:	f043 0210 	orr.w	r2, r3, #16
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2201      	movs	r2, #1
 800674e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8006752:	e01e      	b.n	8006792 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800675e:	2b40      	cmp	r3, #64	; 0x40
 8006760:	d007      	beq.n	8006772 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006770:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	685a      	ldr	r2, [r3, #4]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f042 0220 	orr.w	r2, r2, #32
 8006780:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	685a      	ldr	r2, [r3, #4]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f042 0202 	orr.w	r2, r2, #2
 8006790:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800679a:	7dfb      	ldrb	r3, [r7, #23]
}
 800679c:	4618      	mov	r0, r3
 800679e:	3718      	adds	r7, #24
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}
 80067a4:	08006881 	.word	0x08006881
 80067a8:	080067d9 	.word	0x080067d9
 80067ac:	0800689d 	.word	0x0800689d

080067b0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b083      	sub	sp, #12
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80067b8:	bf00      	nop
 80067ba:	370c      	adds	r7, #12
 80067bc:	46bd      	mov	sp, r7
 80067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c2:	4770      	bx	lr

080067c4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b083      	sub	sp, #12
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80067cc:	bf00      	nop
 80067ce:	370c      	adds	r7, #12
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b086      	sub	sp, #24
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067e4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067e6:	f7fc fdc3 	bl	8003370 <HAL_GetTick>
 80067ea:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067fa:	d03b      	beq.n	8006874 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	685a      	ldr	r2, [r3, #4]
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f022 0220 	bic.w	r2, r2, #32
 800680a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	685a      	ldr	r2, [r3, #4]
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f022 0202 	bic.w	r2, r2, #2
 800681a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800681c:	693a      	ldr	r2, [r7, #16]
 800681e:	2164      	movs	r1, #100	; 0x64
 8006820:	6978      	ldr	r0, [r7, #20]
 8006822:	f000 f8e3 	bl	80069ec <SPI_EndRxTxTransaction>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d005      	beq.n	8006838 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006830:	f043 0220 	orr.w	r2, r3, #32
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d10a      	bne.n	8006856 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006840:	2300      	movs	r3, #0
 8006842:	60fb      	str	r3, [r7, #12]
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	60fb      	str	r3, [r7, #12]
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	60fb      	str	r3, [r7, #12]
 8006854:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	2200      	movs	r2, #0
 800685a:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006868:	2b00      	cmp	r3, #0
 800686a:	d003      	beq.n	8006874 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800686c:	6978      	ldr	r0, [r7, #20]
 800686e:	f7ff ffa9 	bl	80067c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006872:	e002      	b.n	800687a <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8006874:	6978      	ldr	r0, [r7, #20]
 8006876:	f7fa fbb9 	bl	8000fec <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800687a:	3718      	adds	r7, #24
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}

08006880 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b084      	sub	sp, #16
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800688c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800688e:	68f8      	ldr	r0, [r7, #12]
 8006890:	f7ff ff8e 	bl	80067b0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006894:	bf00      	nop
 8006896:	3710      	adds	r7, #16
 8006898:	46bd      	mov	sp, r7
 800689a:	bd80      	pop	{r7, pc}

0800689c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b084      	sub	sp, #16
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068a8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	685a      	ldr	r2, [r3, #4]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f022 0203 	bic.w	r2, r2, #3
 80068b8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068be:	f043 0210 	orr.w	r2, r3, #16
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2201      	movs	r2, #1
 80068ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80068ce:	68f8      	ldr	r0, [r7, #12]
 80068d0:	f7ff ff78 	bl	80067c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80068d4:	bf00      	nop
 80068d6:	3710      	adds	r7, #16
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}

080068dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b088      	sub	sp, #32
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	603b      	str	r3, [r7, #0]
 80068e8:	4613      	mov	r3, r2
 80068ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80068ec:	f7fc fd40 	bl	8003370 <HAL_GetTick>
 80068f0:	4602      	mov	r2, r0
 80068f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068f4:	1a9b      	subs	r3, r3, r2
 80068f6:	683a      	ldr	r2, [r7, #0]
 80068f8:	4413      	add	r3, r2
 80068fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80068fc:	f7fc fd38 	bl	8003370 <HAL_GetTick>
 8006900:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006902:	4b39      	ldr	r3, [pc, #228]	; (80069e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	015b      	lsls	r3, r3, #5
 8006908:	0d1b      	lsrs	r3, r3, #20
 800690a:	69fa      	ldr	r2, [r7, #28]
 800690c:	fb02 f303 	mul.w	r3, r2, r3
 8006910:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006912:	e054      	b.n	80069be <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800691a:	d050      	beq.n	80069be <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800691c:	f7fc fd28 	bl	8003370 <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	69fa      	ldr	r2, [r7, #28]
 8006928:	429a      	cmp	r2, r3
 800692a:	d902      	bls.n	8006932 <SPI_WaitFlagStateUntilTimeout+0x56>
 800692c:	69fb      	ldr	r3, [r7, #28]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d13d      	bne.n	80069ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	685a      	ldr	r2, [r3, #4]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006940:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800694a:	d111      	bne.n	8006970 <SPI_WaitFlagStateUntilTimeout+0x94>
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006954:	d004      	beq.n	8006960 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800695e:	d107      	bne.n	8006970 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800696e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006974:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006978:	d10f      	bne.n	800699a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006988:	601a      	str	r2, [r3, #0]
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006998:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2201      	movs	r2, #1
 800699e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80069aa:	2303      	movs	r3, #3
 80069ac:	e017      	b.n	80069de <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d101      	bne.n	80069b8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80069b4:	2300      	movs	r3, #0
 80069b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	3b01      	subs	r3, #1
 80069bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	689a      	ldr	r2, [r3, #8]
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	4013      	ands	r3, r2
 80069c8:	68ba      	ldr	r2, [r7, #8]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	bf0c      	ite	eq
 80069ce:	2301      	moveq	r3, #1
 80069d0:	2300      	movne	r3, #0
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	461a      	mov	r2, r3
 80069d6:	79fb      	ldrb	r3, [r7, #7]
 80069d8:	429a      	cmp	r2, r3
 80069da:	d19b      	bne.n	8006914 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80069dc:	2300      	movs	r3, #0
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3720      	adds	r7, #32
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}
 80069e6:	bf00      	nop
 80069e8:	20000008 	.word	0x20000008

080069ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b088      	sub	sp, #32
 80069f0:	af02      	add	r7, sp, #8
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	60b9      	str	r1, [r7, #8]
 80069f6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80069f8:	4b1b      	ldr	r3, [pc, #108]	; (8006a68 <SPI_EndRxTxTransaction+0x7c>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a1b      	ldr	r2, [pc, #108]	; (8006a6c <SPI_EndRxTxTransaction+0x80>)
 80069fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006a02:	0d5b      	lsrs	r3, r3, #21
 8006a04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006a08:	fb02 f303 	mul.w	r3, r2, r3
 8006a0c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a16:	d112      	bne.n	8006a3e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	9300      	str	r3, [sp, #0]
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	2180      	movs	r1, #128	; 0x80
 8006a22:	68f8      	ldr	r0, [r7, #12]
 8006a24:	f7ff ff5a 	bl	80068dc <SPI_WaitFlagStateUntilTimeout>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d016      	beq.n	8006a5c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a32:	f043 0220 	orr.w	r2, r3, #32
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e00f      	b.n	8006a5e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d00a      	beq.n	8006a5a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	3b01      	subs	r3, #1
 8006a48:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a54:	2b80      	cmp	r3, #128	; 0x80
 8006a56:	d0f2      	beq.n	8006a3e <SPI_EndRxTxTransaction+0x52>
 8006a58:	e000      	b.n	8006a5c <SPI_EndRxTxTransaction+0x70>
        break;
 8006a5a:	bf00      	nop
  }

  return HAL_OK;
 8006a5c:	2300      	movs	r3, #0
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3718      	adds	r7, #24
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	20000008 	.word	0x20000008
 8006a6c:	165e9f81 	.word	0x165e9f81

08006a70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b082      	sub	sp, #8
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d101      	bne.n	8006a82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	e03f      	b.n	8006b02 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d106      	bne.n	8006a9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f7fc f9ec 	bl	8002e74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2224      	movs	r2, #36	; 0x24
 8006aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68da      	ldr	r2, [r3, #12]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ab2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f001 f839 	bl	8007b2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	691a      	ldr	r2, [r3, #16]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ac8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	695a      	ldr	r2, [r3, #20]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006ad8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	68da      	ldr	r2, [r3, #12]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ae8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2200      	movs	r2, #0
 8006aee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2220      	movs	r2, #32
 8006af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2220      	movs	r2, #32
 8006afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3708      	adds	r7, #8
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}

08006b0a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b0a:	b580      	push	{r7, lr}
 8006b0c:	b08a      	sub	sp, #40	; 0x28
 8006b0e:	af02      	add	r7, sp, #8
 8006b10:	60f8      	str	r0, [r7, #12]
 8006b12:	60b9      	str	r1, [r7, #8]
 8006b14:	603b      	str	r3, [r7, #0]
 8006b16:	4613      	mov	r3, r2
 8006b18:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	2b20      	cmp	r3, #32
 8006b28:	d17c      	bne.n	8006c24 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d002      	beq.n	8006b36 <HAL_UART_Transmit+0x2c>
 8006b30:	88fb      	ldrh	r3, [r7, #6]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d101      	bne.n	8006b3a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	e075      	b.n	8006c26 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d101      	bne.n	8006b48 <HAL_UART_Transmit+0x3e>
 8006b44:	2302      	movs	r3, #2
 8006b46:	e06e      	b.n	8006c26 <HAL_UART_Transmit+0x11c>
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2200      	movs	r2, #0
 8006b54:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2221      	movs	r2, #33	; 0x21
 8006b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b5e:	f7fc fc07 	bl	8003370 <HAL_GetTick>
 8006b62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	88fa      	ldrh	r2, [r7, #6]
 8006b68:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	88fa      	ldrh	r2, [r7, #6]
 8006b6e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b78:	d108      	bne.n	8006b8c <HAL_UART_Transmit+0x82>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	691b      	ldr	r3, [r3, #16]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d104      	bne.n	8006b8c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006b82:	2300      	movs	r3, #0
 8006b84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	61bb      	str	r3, [r7, #24]
 8006b8a:	e003      	b.n	8006b94 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b90:	2300      	movs	r3, #0
 8006b92:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2200      	movs	r2, #0
 8006b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006b9c:	e02a      	b.n	8006bf4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	9300      	str	r3, [sp, #0]
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	2180      	movs	r1, #128	; 0x80
 8006ba8:	68f8      	ldr	r0, [r7, #12]
 8006baa:	f000 fcf5 	bl	8007598 <UART_WaitOnFlagUntilTimeout>
 8006bae:	4603      	mov	r3, r0
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d001      	beq.n	8006bb8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006bb4:	2303      	movs	r3, #3
 8006bb6:	e036      	b.n	8006c26 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d10b      	bne.n	8006bd6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006bbe:	69bb      	ldr	r3, [r7, #24]
 8006bc0:	881b      	ldrh	r3, [r3, #0]
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006bcc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	3302      	adds	r3, #2
 8006bd2:	61bb      	str	r3, [r7, #24]
 8006bd4:	e007      	b.n	8006be6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006bd6:	69fb      	ldr	r3, [r7, #28]
 8006bd8:	781a      	ldrb	r2, [r3, #0]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006be0:	69fb      	ldr	r3, [r7, #28]
 8006be2:	3301      	adds	r3, #1
 8006be4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	3b01      	subs	r3, #1
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1cf      	bne.n	8006b9e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	9300      	str	r3, [sp, #0]
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	2200      	movs	r2, #0
 8006c06:	2140      	movs	r1, #64	; 0x40
 8006c08:	68f8      	ldr	r0, [r7, #12]
 8006c0a:	f000 fcc5 	bl	8007598 <UART_WaitOnFlagUntilTimeout>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d001      	beq.n	8006c18 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006c14:	2303      	movs	r3, #3
 8006c16:	e006      	b.n	8006c26 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2220      	movs	r2, #32
 8006c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006c20:	2300      	movs	r3, #0
 8006c22:	e000      	b.n	8006c26 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006c24:	2302      	movs	r3, #2
  }
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3720      	adds	r7, #32
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}

08006c2e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c2e:	b580      	push	{r7, lr}
 8006c30:	b08a      	sub	sp, #40	; 0x28
 8006c32:	af02      	add	r7, sp, #8
 8006c34:	60f8      	str	r0, [r7, #12]
 8006c36:	60b9      	str	r1, [r7, #8]
 8006c38:	603b      	str	r3, [r7, #0]
 8006c3a:	4613      	mov	r3, r2
 8006c3c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c48:	b2db      	uxtb	r3, r3
 8006c4a:	2b20      	cmp	r3, #32
 8006c4c:	f040 808c 	bne.w	8006d68 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d002      	beq.n	8006c5c <HAL_UART_Receive+0x2e>
 8006c56:	88fb      	ldrh	r3, [r7, #6]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d101      	bne.n	8006c60 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	e084      	b.n	8006d6a <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d101      	bne.n	8006c6e <HAL_UART_Receive+0x40>
 8006c6a:	2302      	movs	r3, #2
 8006c6c:	e07d      	b.n	8006d6a <HAL_UART_Receive+0x13c>
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2201      	movs	r2, #1
 8006c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2222      	movs	r2, #34	; 0x22
 8006c80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2200      	movs	r2, #0
 8006c88:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c8a:	f7fc fb71 	bl	8003370 <HAL_GetTick>
 8006c8e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	88fa      	ldrh	r2, [r7, #6]
 8006c94:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	88fa      	ldrh	r2, [r7, #6]
 8006c9a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ca4:	d108      	bne.n	8006cb8 <HAL_UART_Receive+0x8a>
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	691b      	ldr	r3, [r3, #16]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d104      	bne.n	8006cb8 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	61bb      	str	r3, [r7, #24]
 8006cb6:	e003      	b.n	8006cc0 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006cc8:	e043      	b.n	8006d52 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	9300      	str	r3, [sp, #0]
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	2120      	movs	r1, #32
 8006cd4:	68f8      	ldr	r0, [r7, #12]
 8006cd6:	f000 fc5f 	bl	8007598 <UART_WaitOnFlagUntilTimeout>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d001      	beq.n	8006ce4 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8006ce0:	2303      	movs	r3, #3
 8006ce2:	e042      	b.n	8006d6a <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d10c      	bne.n	8006d04 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cf6:	b29a      	uxth	r2, r3
 8006cf8:	69bb      	ldr	r3, [r7, #24]
 8006cfa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006cfc:	69bb      	ldr	r3, [r7, #24]
 8006cfe:	3302      	adds	r3, #2
 8006d00:	61bb      	str	r3, [r7, #24]
 8006d02:	e01f      	b.n	8006d44 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d0c:	d007      	beq.n	8006d1e <HAL_UART_Receive+0xf0>
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	689b      	ldr	r3, [r3, #8]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d10a      	bne.n	8006d2c <HAL_UART_Receive+0xfe>
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	691b      	ldr	r3, [r3, #16]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d106      	bne.n	8006d2c <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	b2da      	uxtb	r2, r3
 8006d26:	69fb      	ldr	r3, [r7, #28]
 8006d28:	701a      	strb	r2, [r3, #0]
 8006d2a:	e008      	b.n	8006d3e <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d38:	b2da      	uxtb	r2, r3
 8006d3a:	69fb      	ldr	r3, [r7, #28]
 8006d3c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	3301      	adds	r3, #1
 8006d42:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	b29a      	uxth	r2, r3
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d1b6      	bne.n	8006cca <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2220      	movs	r2, #32
 8006d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8006d64:	2300      	movs	r3, #0
 8006d66:	e000      	b.n	8006d6a <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8006d68:	2302      	movs	r3, #2
  }
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3720      	adds	r7, #32
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}

08006d72 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d72:	b580      	push	{r7, lr}
 8006d74:	b08c      	sub	sp, #48	; 0x30
 8006d76:	af00      	add	r7, sp, #0
 8006d78:	60f8      	str	r0, [r7, #12]
 8006d7a:	60b9      	str	r1, [r7, #8]
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	2b20      	cmp	r3, #32
 8006d8a:	d152      	bne.n	8006e32 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d002      	beq.n	8006d98 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006d92:	88fb      	ldrh	r3, [r7, #6]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d101      	bne.n	8006d9c <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e04b      	b.n	8006e34 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006da2:	2b01      	cmp	r3, #1
 8006da4:	d101      	bne.n	8006daa <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8006da6:	2302      	movs	r3, #2
 8006da8:	e044      	b.n	8006e34 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2201      	movs	r2, #1
 8006dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2201      	movs	r2, #1
 8006db6:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006db8:	88fb      	ldrh	r3, [r7, #6]
 8006dba:	461a      	mov	r2, r3
 8006dbc:	68b9      	ldr	r1, [r7, #8]
 8006dbe:	68f8      	ldr	r0, [r7, #12]
 8006dc0:	f000 fc58 	bl	8007674 <UART_Start_Receive_DMA>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006dca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d12c      	bne.n	8006e2c <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d125      	bne.n	8006e26 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006dda:	2300      	movs	r3, #0
 8006ddc:	613b      	str	r3, [r7, #16]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	613b      	str	r3, [r7, #16]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	613b      	str	r3, [r7, #16]
 8006dee:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	330c      	adds	r3, #12
 8006df6:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df8:	69bb      	ldr	r3, [r7, #24]
 8006dfa:	e853 3f00 	ldrex	r3, [r3]
 8006dfe:	617b      	str	r3, [r7, #20]
   return(result);
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	f043 0310 	orr.w	r3, r3, #16
 8006e06:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	330c      	adds	r3, #12
 8006e0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e10:	627a      	str	r2, [r7, #36]	; 0x24
 8006e12:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e14:	6a39      	ldr	r1, [r7, #32]
 8006e16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e18:	e841 2300 	strex	r3, r2, [r1]
 8006e1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e1e:	69fb      	ldr	r3, [r7, #28]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d1e5      	bne.n	8006df0 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8006e24:	e002      	b.n	8006e2c <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8006e2c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006e30:	e000      	b.n	8006e34 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8006e32:	2302      	movs	r3, #2
  }
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3730      	adds	r7, #48	; 0x30
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b0ba      	sub	sp, #232	; 0xe8
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	695b      	ldr	r3, [r3, #20]
 8006e5e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006e62:	2300      	movs	r3, #0
 8006e64:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006e6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e72:	f003 030f 	and.w	r3, r3, #15
 8006e76:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006e7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d10f      	bne.n	8006ea2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e86:	f003 0320 	and.w	r3, r3, #32
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d009      	beq.n	8006ea2 <HAL_UART_IRQHandler+0x66>
 8006e8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e92:	f003 0320 	and.w	r3, r3, #32
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d003      	beq.n	8006ea2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 fd8b 	bl	80079b6 <UART_Receive_IT>
      return;
 8006ea0:	e256      	b.n	8007350 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006ea2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	f000 80de 	beq.w	8007068 <HAL_UART_IRQHandler+0x22c>
 8006eac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006eb0:	f003 0301 	and.w	r3, r3, #1
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d106      	bne.n	8006ec6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006eb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ebc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f000 80d1 	beq.w	8007068 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006ec6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006eca:	f003 0301 	and.w	r3, r3, #1
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d00b      	beq.n	8006eea <HAL_UART_IRQHandler+0xae>
 8006ed2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d005      	beq.n	8006eea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ee2:	f043 0201 	orr.w	r2, r3, #1
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006eee:	f003 0304 	and.w	r3, r3, #4
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d00b      	beq.n	8006f0e <HAL_UART_IRQHandler+0xd2>
 8006ef6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006efa:	f003 0301 	and.w	r3, r3, #1
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d005      	beq.n	8006f0e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f06:	f043 0202 	orr.w	r2, r3, #2
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f12:	f003 0302 	and.w	r3, r3, #2
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d00b      	beq.n	8006f32 <HAL_UART_IRQHandler+0xf6>
 8006f1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f1e:	f003 0301 	and.w	r3, r3, #1
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d005      	beq.n	8006f32 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f2a:	f043 0204 	orr.w	r2, r3, #4
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f36:	f003 0308 	and.w	r3, r3, #8
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d011      	beq.n	8006f62 <HAL_UART_IRQHandler+0x126>
 8006f3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f42:	f003 0320 	and.w	r3, r3, #32
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d105      	bne.n	8006f56 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f4e:	f003 0301 	and.w	r3, r3, #1
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d005      	beq.n	8006f62 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f5a:	f043 0208 	orr.w	r2, r3, #8
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	f000 81ed 	beq.w	8007346 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f70:	f003 0320 	and.w	r3, r3, #32
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d008      	beq.n	8006f8a <HAL_UART_IRQHandler+0x14e>
 8006f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f7c:	f003 0320 	and.w	r3, r3, #32
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d002      	beq.n	8006f8a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 fd16 	bl	80079b6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	695b      	ldr	r3, [r3, #20]
 8006f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f94:	2b40      	cmp	r3, #64	; 0x40
 8006f96:	bf0c      	ite	eq
 8006f98:	2301      	moveq	r3, #1
 8006f9a:	2300      	movne	r3, #0
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa6:	f003 0308 	and.w	r3, r3, #8
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d103      	bne.n	8006fb6 <HAL_UART_IRQHandler+0x17a>
 8006fae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d04f      	beq.n	8007056 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f000 fc1e 	bl	80077f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	695b      	ldr	r3, [r3, #20]
 8006fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fc6:	2b40      	cmp	r3, #64	; 0x40
 8006fc8:	d141      	bne.n	800704e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	3314      	adds	r3, #20
 8006fd0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006fd8:	e853 3f00 	ldrex	r3, [r3]
 8006fdc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006fe0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006fe4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fe8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	3314      	adds	r3, #20
 8006ff2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006ff6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006ffa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ffe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007002:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007006:	e841 2300 	strex	r3, r2, [r1]
 800700a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800700e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d1d9      	bne.n	8006fca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800701a:	2b00      	cmp	r3, #0
 800701c:	d013      	beq.n	8007046 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007022:	4a7d      	ldr	r2, [pc, #500]	; (8007218 <HAL_UART_IRQHandler+0x3dc>)
 8007024:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800702a:	4618      	mov	r0, r3
 800702c:	f7fc fc58 	bl	80038e0 <HAL_DMA_Abort_IT>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d016      	beq.n	8007064 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800703a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007040:	4610      	mov	r0, r2
 8007042:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007044:	e00e      	b.n	8007064 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 f9a4 	bl	8007394 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800704c:	e00a      	b.n	8007064 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 f9a0 	bl	8007394 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007054:	e006      	b.n	8007064 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f000 f99c 	bl	8007394 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007062:	e170      	b.n	8007346 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007064:	bf00      	nop
    return;
 8007066:	e16e      	b.n	8007346 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800706c:	2b01      	cmp	r3, #1
 800706e:	f040 814a 	bne.w	8007306 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007072:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007076:	f003 0310 	and.w	r3, r3, #16
 800707a:	2b00      	cmp	r3, #0
 800707c:	f000 8143 	beq.w	8007306 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007084:	f003 0310 	and.w	r3, r3, #16
 8007088:	2b00      	cmp	r3, #0
 800708a:	f000 813c 	beq.w	8007306 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800708e:	2300      	movs	r3, #0
 8007090:	60bb      	str	r3, [r7, #8]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	60bb      	str	r3, [r7, #8]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	60bb      	str	r3, [r7, #8]
 80070a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	695b      	ldr	r3, [r3, #20]
 80070aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070ae:	2b40      	cmp	r3, #64	; 0x40
 80070b0:	f040 80b4 	bne.w	800721c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	f000 8140 	beq.w	800734a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80070ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80070d2:	429a      	cmp	r2, r3
 80070d4:	f080 8139 	bcs.w	800734a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80070de:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e4:	69db      	ldr	r3, [r3, #28]
 80070e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070ea:	f000 8088 	beq.w	80071fe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	330c      	adds	r3, #12
 80070f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80070fc:	e853 3f00 	ldrex	r3, [r3]
 8007100:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007104:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007108:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800710c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	330c      	adds	r3, #12
 8007116:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800711a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800711e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007122:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007126:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800712a:	e841 2300 	strex	r3, r2, [r1]
 800712e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007132:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007136:	2b00      	cmp	r3, #0
 8007138:	d1d9      	bne.n	80070ee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	3314      	adds	r3, #20
 8007140:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007142:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007144:	e853 3f00 	ldrex	r3, [r3]
 8007148:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800714a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800714c:	f023 0301 	bic.w	r3, r3, #1
 8007150:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	3314      	adds	r3, #20
 800715a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800715e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007162:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007164:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007166:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800716a:	e841 2300 	strex	r3, r2, [r1]
 800716e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007170:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007172:	2b00      	cmp	r3, #0
 8007174:	d1e1      	bne.n	800713a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	3314      	adds	r3, #20
 800717c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007180:	e853 3f00 	ldrex	r3, [r3]
 8007184:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007186:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007188:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800718c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	3314      	adds	r3, #20
 8007196:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800719a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800719c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800719e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80071a0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80071a2:	e841 2300 	strex	r3, r2, [r1]
 80071a6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80071a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d1e3      	bne.n	8007176 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2220      	movs	r2, #32
 80071b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	330c      	adds	r3, #12
 80071c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071c6:	e853 3f00 	ldrex	r3, [r3]
 80071ca:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80071cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071ce:	f023 0310 	bic.w	r3, r3, #16
 80071d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	330c      	adds	r3, #12
 80071dc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80071e0:	65ba      	str	r2, [r7, #88]	; 0x58
 80071e2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80071e6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80071e8:	e841 2300 	strex	r3, r2, [r1]
 80071ec:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80071ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d1e3      	bne.n	80071bc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f8:	4618      	mov	r0, r3
 80071fa:	f7fc fb01 	bl	8003800 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007206:	b29b      	uxth	r3, r3
 8007208:	1ad3      	subs	r3, r2, r3
 800720a:	b29b      	uxth	r3, r3
 800720c:	4619      	mov	r1, r3
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f7fb f818 	bl	8002244 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007214:	e099      	b.n	800734a <HAL_UART_IRQHandler+0x50e>
 8007216:	bf00      	nop
 8007218:	080078bf 	.word	0x080078bf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007224:	b29b      	uxth	r3, r3
 8007226:	1ad3      	subs	r3, r2, r3
 8007228:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007230:	b29b      	uxth	r3, r3
 8007232:	2b00      	cmp	r3, #0
 8007234:	f000 808b 	beq.w	800734e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007238:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800723c:	2b00      	cmp	r3, #0
 800723e:	f000 8086 	beq.w	800734e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	330c      	adds	r3, #12
 8007248:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800724a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800724c:	e853 3f00 	ldrex	r3, [r3]
 8007250:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007254:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007258:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	330c      	adds	r3, #12
 8007262:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007266:	647a      	str	r2, [r7, #68]	; 0x44
 8007268:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800726a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800726c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800726e:	e841 2300 	strex	r3, r2, [r1]
 8007272:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007274:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007276:	2b00      	cmp	r3, #0
 8007278:	d1e3      	bne.n	8007242 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	3314      	adds	r3, #20
 8007280:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007284:	e853 3f00 	ldrex	r3, [r3]
 8007288:	623b      	str	r3, [r7, #32]
   return(result);
 800728a:	6a3b      	ldr	r3, [r7, #32]
 800728c:	f023 0301 	bic.w	r3, r3, #1
 8007290:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	3314      	adds	r3, #20
 800729a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800729e:	633a      	str	r2, [r7, #48]	; 0x30
 80072a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80072a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072a6:	e841 2300 	strex	r3, r2, [r1]
 80072aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80072ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d1e3      	bne.n	800727a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2220      	movs	r2, #32
 80072b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2200      	movs	r2, #0
 80072be:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	330c      	adds	r3, #12
 80072c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	e853 3f00 	ldrex	r3, [r3]
 80072ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f023 0310 	bic.w	r3, r3, #16
 80072d6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	330c      	adds	r3, #12
 80072e0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80072e4:	61fa      	str	r2, [r7, #28]
 80072e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e8:	69b9      	ldr	r1, [r7, #24]
 80072ea:	69fa      	ldr	r2, [r7, #28]
 80072ec:	e841 2300 	strex	r3, r2, [r1]
 80072f0:	617b      	str	r3, [r7, #20]
   return(result);
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d1e3      	bne.n	80072c0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80072f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80072fc:	4619      	mov	r1, r3
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f7fa ffa0 	bl	8002244 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007304:	e023      	b.n	800734e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800730a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800730e:	2b00      	cmp	r3, #0
 8007310:	d009      	beq.n	8007326 <HAL_UART_IRQHandler+0x4ea>
 8007312:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007316:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800731a:	2b00      	cmp	r3, #0
 800731c:	d003      	beq.n	8007326 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f000 fae1 	bl	80078e6 <UART_Transmit_IT>
    return;
 8007324:	e014      	b.n	8007350 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800732a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800732e:	2b00      	cmp	r3, #0
 8007330:	d00e      	beq.n	8007350 <HAL_UART_IRQHandler+0x514>
 8007332:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800733a:	2b00      	cmp	r3, #0
 800733c:	d008      	beq.n	8007350 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 fb21 	bl	8007986 <UART_EndTransmit_IT>
    return;
 8007344:	e004      	b.n	8007350 <HAL_UART_IRQHandler+0x514>
    return;
 8007346:	bf00      	nop
 8007348:	e002      	b.n	8007350 <HAL_UART_IRQHandler+0x514>
      return;
 800734a:	bf00      	nop
 800734c:	e000      	b.n	8007350 <HAL_UART_IRQHandler+0x514>
      return;
 800734e:	bf00      	nop
  }
}
 8007350:	37e8      	adds	r7, #232	; 0xe8
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop

08007358 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007358:	b480      	push	{r7}
 800735a:	b083      	sub	sp, #12
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007360:	bf00      	nop
 8007362:	370c      	adds	r7, #12
 8007364:	46bd      	mov	sp, r7
 8007366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736a:	4770      	bx	lr

0800736c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800736c:	b480      	push	{r7}
 800736e:	b083      	sub	sp, #12
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007374:	bf00      	nop
 8007376:	370c      	adds	r7, #12
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr

08007380 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007380:	b480      	push	{r7}
 8007382:	b083      	sub	sp, #12
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007388:	bf00      	nop
 800738a:	370c      	adds	r7, #12
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr

08007394 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800739c:	bf00      	nop
 800739e:	370c      	adds	r7, #12
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr

080073a8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b09c      	sub	sp, #112	; 0x70
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073b4:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d172      	bne.n	80074aa <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80073c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073c6:	2200      	movs	r2, #0
 80073c8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	330c      	adds	r3, #12
 80073d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073d4:	e853 3f00 	ldrex	r3, [r3]
 80073d8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80073da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073e0:	66bb      	str	r3, [r7, #104]	; 0x68
 80073e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	330c      	adds	r3, #12
 80073e8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80073ea:	65ba      	str	r2, [r7, #88]	; 0x58
 80073ec:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ee:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80073f0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80073f2:	e841 2300 	strex	r3, r2, [r1]
 80073f6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80073f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d1e5      	bne.n	80073ca <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	3314      	adds	r3, #20
 8007404:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007408:	e853 3f00 	ldrex	r3, [r3]
 800740c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800740e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007410:	f023 0301 	bic.w	r3, r3, #1
 8007414:	667b      	str	r3, [r7, #100]	; 0x64
 8007416:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	3314      	adds	r3, #20
 800741c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800741e:	647a      	str	r2, [r7, #68]	; 0x44
 8007420:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007422:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007424:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007426:	e841 2300 	strex	r3, r2, [r1]
 800742a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800742c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800742e:	2b00      	cmp	r3, #0
 8007430:	d1e5      	bne.n	80073fe <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007432:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	3314      	adds	r3, #20
 8007438:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800743a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800743c:	e853 3f00 	ldrex	r3, [r3]
 8007440:	623b      	str	r3, [r7, #32]
   return(result);
 8007442:	6a3b      	ldr	r3, [r7, #32]
 8007444:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007448:	663b      	str	r3, [r7, #96]	; 0x60
 800744a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	3314      	adds	r3, #20
 8007450:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007452:	633a      	str	r2, [r7, #48]	; 0x30
 8007454:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007456:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007458:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800745a:	e841 2300 	strex	r3, r2, [r1]
 800745e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007462:	2b00      	cmp	r3, #0
 8007464:	d1e5      	bne.n	8007432 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007466:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007468:	2220      	movs	r2, #32
 800746a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800746e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007472:	2b01      	cmp	r3, #1
 8007474:	d119      	bne.n	80074aa <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007476:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	330c      	adds	r3, #12
 800747c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	e853 3f00 	ldrex	r3, [r3]
 8007484:	60fb      	str	r3, [r7, #12]
   return(result);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	f023 0310 	bic.w	r3, r3, #16
 800748c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800748e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	330c      	adds	r3, #12
 8007494:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007496:	61fa      	str	r2, [r7, #28]
 8007498:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800749a:	69b9      	ldr	r1, [r7, #24]
 800749c:	69fa      	ldr	r2, [r7, #28]
 800749e:	e841 2300 	strex	r3, r2, [r1]
 80074a2:	617b      	str	r3, [r7, #20]
   return(result);
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d1e5      	bne.n	8007476 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074ae:	2b01      	cmp	r3, #1
 80074b0:	d106      	bne.n	80074c0 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074b4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80074b6:	4619      	mov	r1, r3
 80074b8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80074ba:	f7fa fec3 	bl	8002244 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80074be:	e002      	b.n	80074c6 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80074c0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80074c2:	f7ff ff53 	bl	800736c <HAL_UART_RxCpltCallback>
}
 80074c6:	bf00      	nop
 80074c8:	3770      	adds	r7, #112	; 0x70
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}

080074ce <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80074ce:	b580      	push	{r7, lr}
 80074d0:	b084      	sub	sp, #16
 80074d2:	af00      	add	r7, sp, #0
 80074d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074da:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d108      	bne.n	80074f6 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80074e8:	085b      	lsrs	r3, r3, #1
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	4619      	mov	r1, r3
 80074ee:	68f8      	ldr	r0, [r7, #12]
 80074f0:	f7fa fea8 	bl	8002244 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80074f4:	e002      	b.n	80074fc <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80074f6:	68f8      	ldr	r0, [r7, #12]
 80074f8:	f7ff ff42 	bl	8007380 <HAL_UART_RxHalfCpltCallback>
}
 80074fc:	bf00      	nop
 80074fe:	3710      	adds	r7, #16
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}

08007504 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b084      	sub	sp, #16
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800750c:	2300      	movs	r3, #0
 800750e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007514:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	695b      	ldr	r3, [r3, #20]
 800751c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007520:	2b80      	cmp	r3, #128	; 0x80
 8007522:	bf0c      	ite	eq
 8007524:	2301      	moveq	r3, #1
 8007526:	2300      	movne	r3, #0
 8007528:	b2db      	uxtb	r3, r3
 800752a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007532:	b2db      	uxtb	r3, r3
 8007534:	2b21      	cmp	r3, #33	; 0x21
 8007536:	d108      	bne.n	800754a <UART_DMAError+0x46>
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d005      	beq.n	800754a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	2200      	movs	r2, #0
 8007542:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007544:	68b8      	ldr	r0, [r7, #8]
 8007546:	f000 f92f 	bl	80077a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	695b      	ldr	r3, [r3, #20]
 8007550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007554:	2b40      	cmp	r3, #64	; 0x40
 8007556:	bf0c      	ite	eq
 8007558:	2301      	moveq	r3, #1
 800755a:	2300      	movne	r3, #0
 800755c:	b2db      	uxtb	r3, r3
 800755e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007566:	b2db      	uxtb	r3, r3
 8007568:	2b22      	cmp	r3, #34	; 0x22
 800756a:	d108      	bne.n	800757e <UART_DMAError+0x7a>
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d005      	beq.n	800757e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	2200      	movs	r2, #0
 8007576:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007578:	68b8      	ldr	r0, [r7, #8]
 800757a:	f000 f93d 	bl	80077f8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007582:	f043 0210 	orr.w	r2, r3, #16
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800758a:	68b8      	ldr	r0, [r7, #8]
 800758c:	f7ff ff02 	bl	8007394 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007590:	bf00      	nop
 8007592:	3710      	adds	r7, #16
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}

08007598 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b090      	sub	sp, #64	; 0x40
 800759c:	af00      	add	r7, sp, #0
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	603b      	str	r3, [r7, #0]
 80075a4:	4613      	mov	r3, r2
 80075a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075a8:	e050      	b.n	800764c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075b0:	d04c      	beq.n	800764c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80075b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d007      	beq.n	80075c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80075b8:	f7fb feda 	bl	8003370 <HAL_GetTick>
 80075bc:	4602      	mov	r2, r0
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	1ad3      	subs	r3, r2, r3
 80075c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d241      	bcs.n	800764c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	330c      	adds	r3, #12
 80075ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075d2:	e853 3f00 	ldrex	r3, [r3]
 80075d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80075d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075da:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80075de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	330c      	adds	r3, #12
 80075e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80075e8:	637a      	str	r2, [r7, #52]	; 0x34
 80075ea:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80075ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80075f0:	e841 2300 	strex	r3, r2, [r1]
 80075f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80075f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d1e5      	bne.n	80075c8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	3314      	adds	r3, #20
 8007602:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	e853 3f00 	ldrex	r3, [r3]
 800760a:	613b      	str	r3, [r7, #16]
   return(result);
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	f023 0301 	bic.w	r3, r3, #1
 8007612:	63bb      	str	r3, [r7, #56]	; 0x38
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	3314      	adds	r3, #20
 800761a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800761c:	623a      	str	r2, [r7, #32]
 800761e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007620:	69f9      	ldr	r1, [r7, #28]
 8007622:	6a3a      	ldr	r2, [r7, #32]
 8007624:	e841 2300 	strex	r3, r2, [r1]
 8007628:	61bb      	str	r3, [r7, #24]
   return(result);
 800762a:	69bb      	ldr	r3, [r7, #24]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d1e5      	bne.n	80075fc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2220      	movs	r2, #32
 8007634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2220      	movs	r2, #32
 800763c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2200      	movs	r2, #0
 8007644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007648:	2303      	movs	r3, #3
 800764a:	e00f      	b.n	800766c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	681a      	ldr	r2, [r3, #0]
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	4013      	ands	r3, r2
 8007656:	68ba      	ldr	r2, [r7, #8]
 8007658:	429a      	cmp	r2, r3
 800765a:	bf0c      	ite	eq
 800765c:	2301      	moveq	r3, #1
 800765e:	2300      	movne	r3, #0
 8007660:	b2db      	uxtb	r3, r3
 8007662:	461a      	mov	r2, r3
 8007664:	79fb      	ldrb	r3, [r7, #7]
 8007666:	429a      	cmp	r2, r3
 8007668:	d09f      	beq.n	80075aa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800766a:	2300      	movs	r3, #0
}
 800766c:	4618      	mov	r0, r3
 800766e:	3740      	adds	r7, #64	; 0x40
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b098      	sub	sp, #96	; 0x60
 8007678:	af00      	add	r7, sp, #0
 800767a:	60f8      	str	r0, [r7, #12]
 800767c:	60b9      	str	r1, [r7, #8]
 800767e:	4613      	mov	r3, r2
 8007680:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007682:	68ba      	ldr	r2, [r7, #8]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	88fa      	ldrh	r2, [r7, #6]
 800768c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2200      	movs	r2, #0
 8007692:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2222      	movs	r2, #34	; 0x22
 8007698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076a0:	4a3e      	ldr	r2, [pc, #248]	; (800779c <UART_Start_Receive_DMA+0x128>)
 80076a2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076a8:	4a3d      	ldr	r2, [pc, #244]	; (80077a0 <UART_Start_Receive_DMA+0x12c>)
 80076aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076b0:	4a3c      	ldr	r2, [pc, #240]	; (80077a4 <UART_Start_Receive_DMA+0x130>)
 80076b2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076b8:	2200      	movs	r2, #0
 80076ba:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80076bc:	f107 0308 	add.w	r3, r7, #8
 80076c0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	3304      	adds	r3, #4
 80076cc:	4619      	mov	r1, r3
 80076ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	88fb      	ldrh	r3, [r7, #6]
 80076d4:	f7fc f83c 	bl	8003750 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80076d8:	2300      	movs	r3, #0
 80076da:	613b      	str	r3, [r7, #16]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	613b      	str	r3, [r7, #16]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	613b      	str	r3, [r7, #16]
 80076ec:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	330c      	adds	r3, #12
 80076fc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007700:	e853 3f00 	ldrex	r3, [r3]
 8007704:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007706:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007708:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800770c:	65bb      	str	r3, [r7, #88]	; 0x58
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	330c      	adds	r3, #12
 8007714:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007716:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007718:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800771a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800771c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800771e:	e841 2300 	strex	r3, r2, [r1]
 8007722:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007724:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007726:	2b00      	cmp	r3, #0
 8007728:	d1e5      	bne.n	80076f6 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	3314      	adds	r3, #20
 8007730:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007734:	e853 3f00 	ldrex	r3, [r3]
 8007738:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800773a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800773c:	f043 0301 	orr.w	r3, r3, #1
 8007740:	657b      	str	r3, [r7, #84]	; 0x54
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	3314      	adds	r3, #20
 8007748:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800774a:	63ba      	str	r2, [r7, #56]	; 0x38
 800774c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007750:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007752:	e841 2300 	strex	r3, r2, [r1]
 8007756:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1e5      	bne.n	800772a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	3314      	adds	r3, #20
 8007764:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007766:	69bb      	ldr	r3, [r7, #24]
 8007768:	e853 3f00 	ldrex	r3, [r3]
 800776c:	617b      	str	r3, [r7, #20]
   return(result);
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007774:	653b      	str	r3, [r7, #80]	; 0x50
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	3314      	adds	r3, #20
 800777c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800777e:	627a      	str	r2, [r7, #36]	; 0x24
 8007780:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007782:	6a39      	ldr	r1, [r7, #32]
 8007784:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007786:	e841 2300 	strex	r3, r2, [r1]
 800778a:	61fb      	str	r3, [r7, #28]
   return(result);
 800778c:	69fb      	ldr	r3, [r7, #28]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d1e5      	bne.n	800775e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007792:	2300      	movs	r3, #0
}
 8007794:	4618      	mov	r0, r3
 8007796:	3760      	adds	r7, #96	; 0x60
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}
 800779c:	080073a9 	.word	0x080073a9
 80077a0:	080074cf 	.word	0x080074cf
 80077a4:	08007505 	.word	0x08007505

080077a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b089      	sub	sp, #36	; 0x24
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	330c      	adds	r3, #12
 80077b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	e853 3f00 	ldrex	r3, [r3]
 80077be:	60bb      	str	r3, [r7, #8]
   return(result);
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80077c6:	61fb      	str	r3, [r7, #28]
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	330c      	adds	r3, #12
 80077ce:	69fa      	ldr	r2, [r7, #28]
 80077d0:	61ba      	str	r2, [r7, #24]
 80077d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d4:	6979      	ldr	r1, [r7, #20]
 80077d6:	69ba      	ldr	r2, [r7, #24]
 80077d8:	e841 2300 	strex	r3, r2, [r1]
 80077dc:	613b      	str	r3, [r7, #16]
   return(result);
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d1e5      	bne.n	80077b0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2220      	movs	r2, #32
 80077e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80077ec:	bf00      	nop
 80077ee:	3724      	adds	r7, #36	; 0x24
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr

080077f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b095      	sub	sp, #84	; 0x54
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	330c      	adds	r3, #12
 8007806:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007808:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800780a:	e853 3f00 	ldrex	r3, [r3]
 800780e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007812:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007816:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	330c      	adds	r3, #12
 800781e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007820:	643a      	str	r2, [r7, #64]	; 0x40
 8007822:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007824:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007826:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007828:	e841 2300 	strex	r3, r2, [r1]
 800782c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800782e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007830:	2b00      	cmp	r3, #0
 8007832:	d1e5      	bne.n	8007800 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	3314      	adds	r3, #20
 800783a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800783c:	6a3b      	ldr	r3, [r7, #32]
 800783e:	e853 3f00 	ldrex	r3, [r3]
 8007842:	61fb      	str	r3, [r7, #28]
   return(result);
 8007844:	69fb      	ldr	r3, [r7, #28]
 8007846:	f023 0301 	bic.w	r3, r3, #1
 800784a:	64bb      	str	r3, [r7, #72]	; 0x48
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	3314      	adds	r3, #20
 8007852:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007854:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007856:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007858:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800785a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800785c:	e841 2300 	strex	r3, r2, [r1]
 8007860:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007864:	2b00      	cmp	r3, #0
 8007866:	d1e5      	bne.n	8007834 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800786c:	2b01      	cmp	r3, #1
 800786e:	d119      	bne.n	80078a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	330c      	adds	r3, #12
 8007876:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	e853 3f00 	ldrex	r3, [r3]
 800787e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	f023 0310 	bic.w	r3, r3, #16
 8007886:	647b      	str	r3, [r7, #68]	; 0x44
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	330c      	adds	r3, #12
 800788e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007890:	61ba      	str	r2, [r7, #24]
 8007892:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007894:	6979      	ldr	r1, [r7, #20]
 8007896:	69ba      	ldr	r2, [r7, #24]
 8007898:	e841 2300 	strex	r3, r2, [r1]
 800789c:	613b      	str	r3, [r7, #16]
   return(result);
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d1e5      	bne.n	8007870 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2220      	movs	r2, #32
 80078a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2200      	movs	r2, #0
 80078b0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80078b2:	bf00      	nop
 80078b4:	3754      	adds	r7, #84	; 0x54
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr

080078be <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80078be:	b580      	push	{r7, lr}
 80078c0:	b084      	sub	sp, #16
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2200      	movs	r2, #0
 80078d0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2200      	movs	r2, #0
 80078d6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80078d8:	68f8      	ldr	r0, [r7, #12]
 80078da:	f7ff fd5b 	bl	8007394 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078de:	bf00      	nop
 80078e0:	3710      	adds	r7, #16
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}

080078e6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80078e6:	b480      	push	{r7}
 80078e8:	b085      	sub	sp, #20
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	2b21      	cmp	r3, #33	; 0x21
 80078f8:	d13e      	bne.n	8007978 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	689b      	ldr	r3, [r3, #8]
 80078fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007902:	d114      	bne.n	800792e <UART_Transmit_IT+0x48>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	691b      	ldr	r3, [r3, #16]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d110      	bne.n	800792e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6a1b      	ldr	r3, [r3, #32]
 8007910:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	881b      	ldrh	r3, [r3, #0]
 8007916:	461a      	mov	r2, r3
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007920:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6a1b      	ldr	r3, [r3, #32]
 8007926:	1c9a      	adds	r2, r3, #2
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	621a      	str	r2, [r3, #32]
 800792c:	e008      	b.n	8007940 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a1b      	ldr	r3, [r3, #32]
 8007932:	1c59      	adds	r1, r3, #1
 8007934:	687a      	ldr	r2, [r7, #4]
 8007936:	6211      	str	r1, [r2, #32]
 8007938:	781a      	ldrb	r2, [r3, #0]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007944:	b29b      	uxth	r3, r3
 8007946:	3b01      	subs	r3, #1
 8007948:	b29b      	uxth	r3, r3
 800794a:	687a      	ldr	r2, [r7, #4]
 800794c:	4619      	mov	r1, r3
 800794e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007950:	2b00      	cmp	r3, #0
 8007952:	d10f      	bne.n	8007974 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	68da      	ldr	r2, [r3, #12]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007962:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	68da      	ldr	r2, [r3, #12]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007972:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007974:	2300      	movs	r3, #0
 8007976:	e000      	b.n	800797a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007978:	2302      	movs	r3, #2
  }
}
 800797a:	4618      	mov	r0, r3
 800797c:	3714      	adds	r7, #20
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr

08007986 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007986:	b580      	push	{r7, lr}
 8007988:	b082      	sub	sp, #8
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	68da      	ldr	r2, [r3, #12]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800799c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2220      	movs	r2, #32
 80079a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f7ff fcd6 	bl	8007358 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80079ac:	2300      	movs	r3, #0
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3708      	adds	r7, #8
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}

080079b6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80079b6:	b580      	push	{r7, lr}
 80079b8:	b08c      	sub	sp, #48	; 0x30
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	2b22      	cmp	r3, #34	; 0x22
 80079c8:	f040 80ab 	bne.w	8007b22 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079d4:	d117      	bne.n	8007a06 <UART_Receive_IT+0x50>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	691b      	ldr	r3, [r3, #16]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d113      	bne.n	8007a06 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80079de:	2300      	movs	r3, #0
 80079e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079f4:	b29a      	uxth	r2, r3
 80079f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079fe:	1c9a      	adds	r2, r3, #2
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	629a      	str	r2, [r3, #40]	; 0x28
 8007a04:	e026      	b.n	8007a54 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	689b      	ldr	r3, [r3, #8]
 8007a14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a18:	d007      	beq.n	8007a2a <UART_Receive_IT+0x74>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d10a      	bne.n	8007a38 <UART_Receive_IT+0x82>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	691b      	ldr	r3, [r3, #16]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d106      	bne.n	8007a38 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	b2da      	uxtb	r2, r3
 8007a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a34:	701a      	strb	r2, [r3, #0]
 8007a36:	e008      	b.n	8007a4a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	b2db      	uxtb	r3, r3
 8007a40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a44:	b2da      	uxtb	r2, r3
 8007a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a48:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a4e:	1c5a      	adds	r2, r3, #1
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	3b01      	subs	r3, #1
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	687a      	ldr	r2, [r7, #4]
 8007a60:	4619      	mov	r1, r3
 8007a62:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d15a      	bne.n	8007b1e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	68da      	ldr	r2, [r3, #12]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f022 0220 	bic.w	r2, r2, #32
 8007a76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	68da      	ldr	r2, [r3, #12]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	695a      	ldr	r2, [r3, #20]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f022 0201 	bic.w	r2, r2, #1
 8007a96:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2220      	movs	r2, #32
 8007a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d135      	bne.n	8007b14 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	330c      	adds	r3, #12
 8007ab4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	e853 3f00 	ldrex	r3, [r3]
 8007abc:	613b      	str	r3, [r7, #16]
   return(result);
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	f023 0310 	bic.w	r3, r3, #16
 8007ac4:	627b      	str	r3, [r7, #36]	; 0x24
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	330c      	adds	r3, #12
 8007acc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ace:	623a      	str	r2, [r7, #32]
 8007ad0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad2:	69f9      	ldr	r1, [r7, #28]
 8007ad4:	6a3a      	ldr	r2, [r7, #32]
 8007ad6:	e841 2300 	strex	r3, r2, [r1]
 8007ada:	61bb      	str	r3, [r7, #24]
   return(result);
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d1e5      	bne.n	8007aae <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f003 0310 	and.w	r3, r3, #16
 8007aec:	2b10      	cmp	r3, #16
 8007aee:	d10a      	bne.n	8007b06 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007af0:	2300      	movs	r3, #0
 8007af2:	60fb      	str	r3, [r7, #12]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	60fb      	str	r3, [r7, #12]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	60fb      	str	r3, [r7, #12]
 8007b04:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007b0a:	4619      	mov	r1, r3
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f7fa fb99 	bl	8002244 <HAL_UARTEx_RxEventCallback>
 8007b12:	e002      	b.n	8007b1a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f7ff fc29 	bl	800736c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	e002      	b.n	8007b24 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	e000      	b.n	8007b24 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007b22:	2302      	movs	r3, #2
  }
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3730      	adds	r7, #48	; 0x30
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b30:	b09f      	sub	sp, #124	; 0x7c
 8007b32:	af00      	add	r7, sp, #0
 8007b34:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	691b      	ldr	r3, [r3, #16]
 8007b3c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007b40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b42:	68d9      	ldr	r1, [r3, #12]
 8007b44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	ea40 0301 	orr.w	r3, r0, r1
 8007b4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007b4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b50:	689a      	ldr	r2, [r3, #8]
 8007b52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b54:	691b      	ldr	r3, [r3, #16]
 8007b56:	431a      	orrs	r2, r3
 8007b58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b5a:	695b      	ldr	r3, [r3, #20]
 8007b5c:	431a      	orrs	r2, r3
 8007b5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b60:	69db      	ldr	r3, [r3, #28]
 8007b62:	4313      	orrs	r3, r2
 8007b64:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007b66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	68db      	ldr	r3, [r3, #12]
 8007b6c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007b70:	f021 010c 	bic.w	r1, r1, #12
 8007b74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b76:	681a      	ldr	r2, [r3, #0]
 8007b78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b7a:	430b      	orrs	r3, r1
 8007b7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007b7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	695b      	ldr	r3, [r3, #20]
 8007b84:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007b88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b8a:	6999      	ldr	r1, [r3, #24]
 8007b8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	ea40 0301 	orr.w	r3, r0, r1
 8007b94:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007b96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b98:	681a      	ldr	r2, [r3, #0]
 8007b9a:	4bc5      	ldr	r3, [pc, #788]	; (8007eb0 <UART_SetConfig+0x384>)
 8007b9c:	429a      	cmp	r2, r3
 8007b9e:	d004      	beq.n	8007baa <UART_SetConfig+0x7e>
 8007ba0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ba2:	681a      	ldr	r2, [r3, #0]
 8007ba4:	4bc3      	ldr	r3, [pc, #780]	; (8007eb4 <UART_SetConfig+0x388>)
 8007ba6:	429a      	cmp	r2, r3
 8007ba8:	d103      	bne.n	8007bb2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007baa:	f7fd ff2b 	bl	8005a04 <HAL_RCC_GetPCLK2Freq>
 8007bae:	6778      	str	r0, [r7, #116]	; 0x74
 8007bb0:	e002      	b.n	8007bb8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007bb2:	f7fd ff13 	bl	80059dc <HAL_RCC_GetPCLK1Freq>
 8007bb6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bba:	69db      	ldr	r3, [r3, #28]
 8007bbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bc0:	f040 80b6 	bne.w	8007d30 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007bc4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007bc6:	461c      	mov	r4, r3
 8007bc8:	f04f 0500 	mov.w	r5, #0
 8007bcc:	4622      	mov	r2, r4
 8007bce:	462b      	mov	r3, r5
 8007bd0:	1891      	adds	r1, r2, r2
 8007bd2:	6439      	str	r1, [r7, #64]	; 0x40
 8007bd4:	415b      	adcs	r3, r3
 8007bd6:	647b      	str	r3, [r7, #68]	; 0x44
 8007bd8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007bdc:	1912      	adds	r2, r2, r4
 8007bde:	eb45 0303 	adc.w	r3, r5, r3
 8007be2:	f04f 0000 	mov.w	r0, #0
 8007be6:	f04f 0100 	mov.w	r1, #0
 8007bea:	00d9      	lsls	r1, r3, #3
 8007bec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007bf0:	00d0      	lsls	r0, r2, #3
 8007bf2:	4602      	mov	r2, r0
 8007bf4:	460b      	mov	r3, r1
 8007bf6:	1911      	adds	r1, r2, r4
 8007bf8:	6639      	str	r1, [r7, #96]	; 0x60
 8007bfa:	416b      	adcs	r3, r5
 8007bfc:	667b      	str	r3, [r7, #100]	; 0x64
 8007bfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	461a      	mov	r2, r3
 8007c04:	f04f 0300 	mov.w	r3, #0
 8007c08:	1891      	adds	r1, r2, r2
 8007c0a:	63b9      	str	r1, [r7, #56]	; 0x38
 8007c0c:	415b      	adcs	r3, r3
 8007c0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007c14:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007c18:	f7f9 f836 	bl	8000c88 <__aeabi_uldivmod>
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	460b      	mov	r3, r1
 8007c20:	4ba5      	ldr	r3, [pc, #660]	; (8007eb8 <UART_SetConfig+0x38c>)
 8007c22:	fba3 2302 	umull	r2, r3, r3, r2
 8007c26:	095b      	lsrs	r3, r3, #5
 8007c28:	011e      	lsls	r6, r3, #4
 8007c2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007c2c:	461c      	mov	r4, r3
 8007c2e:	f04f 0500 	mov.w	r5, #0
 8007c32:	4622      	mov	r2, r4
 8007c34:	462b      	mov	r3, r5
 8007c36:	1891      	adds	r1, r2, r2
 8007c38:	6339      	str	r1, [r7, #48]	; 0x30
 8007c3a:	415b      	adcs	r3, r3
 8007c3c:	637b      	str	r3, [r7, #52]	; 0x34
 8007c3e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007c42:	1912      	adds	r2, r2, r4
 8007c44:	eb45 0303 	adc.w	r3, r5, r3
 8007c48:	f04f 0000 	mov.w	r0, #0
 8007c4c:	f04f 0100 	mov.w	r1, #0
 8007c50:	00d9      	lsls	r1, r3, #3
 8007c52:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007c56:	00d0      	lsls	r0, r2, #3
 8007c58:	4602      	mov	r2, r0
 8007c5a:	460b      	mov	r3, r1
 8007c5c:	1911      	adds	r1, r2, r4
 8007c5e:	65b9      	str	r1, [r7, #88]	; 0x58
 8007c60:	416b      	adcs	r3, r5
 8007c62:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	461a      	mov	r2, r3
 8007c6a:	f04f 0300 	mov.w	r3, #0
 8007c6e:	1891      	adds	r1, r2, r2
 8007c70:	62b9      	str	r1, [r7, #40]	; 0x28
 8007c72:	415b      	adcs	r3, r3
 8007c74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007c7a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007c7e:	f7f9 f803 	bl	8000c88 <__aeabi_uldivmod>
 8007c82:	4602      	mov	r2, r0
 8007c84:	460b      	mov	r3, r1
 8007c86:	4b8c      	ldr	r3, [pc, #560]	; (8007eb8 <UART_SetConfig+0x38c>)
 8007c88:	fba3 1302 	umull	r1, r3, r3, r2
 8007c8c:	095b      	lsrs	r3, r3, #5
 8007c8e:	2164      	movs	r1, #100	; 0x64
 8007c90:	fb01 f303 	mul.w	r3, r1, r3
 8007c94:	1ad3      	subs	r3, r2, r3
 8007c96:	00db      	lsls	r3, r3, #3
 8007c98:	3332      	adds	r3, #50	; 0x32
 8007c9a:	4a87      	ldr	r2, [pc, #540]	; (8007eb8 <UART_SetConfig+0x38c>)
 8007c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8007ca0:	095b      	lsrs	r3, r3, #5
 8007ca2:	005b      	lsls	r3, r3, #1
 8007ca4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007ca8:	441e      	add	r6, r3
 8007caa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007cac:	4618      	mov	r0, r3
 8007cae:	f04f 0100 	mov.w	r1, #0
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	460b      	mov	r3, r1
 8007cb6:	1894      	adds	r4, r2, r2
 8007cb8:	623c      	str	r4, [r7, #32]
 8007cba:	415b      	adcs	r3, r3
 8007cbc:	627b      	str	r3, [r7, #36]	; 0x24
 8007cbe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007cc2:	1812      	adds	r2, r2, r0
 8007cc4:	eb41 0303 	adc.w	r3, r1, r3
 8007cc8:	f04f 0400 	mov.w	r4, #0
 8007ccc:	f04f 0500 	mov.w	r5, #0
 8007cd0:	00dd      	lsls	r5, r3, #3
 8007cd2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007cd6:	00d4      	lsls	r4, r2, #3
 8007cd8:	4622      	mov	r2, r4
 8007cda:	462b      	mov	r3, r5
 8007cdc:	1814      	adds	r4, r2, r0
 8007cde:	653c      	str	r4, [r7, #80]	; 0x50
 8007ce0:	414b      	adcs	r3, r1
 8007ce2:	657b      	str	r3, [r7, #84]	; 0x54
 8007ce4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	461a      	mov	r2, r3
 8007cea:	f04f 0300 	mov.w	r3, #0
 8007cee:	1891      	adds	r1, r2, r2
 8007cf0:	61b9      	str	r1, [r7, #24]
 8007cf2:	415b      	adcs	r3, r3
 8007cf4:	61fb      	str	r3, [r7, #28]
 8007cf6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007cfa:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007cfe:	f7f8 ffc3 	bl	8000c88 <__aeabi_uldivmod>
 8007d02:	4602      	mov	r2, r0
 8007d04:	460b      	mov	r3, r1
 8007d06:	4b6c      	ldr	r3, [pc, #432]	; (8007eb8 <UART_SetConfig+0x38c>)
 8007d08:	fba3 1302 	umull	r1, r3, r3, r2
 8007d0c:	095b      	lsrs	r3, r3, #5
 8007d0e:	2164      	movs	r1, #100	; 0x64
 8007d10:	fb01 f303 	mul.w	r3, r1, r3
 8007d14:	1ad3      	subs	r3, r2, r3
 8007d16:	00db      	lsls	r3, r3, #3
 8007d18:	3332      	adds	r3, #50	; 0x32
 8007d1a:	4a67      	ldr	r2, [pc, #412]	; (8007eb8 <UART_SetConfig+0x38c>)
 8007d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d20:	095b      	lsrs	r3, r3, #5
 8007d22:	f003 0207 	and.w	r2, r3, #7
 8007d26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4432      	add	r2, r6
 8007d2c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007d2e:	e0b9      	b.n	8007ea4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007d30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007d32:	461c      	mov	r4, r3
 8007d34:	f04f 0500 	mov.w	r5, #0
 8007d38:	4622      	mov	r2, r4
 8007d3a:	462b      	mov	r3, r5
 8007d3c:	1891      	adds	r1, r2, r2
 8007d3e:	6139      	str	r1, [r7, #16]
 8007d40:	415b      	adcs	r3, r3
 8007d42:	617b      	str	r3, [r7, #20]
 8007d44:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007d48:	1912      	adds	r2, r2, r4
 8007d4a:	eb45 0303 	adc.w	r3, r5, r3
 8007d4e:	f04f 0000 	mov.w	r0, #0
 8007d52:	f04f 0100 	mov.w	r1, #0
 8007d56:	00d9      	lsls	r1, r3, #3
 8007d58:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007d5c:	00d0      	lsls	r0, r2, #3
 8007d5e:	4602      	mov	r2, r0
 8007d60:	460b      	mov	r3, r1
 8007d62:	eb12 0804 	adds.w	r8, r2, r4
 8007d66:	eb43 0905 	adc.w	r9, r3, r5
 8007d6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f04f 0100 	mov.w	r1, #0
 8007d74:	f04f 0200 	mov.w	r2, #0
 8007d78:	f04f 0300 	mov.w	r3, #0
 8007d7c:	008b      	lsls	r3, r1, #2
 8007d7e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007d82:	0082      	lsls	r2, r0, #2
 8007d84:	4640      	mov	r0, r8
 8007d86:	4649      	mov	r1, r9
 8007d88:	f7f8 ff7e 	bl	8000c88 <__aeabi_uldivmod>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	460b      	mov	r3, r1
 8007d90:	4b49      	ldr	r3, [pc, #292]	; (8007eb8 <UART_SetConfig+0x38c>)
 8007d92:	fba3 2302 	umull	r2, r3, r3, r2
 8007d96:	095b      	lsrs	r3, r3, #5
 8007d98:	011e      	lsls	r6, r3, #4
 8007d9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f04f 0100 	mov.w	r1, #0
 8007da2:	4602      	mov	r2, r0
 8007da4:	460b      	mov	r3, r1
 8007da6:	1894      	adds	r4, r2, r2
 8007da8:	60bc      	str	r4, [r7, #8]
 8007daa:	415b      	adcs	r3, r3
 8007dac:	60fb      	str	r3, [r7, #12]
 8007dae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007db2:	1812      	adds	r2, r2, r0
 8007db4:	eb41 0303 	adc.w	r3, r1, r3
 8007db8:	f04f 0400 	mov.w	r4, #0
 8007dbc:	f04f 0500 	mov.w	r5, #0
 8007dc0:	00dd      	lsls	r5, r3, #3
 8007dc2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007dc6:	00d4      	lsls	r4, r2, #3
 8007dc8:	4622      	mov	r2, r4
 8007dca:	462b      	mov	r3, r5
 8007dcc:	1814      	adds	r4, r2, r0
 8007dce:	64bc      	str	r4, [r7, #72]	; 0x48
 8007dd0:	414b      	adcs	r3, r1
 8007dd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007dd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f04f 0100 	mov.w	r1, #0
 8007dde:	f04f 0200 	mov.w	r2, #0
 8007de2:	f04f 0300 	mov.w	r3, #0
 8007de6:	008b      	lsls	r3, r1, #2
 8007de8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007dec:	0082      	lsls	r2, r0, #2
 8007dee:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007df2:	f7f8 ff49 	bl	8000c88 <__aeabi_uldivmod>
 8007df6:	4602      	mov	r2, r0
 8007df8:	460b      	mov	r3, r1
 8007dfa:	4b2f      	ldr	r3, [pc, #188]	; (8007eb8 <UART_SetConfig+0x38c>)
 8007dfc:	fba3 1302 	umull	r1, r3, r3, r2
 8007e00:	095b      	lsrs	r3, r3, #5
 8007e02:	2164      	movs	r1, #100	; 0x64
 8007e04:	fb01 f303 	mul.w	r3, r1, r3
 8007e08:	1ad3      	subs	r3, r2, r3
 8007e0a:	011b      	lsls	r3, r3, #4
 8007e0c:	3332      	adds	r3, #50	; 0x32
 8007e0e:	4a2a      	ldr	r2, [pc, #168]	; (8007eb8 <UART_SetConfig+0x38c>)
 8007e10:	fba2 2303 	umull	r2, r3, r2, r3
 8007e14:	095b      	lsrs	r3, r3, #5
 8007e16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e1a:	441e      	add	r6, r3
 8007e1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f04f 0100 	mov.w	r1, #0
 8007e24:	4602      	mov	r2, r0
 8007e26:	460b      	mov	r3, r1
 8007e28:	1894      	adds	r4, r2, r2
 8007e2a:	603c      	str	r4, [r7, #0]
 8007e2c:	415b      	adcs	r3, r3
 8007e2e:	607b      	str	r3, [r7, #4]
 8007e30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e34:	1812      	adds	r2, r2, r0
 8007e36:	eb41 0303 	adc.w	r3, r1, r3
 8007e3a:	f04f 0400 	mov.w	r4, #0
 8007e3e:	f04f 0500 	mov.w	r5, #0
 8007e42:	00dd      	lsls	r5, r3, #3
 8007e44:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007e48:	00d4      	lsls	r4, r2, #3
 8007e4a:	4622      	mov	r2, r4
 8007e4c:	462b      	mov	r3, r5
 8007e4e:	eb12 0a00 	adds.w	sl, r2, r0
 8007e52:	eb43 0b01 	adc.w	fp, r3, r1
 8007e56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f04f 0100 	mov.w	r1, #0
 8007e60:	f04f 0200 	mov.w	r2, #0
 8007e64:	f04f 0300 	mov.w	r3, #0
 8007e68:	008b      	lsls	r3, r1, #2
 8007e6a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007e6e:	0082      	lsls	r2, r0, #2
 8007e70:	4650      	mov	r0, sl
 8007e72:	4659      	mov	r1, fp
 8007e74:	f7f8 ff08 	bl	8000c88 <__aeabi_uldivmod>
 8007e78:	4602      	mov	r2, r0
 8007e7a:	460b      	mov	r3, r1
 8007e7c:	4b0e      	ldr	r3, [pc, #56]	; (8007eb8 <UART_SetConfig+0x38c>)
 8007e7e:	fba3 1302 	umull	r1, r3, r3, r2
 8007e82:	095b      	lsrs	r3, r3, #5
 8007e84:	2164      	movs	r1, #100	; 0x64
 8007e86:	fb01 f303 	mul.w	r3, r1, r3
 8007e8a:	1ad3      	subs	r3, r2, r3
 8007e8c:	011b      	lsls	r3, r3, #4
 8007e8e:	3332      	adds	r3, #50	; 0x32
 8007e90:	4a09      	ldr	r2, [pc, #36]	; (8007eb8 <UART_SetConfig+0x38c>)
 8007e92:	fba2 2303 	umull	r2, r3, r2, r3
 8007e96:	095b      	lsrs	r3, r3, #5
 8007e98:	f003 020f 	and.w	r2, r3, #15
 8007e9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4432      	add	r2, r6
 8007ea2:	609a      	str	r2, [r3, #8]
}
 8007ea4:	bf00      	nop
 8007ea6:	377c      	adds	r7, #124	; 0x7c
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eae:	bf00      	nop
 8007eb0:	40011000 	.word	0x40011000
 8007eb4:	40011400 	.word	0x40011400
 8007eb8:	51eb851f 	.word	0x51eb851f

08007ebc <__errno>:
 8007ebc:	4b01      	ldr	r3, [pc, #4]	; (8007ec4 <__errno+0x8>)
 8007ebe:	6818      	ldr	r0, [r3, #0]
 8007ec0:	4770      	bx	lr
 8007ec2:	bf00      	nop
 8007ec4:	20000014 	.word	0x20000014

08007ec8 <__libc_init_array>:
 8007ec8:	b570      	push	{r4, r5, r6, lr}
 8007eca:	4d0d      	ldr	r5, [pc, #52]	; (8007f00 <__libc_init_array+0x38>)
 8007ecc:	4c0d      	ldr	r4, [pc, #52]	; (8007f04 <__libc_init_array+0x3c>)
 8007ece:	1b64      	subs	r4, r4, r5
 8007ed0:	10a4      	asrs	r4, r4, #2
 8007ed2:	2600      	movs	r6, #0
 8007ed4:	42a6      	cmp	r6, r4
 8007ed6:	d109      	bne.n	8007eec <__libc_init_array+0x24>
 8007ed8:	4d0b      	ldr	r5, [pc, #44]	; (8007f08 <__libc_init_array+0x40>)
 8007eda:	4c0c      	ldr	r4, [pc, #48]	; (8007f0c <__libc_init_array+0x44>)
 8007edc:	f004 fd6c 	bl	800c9b8 <_init>
 8007ee0:	1b64      	subs	r4, r4, r5
 8007ee2:	10a4      	asrs	r4, r4, #2
 8007ee4:	2600      	movs	r6, #0
 8007ee6:	42a6      	cmp	r6, r4
 8007ee8:	d105      	bne.n	8007ef6 <__libc_init_array+0x2e>
 8007eea:	bd70      	pop	{r4, r5, r6, pc}
 8007eec:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ef0:	4798      	blx	r3
 8007ef2:	3601      	adds	r6, #1
 8007ef4:	e7ee      	b.n	8007ed4 <__libc_init_array+0xc>
 8007ef6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007efa:	4798      	blx	r3
 8007efc:	3601      	adds	r6, #1
 8007efe:	e7f2      	b.n	8007ee6 <__libc_init_array+0x1e>
 8007f00:	0800d05c 	.word	0x0800d05c
 8007f04:	0800d05c 	.word	0x0800d05c
 8007f08:	0800d05c 	.word	0x0800d05c
 8007f0c:	0800d060 	.word	0x0800d060

08007f10 <memcpy>:
 8007f10:	440a      	add	r2, r1
 8007f12:	4291      	cmp	r1, r2
 8007f14:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f18:	d100      	bne.n	8007f1c <memcpy+0xc>
 8007f1a:	4770      	bx	lr
 8007f1c:	b510      	push	{r4, lr}
 8007f1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f26:	4291      	cmp	r1, r2
 8007f28:	d1f9      	bne.n	8007f1e <memcpy+0xe>
 8007f2a:	bd10      	pop	{r4, pc}

08007f2c <memset>:
 8007f2c:	4402      	add	r2, r0
 8007f2e:	4603      	mov	r3, r0
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d100      	bne.n	8007f36 <memset+0xa>
 8007f34:	4770      	bx	lr
 8007f36:	f803 1b01 	strb.w	r1, [r3], #1
 8007f3a:	e7f9      	b.n	8007f30 <memset+0x4>

08007f3c <__cvt>:
 8007f3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f40:	ec55 4b10 	vmov	r4, r5, d0
 8007f44:	2d00      	cmp	r5, #0
 8007f46:	460e      	mov	r6, r1
 8007f48:	4619      	mov	r1, r3
 8007f4a:	462b      	mov	r3, r5
 8007f4c:	bfbb      	ittet	lt
 8007f4e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007f52:	461d      	movlt	r5, r3
 8007f54:	2300      	movge	r3, #0
 8007f56:	232d      	movlt	r3, #45	; 0x2d
 8007f58:	700b      	strb	r3, [r1, #0]
 8007f5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f5c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007f60:	4691      	mov	r9, r2
 8007f62:	f023 0820 	bic.w	r8, r3, #32
 8007f66:	bfbc      	itt	lt
 8007f68:	4622      	movlt	r2, r4
 8007f6a:	4614      	movlt	r4, r2
 8007f6c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007f70:	d005      	beq.n	8007f7e <__cvt+0x42>
 8007f72:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007f76:	d100      	bne.n	8007f7a <__cvt+0x3e>
 8007f78:	3601      	adds	r6, #1
 8007f7a:	2102      	movs	r1, #2
 8007f7c:	e000      	b.n	8007f80 <__cvt+0x44>
 8007f7e:	2103      	movs	r1, #3
 8007f80:	ab03      	add	r3, sp, #12
 8007f82:	9301      	str	r3, [sp, #4]
 8007f84:	ab02      	add	r3, sp, #8
 8007f86:	9300      	str	r3, [sp, #0]
 8007f88:	ec45 4b10 	vmov	d0, r4, r5
 8007f8c:	4653      	mov	r3, sl
 8007f8e:	4632      	mov	r2, r6
 8007f90:	f001 feda 	bl	8009d48 <_dtoa_r>
 8007f94:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007f98:	4607      	mov	r7, r0
 8007f9a:	d102      	bne.n	8007fa2 <__cvt+0x66>
 8007f9c:	f019 0f01 	tst.w	r9, #1
 8007fa0:	d022      	beq.n	8007fe8 <__cvt+0xac>
 8007fa2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007fa6:	eb07 0906 	add.w	r9, r7, r6
 8007faa:	d110      	bne.n	8007fce <__cvt+0x92>
 8007fac:	783b      	ldrb	r3, [r7, #0]
 8007fae:	2b30      	cmp	r3, #48	; 0x30
 8007fb0:	d10a      	bne.n	8007fc8 <__cvt+0x8c>
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	4620      	mov	r0, r4
 8007fb8:	4629      	mov	r1, r5
 8007fba:	f7f8 fd85 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fbe:	b918      	cbnz	r0, 8007fc8 <__cvt+0x8c>
 8007fc0:	f1c6 0601 	rsb	r6, r6, #1
 8007fc4:	f8ca 6000 	str.w	r6, [sl]
 8007fc8:	f8da 3000 	ldr.w	r3, [sl]
 8007fcc:	4499      	add	r9, r3
 8007fce:	2200      	movs	r2, #0
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	4620      	mov	r0, r4
 8007fd4:	4629      	mov	r1, r5
 8007fd6:	f7f8 fd77 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fda:	b108      	cbz	r0, 8007fe0 <__cvt+0xa4>
 8007fdc:	f8cd 900c 	str.w	r9, [sp, #12]
 8007fe0:	2230      	movs	r2, #48	; 0x30
 8007fe2:	9b03      	ldr	r3, [sp, #12]
 8007fe4:	454b      	cmp	r3, r9
 8007fe6:	d307      	bcc.n	8007ff8 <__cvt+0xbc>
 8007fe8:	9b03      	ldr	r3, [sp, #12]
 8007fea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007fec:	1bdb      	subs	r3, r3, r7
 8007fee:	4638      	mov	r0, r7
 8007ff0:	6013      	str	r3, [r2, #0]
 8007ff2:	b004      	add	sp, #16
 8007ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ff8:	1c59      	adds	r1, r3, #1
 8007ffa:	9103      	str	r1, [sp, #12]
 8007ffc:	701a      	strb	r2, [r3, #0]
 8007ffe:	e7f0      	b.n	8007fe2 <__cvt+0xa6>

08008000 <__exponent>:
 8008000:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008002:	4603      	mov	r3, r0
 8008004:	2900      	cmp	r1, #0
 8008006:	bfb8      	it	lt
 8008008:	4249      	neglt	r1, r1
 800800a:	f803 2b02 	strb.w	r2, [r3], #2
 800800e:	bfb4      	ite	lt
 8008010:	222d      	movlt	r2, #45	; 0x2d
 8008012:	222b      	movge	r2, #43	; 0x2b
 8008014:	2909      	cmp	r1, #9
 8008016:	7042      	strb	r2, [r0, #1]
 8008018:	dd2a      	ble.n	8008070 <__exponent+0x70>
 800801a:	f10d 0407 	add.w	r4, sp, #7
 800801e:	46a4      	mov	ip, r4
 8008020:	270a      	movs	r7, #10
 8008022:	46a6      	mov	lr, r4
 8008024:	460a      	mov	r2, r1
 8008026:	fb91 f6f7 	sdiv	r6, r1, r7
 800802a:	fb07 1516 	mls	r5, r7, r6, r1
 800802e:	3530      	adds	r5, #48	; 0x30
 8008030:	2a63      	cmp	r2, #99	; 0x63
 8008032:	f104 34ff 	add.w	r4, r4, #4294967295
 8008036:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800803a:	4631      	mov	r1, r6
 800803c:	dcf1      	bgt.n	8008022 <__exponent+0x22>
 800803e:	3130      	adds	r1, #48	; 0x30
 8008040:	f1ae 0502 	sub.w	r5, lr, #2
 8008044:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008048:	1c44      	adds	r4, r0, #1
 800804a:	4629      	mov	r1, r5
 800804c:	4561      	cmp	r1, ip
 800804e:	d30a      	bcc.n	8008066 <__exponent+0x66>
 8008050:	f10d 0209 	add.w	r2, sp, #9
 8008054:	eba2 020e 	sub.w	r2, r2, lr
 8008058:	4565      	cmp	r5, ip
 800805a:	bf88      	it	hi
 800805c:	2200      	movhi	r2, #0
 800805e:	4413      	add	r3, r2
 8008060:	1a18      	subs	r0, r3, r0
 8008062:	b003      	add	sp, #12
 8008064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008066:	f811 2b01 	ldrb.w	r2, [r1], #1
 800806a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800806e:	e7ed      	b.n	800804c <__exponent+0x4c>
 8008070:	2330      	movs	r3, #48	; 0x30
 8008072:	3130      	adds	r1, #48	; 0x30
 8008074:	7083      	strb	r3, [r0, #2]
 8008076:	70c1      	strb	r1, [r0, #3]
 8008078:	1d03      	adds	r3, r0, #4
 800807a:	e7f1      	b.n	8008060 <__exponent+0x60>

0800807c <_printf_float>:
 800807c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008080:	ed2d 8b02 	vpush	{d8}
 8008084:	b08d      	sub	sp, #52	; 0x34
 8008086:	460c      	mov	r4, r1
 8008088:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800808c:	4616      	mov	r6, r2
 800808e:	461f      	mov	r7, r3
 8008090:	4605      	mov	r5, r0
 8008092:	f003 f96b 	bl	800b36c <_localeconv_r>
 8008096:	f8d0 a000 	ldr.w	sl, [r0]
 800809a:	4650      	mov	r0, sl
 800809c:	f7f8 f8e8 	bl	8000270 <strlen>
 80080a0:	2300      	movs	r3, #0
 80080a2:	930a      	str	r3, [sp, #40]	; 0x28
 80080a4:	6823      	ldr	r3, [r4, #0]
 80080a6:	9305      	str	r3, [sp, #20]
 80080a8:	f8d8 3000 	ldr.w	r3, [r8]
 80080ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 80080b0:	3307      	adds	r3, #7
 80080b2:	f023 0307 	bic.w	r3, r3, #7
 80080b6:	f103 0208 	add.w	r2, r3, #8
 80080ba:	f8c8 2000 	str.w	r2, [r8]
 80080be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80080c6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80080ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80080ce:	9307      	str	r3, [sp, #28]
 80080d0:	f8cd 8018 	str.w	r8, [sp, #24]
 80080d4:	ee08 0a10 	vmov	s16, r0
 80080d8:	4b9f      	ldr	r3, [pc, #636]	; (8008358 <_printf_float+0x2dc>)
 80080da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080de:	f04f 32ff 	mov.w	r2, #4294967295
 80080e2:	f7f8 fd23 	bl	8000b2c <__aeabi_dcmpun>
 80080e6:	bb88      	cbnz	r0, 800814c <_printf_float+0xd0>
 80080e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080ec:	4b9a      	ldr	r3, [pc, #616]	; (8008358 <_printf_float+0x2dc>)
 80080ee:	f04f 32ff 	mov.w	r2, #4294967295
 80080f2:	f7f8 fcfd 	bl	8000af0 <__aeabi_dcmple>
 80080f6:	bb48      	cbnz	r0, 800814c <_printf_float+0xd0>
 80080f8:	2200      	movs	r2, #0
 80080fa:	2300      	movs	r3, #0
 80080fc:	4640      	mov	r0, r8
 80080fe:	4649      	mov	r1, r9
 8008100:	f7f8 fcec 	bl	8000adc <__aeabi_dcmplt>
 8008104:	b110      	cbz	r0, 800810c <_printf_float+0x90>
 8008106:	232d      	movs	r3, #45	; 0x2d
 8008108:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800810c:	4b93      	ldr	r3, [pc, #588]	; (800835c <_printf_float+0x2e0>)
 800810e:	4894      	ldr	r0, [pc, #592]	; (8008360 <_printf_float+0x2e4>)
 8008110:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008114:	bf94      	ite	ls
 8008116:	4698      	movls	r8, r3
 8008118:	4680      	movhi	r8, r0
 800811a:	2303      	movs	r3, #3
 800811c:	6123      	str	r3, [r4, #16]
 800811e:	9b05      	ldr	r3, [sp, #20]
 8008120:	f023 0204 	bic.w	r2, r3, #4
 8008124:	6022      	str	r2, [r4, #0]
 8008126:	f04f 0900 	mov.w	r9, #0
 800812a:	9700      	str	r7, [sp, #0]
 800812c:	4633      	mov	r3, r6
 800812e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008130:	4621      	mov	r1, r4
 8008132:	4628      	mov	r0, r5
 8008134:	f000 f9d8 	bl	80084e8 <_printf_common>
 8008138:	3001      	adds	r0, #1
 800813a:	f040 8090 	bne.w	800825e <_printf_float+0x1e2>
 800813e:	f04f 30ff 	mov.w	r0, #4294967295
 8008142:	b00d      	add	sp, #52	; 0x34
 8008144:	ecbd 8b02 	vpop	{d8}
 8008148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800814c:	4642      	mov	r2, r8
 800814e:	464b      	mov	r3, r9
 8008150:	4640      	mov	r0, r8
 8008152:	4649      	mov	r1, r9
 8008154:	f7f8 fcea 	bl	8000b2c <__aeabi_dcmpun>
 8008158:	b140      	cbz	r0, 800816c <_printf_float+0xf0>
 800815a:	464b      	mov	r3, r9
 800815c:	2b00      	cmp	r3, #0
 800815e:	bfbc      	itt	lt
 8008160:	232d      	movlt	r3, #45	; 0x2d
 8008162:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008166:	487f      	ldr	r0, [pc, #508]	; (8008364 <_printf_float+0x2e8>)
 8008168:	4b7f      	ldr	r3, [pc, #508]	; (8008368 <_printf_float+0x2ec>)
 800816a:	e7d1      	b.n	8008110 <_printf_float+0x94>
 800816c:	6863      	ldr	r3, [r4, #4]
 800816e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008172:	9206      	str	r2, [sp, #24]
 8008174:	1c5a      	adds	r2, r3, #1
 8008176:	d13f      	bne.n	80081f8 <_printf_float+0x17c>
 8008178:	2306      	movs	r3, #6
 800817a:	6063      	str	r3, [r4, #4]
 800817c:	9b05      	ldr	r3, [sp, #20]
 800817e:	6861      	ldr	r1, [r4, #4]
 8008180:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008184:	2300      	movs	r3, #0
 8008186:	9303      	str	r3, [sp, #12]
 8008188:	ab0a      	add	r3, sp, #40	; 0x28
 800818a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800818e:	ab09      	add	r3, sp, #36	; 0x24
 8008190:	ec49 8b10 	vmov	d0, r8, r9
 8008194:	9300      	str	r3, [sp, #0]
 8008196:	6022      	str	r2, [r4, #0]
 8008198:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800819c:	4628      	mov	r0, r5
 800819e:	f7ff fecd 	bl	8007f3c <__cvt>
 80081a2:	9b06      	ldr	r3, [sp, #24]
 80081a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081a6:	2b47      	cmp	r3, #71	; 0x47
 80081a8:	4680      	mov	r8, r0
 80081aa:	d108      	bne.n	80081be <_printf_float+0x142>
 80081ac:	1cc8      	adds	r0, r1, #3
 80081ae:	db02      	blt.n	80081b6 <_printf_float+0x13a>
 80081b0:	6863      	ldr	r3, [r4, #4]
 80081b2:	4299      	cmp	r1, r3
 80081b4:	dd41      	ble.n	800823a <_printf_float+0x1be>
 80081b6:	f1ab 0b02 	sub.w	fp, fp, #2
 80081ba:	fa5f fb8b 	uxtb.w	fp, fp
 80081be:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80081c2:	d820      	bhi.n	8008206 <_printf_float+0x18a>
 80081c4:	3901      	subs	r1, #1
 80081c6:	465a      	mov	r2, fp
 80081c8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80081cc:	9109      	str	r1, [sp, #36]	; 0x24
 80081ce:	f7ff ff17 	bl	8008000 <__exponent>
 80081d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081d4:	1813      	adds	r3, r2, r0
 80081d6:	2a01      	cmp	r2, #1
 80081d8:	4681      	mov	r9, r0
 80081da:	6123      	str	r3, [r4, #16]
 80081dc:	dc02      	bgt.n	80081e4 <_printf_float+0x168>
 80081de:	6822      	ldr	r2, [r4, #0]
 80081e0:	07d2      	lsls	r2, r2, #31
 80081e2:	d501      	bpl.n	80081e8 <_printf_float+0x16c>
 80081e4:	3301      	adds	r3, #1
 80081e6:	6123      	str	r3, [r4, #16]
 80081e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d09c      	beq.n	800812a <_printf_float+0xae>
 80081f0:	232d      	movs	r3, #45	; 0x2d
 80081f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081f6:	e798      	b.n	800812a <_printf_float+0xae>
 80081f8:	9a06      	ldr	r2, [sp, #24]
 80081fa:	2a47      	cmp	r2, #71	; 0x47
 80081fc:	d1be      	bne.n	800817c <_printf_float+0x100>
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d1bc      	bne.n	800817c <_printf_float+0x100>
 8008202:	2301      	movs	r3, #1
 8008204:	e7b9      	b.n	800817a <_printf_float+0xfe>
 8008206:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800820a:	d118      	bne.n	800823e <_printf_float+0x1c2>
 800820c:	2900      	cmp	r1, #0
 800820e:	6863      	ldr	r3, [r4, #4]
 8008210:	dd0b      	ble.n	800822a <_printf_float+0x1ae>
 8008212:	6121      	str	r1, [r4, #16]
 8008214:	b913      	cbnz	r3, 800821c <_printf_float+0x1a0>
 8008216:	6822      	ldr	r2, [r4, #0]
 8008218:	07d0      	lsls	r0, r2, #31
 800821a:	d502      	bpl.n	8008222 <_printf_float+0x1a6>
 800821c:	3301      	adds	r3, #1
 800821e:	440b      	add	r3, r1
 8008220:	6123      	str	r3, [r4, #16]
 8008222:	65a1      	str	r1, [r4, #88]	; 0x58
 8008224:	f04f 0900 	mov.w	r9, #0
 8008228:	e7de      	b.n	80081e8 <_printf_float+0x16c>
 800822a:	b913      	cbnz	r3, 8008232 <_printf_float+0x1b6>
 800822c:	6822      	ldr	r2, [r4, #0]
 800822e:	07d2      	lsls	r2, r2, #31
 8008230:	d501      	bpl.n	8008236 <_printf_float+0x1ba>
 8008232:	3302      	adds	r3, #2
 8008234:	e7f4      	b.n	8008220 <_printf_float+0x1a4>
 8008236:	2301      	movs	r3, #1
 8008238:	e7f2      	b.n	8008220 <_printf_float+0x1a4>
 800823a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800823e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008240:	4299      	cmp	r1, r3
 8008242:	db05      	blt.n	8008250 <_printf_float+0x1d4>
 8008244:	6823      	ldr	r3, [r4, #0]
 8008246:	6121      	str	r1, [r4, #16]
 8008248:	07d8      	lsls	r0, r3, #31
 800824a:	d5ea      	bpl.n	8008222 <_printf_float+0x1a6>
 800824c:	1c4b      	adds	r3, r1, #1
 800824e:	e7e7      	b.n	8008220 <_printf_float+0x1a4>
 8008250:	2900      	cmp	r1, #0
 8008252:	bfd4      	ite	le
 8008254:	f1c1 0202 	rsble	r2, r1, #2
 8008258:	2201      	movgt	r2, #1
 800825a:	4413      	add	r3, r2
 800825c:	e7e0      	b.n	8008220 <_printf_float+0x1a4>
 800825e:	6823      	ldr	r3, [r4, #0]
 8008260:	055a      	lsls	r2, r3, #21
 8008262:	d407      	bmi.n	8008274 <_printf_float+0x1f8>
 8008264:	6923      	ldr	r3, [r4, #16]
 8008266:	4642      	mov	r2, r8
 8008268:	4631      	mov	r1, r6
 800826a:	4628      	mov	r0, r5
 800826c:	47b8      	blx	r7
 800826e:	3001      	adds	r0, #1
 8008270:	d12c      	bne.n	80082cc <_printf_float+0x250>
 8008272:	e764      	b.n	800813e <_printf_float+0xc2>
 8008274:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008278:	f240 80e0 	bls.w	800843c <_printf_float+0x3c0>
 800827c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008280:	2200      	movs	r2, #0
 8008282:	2300      	movs	r3, #0
 8008284:	f7f8 fc20 	bl	8000ac8 <__aeabi_dcmpeq>
 8008288:	2800      	cmp	r0, #0
 800828a:	d034      	beq.n	80082f6 <_printf_float+0x27a>
 800828c:	4a37      	ldr	r2, [pc, #220]	; (800836c <_printf_float+0x2f0>)
 800828e:	2301      	movs	r3, #1
 8008290:	4631      	mov	r1, r6
 8008292:	4628      	mov	r0, r5
 8008294:	47b8      	blx	r7
 8008296:	3001      	adds	r0, #1
 8008298:	f43f af51 	beq.w	800813e <_printf_float+0xc2>
 800829c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80082a0:	429a      	cmp	r2, r3
 80082a2:	db02      	blt.n	80082aa <_printf_float+0x22e>
 80082a4:	6823      	ldr	r3, [r4, #0]
 80082a6:	07d8      	lsls	r0, r3, #31
 80082a8:	d510      	bpl.n	80082cc <_printf_float+0x250>
 80082aa:	ee18 3a10 	vmov	r3, s16
 80082ae:	4652      	mov	r2, sl
 80082b0:	4631      	mov	r1, r6
 80082b2:	4628      	mov	r0, r5
 80082b4:	47b8      	blx	r7
 80082b6:	3001      	adds	r0, #1
 80082b8:	f43f af41 	beq.w	800813e <_printf_float+0xc2>
 80082bc:	f04f 0800 	mov.w	r8, #0
 80082c0:	f104 091a 	add.w	r9, r4, #26
 80082c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082c6:	3b01      	subs	r3, #1
 80082c8:	4543      	cmp	r3, r8
 80082ca:	dc09      	bgt.n	80082e0 <_printf_float+0x264>
 80082cc:	6823      	ldr	r3, [r4, #0]
 80082ce:	079b      	lsls	r3, r3, #30
 80082d0:	f100 8105 	bmi.w	80084de <_printf_float+0x462>
 80082d4:	68e0      	ldr	r0, [r4, #12]
 80082d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082d8:	4298      	cmp	r0, r3
 80082da:	bfb8      	it	lt
 80082dc:	4618      	movlt	r0, r3
 80082de:	e730      	b.n	8008142 <_printf_float+0xc6>
 80082e0:	2301      	movs	r3, #1
 80082e2:	464a      	mov	r2, r9
 80082e4:	4631      	mov	r1, r6
 80082e6:	4628      	mov	r0, r5
 80082e8:	47b8      	blx	r7
 80082ea:	3001      	adds	r0, #1
 80082ec:	f43f af27 	beq.w	800813e <_printf_float+0xc2>
 80082f0:	f108 0801 	add.w	r8, r8, #1
 80082f4:	e7e6      	b.n	80082c4 <_printf_float+0x248>
 80082f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	dc39      	bgt.n	8008370 <_printf_float+0x2f4>
 80082fc:	4a1b      	ldr	r2, [pc, #108]	; (800836c <_printf_float+0x2f0>)
 80082fe:	2301      	movs	r3, #1
 8008300:	4631      	mov	r1, r6
 8008302:	4628      	mov	r0, r5
 8008304:	47b8      	blx	r7
 8008306:	3001      	adds	r0, #1
 8008308:	f43f af19 	beq.w	800813e <_printf_float+0xc2>
 800830c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008310:	4313      	orrs	r3, r2
 8008312:	d102      	bne.n	800831a <_printf_float+0x29e>
 8008314:	6823      	ldr	r3, [r4, #0]
 8008316:	07d9      	lsls	r1, r3, #31
 8008318:	d5d8      	bpl.n	80082cc <_printf_float+0x250>
 800831a:	ee18 3a10 	vmov	r3, s16
 800831e:	4652      	mov	r2, sl
 8008320:	4631      	mov	r1, r6
 8008322:	4628      	mov	r0, r5
 8008324:	47b8      	blx	r7
 8008326:	3001      	adds	r0, #1
 8008328:	f43f af09 	beq.w	800813e <_printf_float+0xc2>
 800832c:	f04f 0900 	mov.w	r9, #0
 8008330:	f104 0a1a 	add.w	sl, r4, #26
 8008334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008336:	425b      	negs	r3, r3
 8008338:	454b      	cmp	r3, r9
 800833a:	dc01      	bgt.n	8008340 <_printf_float+0x2c4>
 800833c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800833e:	e792      	b.n	8008266 <_printf_float+0x1ea>
 8008340:	2301      	movs	r3, #1
 8008342:	4652      	mov	r2, sl
 8008344:	4631      	mov	r1, r6
 8008346:	4628      	mov	r0, r5
 8008348:	47b8      	blx	r7
 800834a:	3001      	adds	r0, #1
 800834c:	f43f aef7 	beq.w	800813e <_printf_float+0xc2>
 8008350:	f109 0901 	add.w	r9, r9, #1
 8008354:	e7ee      	b.n	8008334 <_printf_float+0x2b8>
 8008356:	bf00      	nop
 8008358:	7fefffff 	.word	0x7fefffff
 800835c:	0800cba0 	.word	0x0800cba0
 8008360:	0800cba4 	.word	0x0800cba4
 8008364:	0800cbac 	.word	0x0800cbac
 8008368:	0800cba8 	.word	0x0800cba8
 800836c:	0800cbb0 	.word	0x0800cbb0
 8008370:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008372:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008374:	429a      	cmp	r2, r3
 8008376:	bfa8      	it	ge
 8008378:	461a      	movge	r2, r3
 800837a:	2a00      	cmp	r2, #0
 800837c:	4691      	mov	r9, r2
 800837e:	dc37      	bgt.n	80083f0 <_printf_float+0x374>
 8008380:	f04f 0b00 	mov.w	fp, #0
 8008384:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008388:	f104 021a 	add.w	r2, r4, #26
 800838c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800838e:	9305      	str	r3, [sp, #20]
 8008390:	eba3 0309 	sub.w	r3, r3, r9
 8008394:	455b      	cmp	r3, fp
 8008396:	dc33      	bgt.n	8008400 <_printf_float+0x384>
 8008398:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800839c:	429a      	cmp	r2, r3
 800839e:	db3b      	blt.n	8008418 <_printf_float+0x39c>
 80083a0:	6823      	ldr	r3, [r4, #0]
 80083a2:	07da      	lsls	r2, r3, #31
 80083a4:	d438      	bmi.n	8008418 <_printf_float+0x39c>
 80083a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083a8:	9b05      	ldr	r3, [sp, #20]
 80083aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083ac:	1ad3      	subs	r3, r2, r3
 80083ae:	eba2 0901 	sub.w	r9, r2, r1
 80083b2:	4599      	cmp	r9, r3
 80083b4:	bfa8      	it	ge
 80083b6:	4699      	movge	r9, r3
 80083b8:	f1b9 0f00 	cmp.w	r9, #0
 80083bc:	dc35      	bgt.n	800842a <_printf_float+0x3ae>
 80083be:	f04f 0800 	mov.w	r8, #0
 80083c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083c6:	f104 0a1a 	add.w	sl, r4, #26
 80083ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80083ce:	1a9b      	subs	r3, r3, r2
 80083d0:	eba3 0309 	sub.w	r3, r3, r9
 80083d4:	4543      	cmp	r3, r8
 80083d6:	f77f af79 	ble.w	80082cc <_printf_float+0x250>
 80083da:	2301      	movs	r3, #1
 80083dc:	4652      	mov	r2, sl
 80083de:	4631      	mov	r1, r6
 80083e0:	4628      	mov	r0, r5
 80083e2:	47b8      	blx	r7
 80083e4:	3001      	adds	r0, #1
 80083e6:	f43f aeaa 	beq.w	800813e <_printf_float+0xc2>
 80083ea:	f108 0801 	add.w	r8, r8, #1
 80083ee:	e7ec      	b.n	80083ca <_printf_float+0x34e>
 80083f0:	4613      	mov	r3, r2
 80083f2:	4631      	mov	r1, r6
 80083f4:	4642      	mov	r2, r8
 80083f6:	4628      	mov	r0, r5
 80083f8:	47b8      	blx	r7
 80083fa:	3001      	adds	r0, #1
 80083fc:	d1c0      	bne.n	8008380 <_printf_float+0x304>
 80083fe:	e69e      	b.n	800813e <_printf_float+0xc2>
 8008400:	2301      	movs	r3, #1
 8008402:	4631      	mov	r1, r6
 8008404:	4628      	mov	r0, r5
 8008406:	9205      	str	r2, [sp, #20]
 8008408:	47b8      	blx	r7
 800840a:	3001      	adds	r0, #1
 800840c:	f43f ae97 	beq.w	800813e <_printf_float+0xc2>
 8008410:	9a05      	ldr	r2, [sp, #20]
 8008412:	f10b 0b01 	add.w	fp, fp, #1
 8008416:	e7b9      	b.n	800838c <_printf_float+0x310>
 8008418:	ee18 3a10 	vmov	r3, s16
 800841c:	4652      	mov	r2, sl
 800841e:	4631      	mov	r1, r6
 8008420:	4628      	mov	r0, r5
 8008422:	47b8      	blx	r7
 8008424:	3001      	adds	r0, #1
 8008426:	d1be      	bne.n	80083a6 <_printf_float+0x32a>
 8008428:	e689      	b.n	800813e <_printf_float+0xc2>
 800842a:	9a05      	ldr	r2, [sp, #20]
 800842c:	464b      	mov	r3, r9
 800842e:	4442      	add	r2, r8
 8008430:	4631      	mov	r1, r6
 8008432:	4628      	mov	r0, r5
 8008434:	47b8      	blx	r7
 8008436:	3001      	adds	r0, #1
 8008438:	d1c1      	bne.n	80083be <_printf_float+0x342>
 800843a:	e680      	b.n	800813e <_printf_float+0xc2>
 800843c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800843e:	2a01      	cmp	r2, #1
 8008440:	dc01      	bgt.n	8008446 <_printf_float+0x3ca>
 8008442:	07db      	lsls	r3, r3, #31
 8008444:	d538      	bpl.n	80084b8 <_printf_float+0x43c>
 8008446:	2301      	movs	r3, #1
 8008448:	4642      	mov	r2, r8
 800844a:	4631      	mov	r1, r6
 800844c:	4628      	mov	r0, r5
 800844e:	47b8      	blx	r7
 8008450:	3001      	adds	r0, #1
 8008452:	f43f ae74 	beq.w	800813e <_printf_float+0xc2>
 8008456:	ee18 3a10 	vmov	r3, s16
 800845a:	4652      	mov	r2, sl
 800845c:	4631      	mov	r1, r6
 800845e:	4628      	mov	r0, r5
 8008460:	47b8      	blx	r7
 8008462:	3001      	adds	r0, #1
 8008464:	f43f ae6b 	beq.w	800813e <_printf_float+0xc2>
 8008468:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800846c:	2200      	movs	r2, #0
 800846e:	2300      	movs	r3, #0
 8008470:	f7f8 fb2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008474:	b9d8      	cbnz	r0, 80084ae <_printf_float+0x432>
 8008476:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008478:	f108 0201 	add.w	r2, r8, #1
 800847c:	3b01      	subs	r3, #1
 800847e:	4631      	mov	r1, r6
 8008480:	4628      	mov	r0, r5
 8008482:	47b8      	blx	r7
 8008484:	3001      	adds	r0, #1
 8008486:	d10e      	bne.n	80084a6 <_printf_float+0x42a>
 8008488:	e659      	b.n	800813e <_printf_float+0xc2>
 800848a:	2301      	movs	r3, #1
 800848c:	4652      	mov	r2, sl
 800848e:	4631      	mov	r1, r6
 8008490:	4628      	mov	r0, r5
 8008492:	47b8      	blx	r7
 8008494:	3001      	adds	r0, #1
 8008496:	f43f ae52 	beq.w	800813e <_printf_float+0xc2>
 800849a:	f108 0801 	add.w	r8, r8, #1
 800849e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084a0:	3b01      	subs	r3, #1
 80084a2:	4543      	cmp	r3, r8
 80084a4:	dcf1      	bgt.n	800848a <_printf_float+0x40e>
 80084a6:	464b      	mov	r3, r9
 80084a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80084ac:	e6dc      	b.n	8008268 <_printf_float+0x1ec>
 80084ae:	f04f 0800 	mov.w	r8, #0
 80084b2:	f104 0a1a 	add.w	sl, r4, #26
 80084b6:	e7f2      	b.n	800849e <_printf_float+0x422>
 80084b8:	2301      	movs	r3, #1
 80084ba:	4642      	mov	r2, r8
 80084bc:	e7df      	b.n	800847e <_printf_float+0x402>
 80084be:	2301      	movs	r3, #1
 80084c0:	464a      	mov	r2, r9
 80084c2:	4631      	mov	r1, r6
 80084c4:	4628      	mov	r0, r5
 80084c6:	47b8      	blx	r7
 80084c8:	3001      	adds	r0, #1
 80084ca:	f43f ae38 	beq.w	800813e <_printf_float+0xc2>
 80084ce:	f108 0801 	add.w	r8, r8, #1
 80084d2:	68e3      	ldr	r3, [r4, #12]
 80084d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80084d6:	1a5b      	subs	r3, r3, r1
 80084d8:	4543      	cmp	r3, r8
 80084da:	dcf0      	bgt.n	80084be <_printf_float+0x442>
 80084dc:	e6fa      	b.n	80082d4 <_printf_float+0x258>
 80084de:	f04f 0800 	mov.w	r8, #0
 80084e2:	f104 0919 	add.w	r9, r4, #25
 80084e6:	e7f4      	b.n	80084d2 <_printf_float+0x456>

080084e8 <_printf_common>:
 80084e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084ec:	4616      	mov	r6, r2
 80084ee:	4699      	mov	r9, r3
 80084f0:	688a      	ldr	r2, [r1, #8]
 80084f2:	690b      	ldr	r3, [r1, #16]
 80084f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80084f8:	4293      	cmp	r3, r2
 80084fa:	bfb8      	it	lt
 80084fc:	4613      	movlt	r3, r2
 80084fe:	6033      	str	r3, [r6, #0]
 8008500:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008504:	4607      	mov	r7, r0
 8008506:	460c      	mov	r4, r1
 8008508:	b10a      	cbz	r2, 800850e <_printf_common+0x26>
 800850a:	3301      	adds	r3, #1
 800850c:	6033      	str	r3, [r6, #0]
 800850e:	6823      	ldr	r3, [r4, #0]
 8008510:	0699      	lsls	r1, r3, #26
 8008512:	bf42      	ittt	mi
 8008514:	6833      	ldrmi	r3, [r6, #0]
 8008516:	3302      	addmi	r3, #2
 8008518:	6033      	strmi	r3, [r6, #0]
 800851a:	6825      	ldr	r5, [r4, #0]
 800851c:	f015 0506 	ands.w	r5, r5, #6
 8008520:	d106      	bne.n	8008530 <_printf_common+0x48>
 8008522:	f104 0a19 	add.w	sl, r4, #25
 8008526:	68e3      	ldr	r3, [r4, #12]
 8008528:	6832      	ldr	r2, [r6, #0]
 800852a:	1a9b      	subs	r3, r3, r2
 800852c:	42ab      	cmp	r3, r5
 800852e:	dc26      	bgt.n	800857e <_printf_common+0x96>
 8008530:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008534:	1e13      	subs	r3, r2, #0
 8008536:	6822      	ldr	r2, [r4, #0]
 8008538:	bf18      	it	ne
 800853a:	2301      	movne	r3, #1
 800853c:	0692      	lsls	r2, r2, #26
 800853e:	d42b      	bmi.n	8008598 <_printf_common+0xb0>
 8008540:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008544:	4649      	mov	r1, r9
 8008546:	4638      	mov	r0, r7
 8008548:	47c0      	blx	r8
 800854a:	3001      	adds	r0, #1
 800854c:	d01e      	beq.n	800858c <_printf_common+0xa4>
 800854e:	6823      	ldr	r3, [r4, #0]
 8008550:	68e5      	ldr	r5, [r4, #12]
 8008552:	6832      	ldr	r2, [r6, #0]
 8008554:	f003 0306 	and.w	r3, r3, #6
 8008558:	2b04      	cmp	r3, #4
 800855a:	bf08      	it	eq
 800855c:	1aad      	subeq	r5, r5, r2
 800855e:	68a3      	ldr	r3, [r4, #8]
 8008560:	6922      	ldr	r2, [r4, #16]
 8008562:	bf0c      	ite	eq
 8008564:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008568:	2500      	movne	r5, #0
 800856a:	4293      	cmp	r3, r2
 800856c:	bfc4      	itt	gt
 800856e:	1a9b      	subgt	r3, r3, r2
 8008570:	18ed      	addgt	r5, r5, r3
 8008572:	2600      	movs	r6, #0
 8008574:	341a      	adds	r4, #26
 8008576:	42b5      	cmp	r5, r6
 8008578:	d11a      	bne.n	80085b0 <_printf_common+0xc8>
 800857a:	2000      	movs	r0, #0
 800857c:	e008      	b.n	8008590 <_printf_common+0xa8>
 800857e:	2301      	movs	r3, #1
 8008580:	4652      	mov	r2, sl
 8008582:	4649      	mov	r1, r9
 8008584:	4638      	mov	r0, r7
 8008586:	47c0      	blx	r8
 8008588:	3001      	adds	r0, #1
 800858a:	d103      	bne.n	8008594 <_printf_common+0xac>
 800858c:	f04f 30ff 	mov.w	r0, #4294967295
 8008590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008594:	3501      	adds	r5, #1
 8008596:	e7c6      	b.n	8008526 <_printf_common+0x3e>
 8008598:	18e1      	adds	r1, r4, r3
 800859a:	1c5a      	adds	r2, r3, #1
 800859c:	2030      	movs	r0, #48	; 0x30
 800859e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80085a2:	4422      	add	r2, r4
 80085a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80085a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80085ac:	3302      	adds	r3, #2
 80085ae:	e7c7      	b.n	8008540 <_printf_common+0x58>
 80085b0:	2301      	movs	r3, #1
 80085b2:	4622      	mov	r2, r4
 80085b4:	4649      	mov	r1, r9
 80085b6:	4638      	mov	r0, r7
 80085b8:	47c0      	blx	r8
 80085ba:	3001      	adds	r0, #1
 80085bc:	d0e6      	beq.n	800858c <_printf_common+0xa4>
 80085be:	3601      	adds	r6, #1
 80085c0:	e7d9      	b.n	8008576 <_printf_common+0x8e>
	...

080085c4 <_printf_i>:
 80085c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085c8:	460c      	mov	r4, r1
 80085ca:	4691      	mov	r9, r2
 80085cc:	7e27      	ldrb	r7, [r4, #24]
 80085ce:	990c      	ldr	r1, [sp, #48]	; 0x30
 80085d0:	2f78      	cmp	r7, #120	; 0x78
 80085d2:	4680      	mov	r8, r0
 80085d4:	469a      	mov	sl, r3
 80085d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80085da:	d807      	bhi.n	80085ec <_printf_i+0x28>
 80085dc:	2f62      	cmp	r7, #98	; 0x62
 80085de:	d80a      	bhi.n	80085f6 <_printf_i+0x32>
 80085e0:	2f00      	cmp	r7, #0
 80085e2:	f000 80d8 	beq.w	8008796 <_printf_i+0x1d2>
 80085e6:	2f58      	cmp	r7, #88	; 0x58
 80085e8:	f000 80a3 	beq.w	8008732 <_printf_i+0x16e>
 80085ec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80085f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80085f4:	e03a      	b.n	800866c <_printf_i+0xa8>
 80085f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80085fa:	2b15      	cmp	r3, #21
 80085fc:	d8f6      	bhi.n	80085ec <_printf_i+0x28>
 80085fe:	a001      	add	r0, pc, #4	; (adr r0, 8008604 <_printf_i+0x40>)
 8008600:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008604:	0800865d 	.word	0x0800865d
 8008608:	08008671 	.word	0x08008671
 800860c:	080085ed 	.word	0x080085ed
 8008610:	080085ed 	.word	0x080085ed
 8008614:	080085ed 	.word	0x080085ed
 8008618:	080085ed 	.word	0x080085ed
 800861c:	08008671 	.word	0x08008671
 8008620:	080085ed 	.word	0x080085ed
 8008624:	080085ed 	.word	0x080085ed
 8008628:	080085ed 	.word	0x080085ed
 800862c:	080085ed 	.word	0x080085ed
 8008630:	0800877d 	.word	0x0800877d
 8008634:	080086a1 	.word	0x080086a1
 8008638:	0800875f 	.word	0x0800875f
 800863c:	080085ed 	.word	0x080085ed
 8008640:	080085ed 	.word	0x080085ed
 8008644:	0800879f 	.word	0x0800879f
 8008648:	080085ed 	.word	0x080085ed
 800864c:	080086a1 	.word	0x080086a1
 8008650:	080085ed 	.word	0x080085ed
 8008654:	080085ed 	.word	0x080085ed
 8008658:	08008767 	.word	0x08008767
 800865c:	680b      	ldr	r3, [r1, #0]
 800865e:	1d1a      	adds	r2, r3, #4
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	600a      	str	r2, [r1, #0]
 8008664:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008668:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800866c:	2301      	movs	r3, #1
 800866e:	e0a3      	b.n	80087b8 <_printf_i+0x1f4>
 8008670:	6825      	ldr	r5, [r4, #0]
 8008672:	6808      	ldr	r0, [r1, #0]
 8008674:	062e      	lsls	r6, r5, #24
 8008676:	f100 0304 	add.w	r3, r0, #4
 800867a:	d50a      	bpl.n	8008692 <_printf_i+0xce>
 800867c:	6805      	ldr	r5, [r0, #0]
 800867e:	600b      	str	r3, [r1, #0]
 8008680:	2d00      	cmp	r5, #0
 8008682:	da03      	bge.n	800868c <_printf_i+0xc8>
 8008684:	232d      	movs	r3, #45	; 0x2d
 8008686:	426d      	negs	r5, r5
 8008688:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800868c:	485e      	ldr	r0, [pc, #376]	; (8008808 <_printf_i+0x244>)
 800868e:	230a      	movs	r3, #10
 8008690:	e019      	b.n	80086c6 <_printf_i+0x102>
 8008692:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008696:	6805      	ldr	r5, [r0, #0]
 8008698:	600b      	str	r3, [r1, #0]
 800869a:	bf18      	it	ne
 800869c:	b22d      	sxthne	r5, r5
 800869e:	e7ef      	b.n	8008680 <_printf_i+0xbc>
 80086a0:	680b      	ldr	r3, [r1, #0]
 80086a2:	6825      	ldr	r5, [r4, #0]
 80086a4:	1d18      	adds	r0, r3, #4
 80086a6:	6008      	str	r0, [r1, #0]
 80086a8:	0628      	lsls	r0, r5, #24
 80086aa:	d501      	bpl.n	80086b0 <_printf_i+0xec>
 80086ac:	681d      	ldr	r5, [r3, #0]
 80086ae:	e002      	b.n	80086b6 <_printf_i+0xf2>
 80086b0:	0669      	lsls	r1, r5, #25
 80086b2:	d5fb      	bpl.n	80086ac <_printf_i+0xe8>
 80086b4:	881d      	ldrh	r5, [r3, #0]
 80086b6:	4854      	ldr	r0, [pc, #336]	; (8008808 <_printf_i+0x244>)
 80086b8:	2f6f      	cmp	r7, #111	; 0x6f
 80086ba:	bf0c      	ite	eq
 80086bc:	2308      	moveq	r3, #8
 80086be:	230a      	movne	r3, #10
 80086c0:	2100      	movs	r1, #0
 80086c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80086c6:	6866      	ldr	r6, [r4, #4]
 80086c8:	60a6      	str	r6, [r4, #8]
 80086ca:	2e00      	cmp	r6, #0
 80086cc:	bfa2      	ittt	ge
 80086ce:	6821      	ldrge	r1, [r4, #0]
 80086d0:	f021 0104 	bicge.w	r1, r1, #4
 80086d4:	6021      	strge	r1, [r4, #0]
 80086d6:	b90d      	cbnz	r5, 80086dc <_printf_i+0x118>
 80086d8:	2e00      	cmp	r6, #0
 80086da:	d04d      	beq.n	8008778 <_printf_i+0x1b4>
 80086dc:	4616      	mov	r6, r2
 80086de:	fbb5 f1f3 	udiv	r1, r5, r3
 80086e2:	fb03 5711 	mls	r7, r3, r1, r5
 80086e6:	5dc7      	ldrb	r7, [r0, r7]
 80086e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80086ec:	462f      	mov	r7, r5
 80086ee:	42bb      	cmp	r3, r7
 80086f0:	460d      	mov	r5, r1
 80086f2:	d9f4      	bls.n	80086de <_printf_i+0x11a>
 80086f4:	2b08      	cmp	r3, #8
 80086f6:	d10b      	bne.n	8008710 <_printf_i+0x14c>
 80086f8:	6823      	ldr	r3, [r4, #0]
 80086fa:	07df      	lsls	r7, r3, #31
 80086fc:	d508      	bpl.n	8008710 <_printf_i+0x14c>
 80086fe:	6923      	ldr	r3, [r4, #16]
 8008700:	6861      	ldr	r1, [r4, #4]
 8008702:	4299      	cmp	r1, r3
 8008704:	bfde      	ittt	le
 8008706:	2330      	movle	r3, #48	; 0x30
 8008708:	f806 3c01 	strble.w	r3, [r6, #-1]
 800870c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008710:	1b92      	subs	r2, r2, r6
 8008712:	6122      	str	r2, [r4, #16]
 8008714:	f8cd a000 	str.w	sl, [sp]
 8008718:	464b      	mov	r3, r9
 800871a:	aa03      	add	r2, sp, #12
 800871c:	4621      	mov	r1, r4
 800871e:	4640      	mov	r0, r8
 8008720:	f7ff fee2 	bl	80084e8 <_printf_common>
 8008724:	3001      	adds	r0, #1
 8008726:	d14c      	bne.n	80087c2 <_printf_i+0x1fe>
 8008728:	f04f 30ff 	mov.w	r0, #4294967295
 800872c:	b004      	add	sp, #16
 800872e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008732:	4835      	ldr	r0, [pc, #212]	; (8008808 <_printf_i+0x244>)
 8008734:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008738:	6823      	ldr	r3, [r4, #0]
 800873a:	680e      	ldr	r6, [r1, #0]
 800873c:	061f      	lsls	r7, r3, #24
 800873e:	f856 5b04 	ldr.w	r5, [r6], #4
 8008742:	600e      	str	r6, [r1, #0]
 8008744:	d514      	bpl.n	8008770 <_printf_i+0x1ac>
 8008746:	07d9      	lsls	r1, r3, #31
 8008748:	bf44      	itt	mi
 800874a:	f043 0320 	orrmi.w	r3, r3, #32
 800874e:	6023      	strmi	r3, [r4, #0]
 8008750:	b91d      	cbnz	r5, 800875a <_printf_i+0x196>
 8008752:	6823      	ldr	r3, [r4, #0]
 8008754:	f023 0320 	bic.w	r3, r3, #32
 8008758:	6023      	str	r3, [r4, #0]
 800875a:	2310      	movs	r3, #16
 800875c:	e7b0      	b.n	80086c0 <_printf_i+0xfc>
 800875e:	6823      	ldr	r3, [r4, #0]
 8008760:	f043 0320 	orr.w	r3, r3, #32
 8008764:	6023      	str	r3, [r4, #0]
 8008766:	2378      	movs	r3, #120	; 0x78
 8008768:	4828      	ldr	r0, [pc, #160]	; (800880c <_printf_i+0x248>)
 800876a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800876e:	e7e3      	b.n	8008738 <_printf_i+0x174>
 8008770:	065e      	lsls	r6, r3, #25
 8008772:	bf48      	it	mi
 8008774:	b2ad      	uxthmi	r5, r5
 8008776:	e7e6      	b.n	8008746 <_printf_i+0x182>
 8008778:	4616      	mov	r6, r2
 800877a:	e7bb      	b.n	80086f4 <_printf_i+0x130>
 800877c:	680b      	ldr	r3, [r1, #0]
 800877e:	6826      	ldr	r6, [r4, #0]
 8008780:	6960      	ldr	r0, [r4, #20]
 8008782:	1d1d      	adds	r5, r3, #4
 8008784:	600d      	str	r5, [r1, #0]
 8008786:	0635      	lsls	r5, r6, #24
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	d501      	bpl.n	8008790 <_printf_i+0x1cc>
 800878c:	6018      	str	r0, [r3, #0]
 800878e:	e002      	b.n	8008796 <_printf_i+0x1d2>
 8008790:	0671      	lsls	r1, r6, #25
 8008792:	d5fb      	bpl.n	800878c <_printf_i+0x1c8>
 8008794:	8018      	strh	r0, [r3, #0]
 8008796:	2300      	movs	r3, #0
 8008798:	6123      	str	r3, [r4, #16]
 800879a:	4616      	mov	r6, r2
 800879c:	e7ba      	b.n	8008714 <_printf_i+0x150>
 800879e:	680b      	ldr	r3, [r1, #0]
 80087a0:	1d1a      	adds	r2, r3, #4
 80087a2:	600a      	str	r2, [r1, #0]
 80087a4:	681e      	ldr	r6, [r3, #0]
 80087a6:	6862      	ldr	r2, [r4, #4]
 80087a8:	2100      	movs	r1, #0
 80087aa:	4630      	mov	r0, r6
 80087ac:	f7f7 fd10 	bl	80001d0 <memchr>
 80087b0:	b108      	cbz	r0, 80087b6 <_printf_i+0x1f2>
 80087b2:	1b80      	subs	r0, r0, r6
 80087b4:	6060      	str	r0, [r4, #4]
 80087b6:	6863      	ldr	r3, [r4, #4]
 80087b8:	6123      	str	r3, [r4, #16]
 80087ba:	2300      	movs	r3, #0
 80087bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087c0:	e7a8      	b.n	8008714 <_printf_i+0x150>
 80087c2:	6923      	ldr	r3, [r4, #16]
 80087c4:	4632      	mov	r2, r6
 80087c6:	4649      	mov	r1, r9
 80087c8:	4640      	mov	r0, r8
 80087ca:	47d0      	blx	sl
 80087cc:	3001      	adds	r0, #1
 80087ce:	d0ab      	beq.n	8008728 <_printf_i+0x164>
 80087d0:	6823      	ldr	r3, [r4, #0]
 80087d2:	079b      	lsls	r3, r3, #30
 80087d4:	d413      	bmi.n	80087fe <_printf_i+0x23a>
 80087d6:	68e0      	ldr	r0, [r4, #12]
 80087d8:	9b03      	ldr	r3, [sp, #12]
 80087da:	4298      	cmp	r0, r3
 80087dc:	bfb8      	it	lt
 80087de:	4618      	movlt	r0, r3
 80087e0:	e7a4      	b.n	800872c <_printf_i+0x168>
 80087e2:	2301      	movs	r3, #1
 80087e4:	4632      	mov	r2, r6
 80087e6:	4649      	mov	r1, r9
 80087e8:	4640      	mov	r0, r8
 80087ea:	47d0      	blx	sl
 80087ec:	3001      	adds	r0, #1
 80087ee:	d09b      	beq.n	8008728 <_printf_i+0x164>
 80087f0:	3501      	adds	r5, #1
 80087f2:	68e3      	ldr	r3, [r4, #12]
 80087f4:	9903      	ldr	r1, [sp, #12]
 80087f6:	1a5b      	subs	r3, r3, r1
 80087f8:	42ab      	cmp	r3, r5
 80087fa:	dcf2      	bgt.n	80087e2 <_printf_i+0x21e>
 80087fc:	e7eb      	b.n	80087d6 <_printf_i+0x212>
 80087fe:	2500      	movs	r5, #0
 8008800:	f104 0619 	add.w	r6, r4, #25
 8008804:	e7f5      	b.n	80087f2 <_printf_i+0x22e>
 8008806:	bf00      	nop
 8008808:	0800cbb2 	.word	0x0800cbb2
 800880c:	0800cbc3 	.word	0x0800cbc3

08008810 <_scanf_float>:
 8008810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008814:	b087      	sub	sp, #28
 8008816:	4617      	mov	r7, r2
 8008818:	9303      	str	r3, [sp, #12]
 800881a:	688b      	ldr	r3, [r1, #8]
 800881c:	1e5a      	subs	r2, r3, #1
 800881e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008822:	bf83      	ittte	hi
 8008824:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008828:	195b      	addhi	r3, r3, r5
 800882a:	9302      	strhi	r3, [sp, #8]
 800882c:	2300      	movls	r3, #0
 800882e:	bf86      	itte	hi
 8008830:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008834:	608b      	strhi	r3, [r1, #8]
 8008836:	9302      	strls	r3, [sp, #8]
 8008838:	680b      	ldr	r3, [r1, #0]
 800883a:	468b      	mov	fp, r1
 800883c:	2500      	movs	r5, #0
 800883e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008842:	f84b 3b1c 	str.w	r3, [fp], #28
 8008846:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800884a:	4680      	mov	r8, r0
 800884c:	460c      	mov	r4, r1
 800884e:	465e      	mov	r6, fp
 8008850:	46aa      	mov	sl, r5
 8008852:	46a9      	mov	r9, r5
 8008854:	9501      	str	r5, [sp, #4]
 8008856:	68a2      	ldr	r2, [r4, #8]
 8008858:	b152      	cbz	r2, 8008870 <_scanf_float+0x60>
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	781b      	ldrb	r3, [r3, #0]
 800885e:	2b4e      	cmp	r3, #78	; 0x4e
 8008860:	d864      	bhi.n	800892c <_scanf_float+0x11c>
 8008862:	2b40      	cmp	r3, #64	; 0x40
 8008864:	d83c      	bhi.n	80088e0 <_scanf_float+0xd0>
 8008866:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800886a:	b2c8      	uxtb	r0, r1
 800886c:	280e      	cmp	r0, #14
 800886e:	d93a      	bls.n	80088e6 <_scanf_float+0xd6>
 8008870:	f1b9 0f00 	cmp.w	r9, #0
 8008874:	d003      	beq.n	800887e <_scanf_float+0x6e>
 8008876:	6823      	ldr	r3, [r4, #0]
 8008878:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800887c:	6023      	str	r3, [r4, #0]
 800887e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008882:	f1ba 0f01 	cmp.w	sl, #1
 8008886:	f200 8113 	bhi.w	8008ab0 <_scanf_float+0x2a0>
 800888a:	455e      	cmp	r6, fp
 800888c:	f200 8105 	bhi.w	8008a9a <_scanf_float+0x28a>
 8008890:	2501      	movs	r5, #1
 8008892:	4628      	mov	r0, r5
 8008894:	b007      	add	sp, #28
 8008896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800889a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800889e:	2a0d      	cmp	r2, #13
 80088a0:	d8e6      	bhi.n	8008870 <_scanf_float+0x60>
 80088a2:	a101      	add	r1, pc, #4	; (adr r1, 80088a8 <_scanf_float+0x98>)
 80088a4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80088a8:	080089e7 	.word	0x080089e7
 80088ac:	08008871 	.word	0x08008871
 80088b0:	08008871 	.word	0x08008871
 80088b4:	08008871 	.word	0x08008871
 80088b8:	08008a47 	.word	0x08008a47
 80088bc:	08008a1f 	.word	0x08008a1f
 80088c0:	08008871 	.word	0x08008871
 80088c4:	08008871 	.word	0x08008871
 80088c8:	080089f5 	.word	0x080089f5
 80088cc:	08008871 	.word	0x08008871
 80088d0:	08008871 	.word	0x08008871
 80088d4:	08008871 	.word	0x08008871
 80088d8:	08008871 	.word	0x08008871
 80088dc:	080089ad 	.word	0x080089ad
 80088e0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80088e4:	e7db      	b.n	800889e <_scanf_float+0x8e>
 80088e6:	290e      	cmp	r1, #14
 80088e8:	d8c2      	bhi.n	8008870 <_scanf_float+0x60>
 80088ea:	a001      	add	r0, pc, #4	; (adr r0, 80088f0 <_scanf_float+0xe0>)
 80088ec:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80088f0:	0800899f 	.word	0x0800899f
 80088f4:	08008871 	.word	0x08008871
 80088f8:	0800899f 	.word	0x0800899f
 80088fc:	08008a33 	.word	0x08008a33
 8008900:	08008871 	.word	0x08008871
 8008904:	0800894d 	.word	0x0800894d
 8008908:	08008989 	.word	0x08008989
 800890c:	08008989 	.word	0x08008989
 8008910:	08008989 	.word	0x08008989
 8008914:	08008989 	.word	0x08008989
 8008918:	08008989 	.word	0x08008989
 800891c:	08008989 	.word	0x08008989
 8008920:	08008989 	.word	0x08008989
 8008924:	08008989 	.word	0x08008989
 8008928:	08008989 	.word	0x08008989
 800892c:	2b6e      	cmp	r3, #110	; 0x6e
 800892e:	d809      	bhi.n	8008944 <_scanf_float+0x134>
 8008930:	2b60      	cmp	r3, #96	; 0x60
 8008932:	d8b2      	bhi.n	800889a <_scanf_float+0x8a>
 8008934:	2b54      	cmp	r3, #84	; 0x54
 8008936:	d077      	beq.n	8008a28 <_scanf_float+0x218>
 8008938:	2b59      	cmp	r3, #89	; 0x59
 800893a:	d199      	bne.n	8008870 <_scanf_float+0x60>
 800893c:	2d07      	cmp	r5, #7
 800893e:	d197      	bne.n	8008870 <_scanf_float+0x60>
 8008940:	2508      	movs	r5, #8
 8008942:	e029      	b.n	8008998 <_scanf_float+0x188>
 8008944:	2b74      	cmp	r3, #116	; 0x74
 8008946:	d06f      	beq.n	8008a28 <_scanf_float+0x218>
 8008948:	2b79      	cmp	r3, #121	; 0x79
 800894a:	e7f6      	b.n	800893a <_scanf_float+0x12a>
 800894c:	6821      	ldr	r1, [r4, #0]
 800894e:	05c8      	lsls	r0, r1, #23
 8008950:	d51a      	bpl.n	8008988 <_scanf_float+0x178>
 8008952:	9b02      	ldr	r3, [sp, #8]
 8008954:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008958:	6021      	str	r1, [r4, #0]
 800895a:	f109 0901 	add.w	r9, r9, #1
 800895e:	b11b      	cbz	r3, 8008968 <_scanf_float+0x158>
 8008960:	3b01      	subs	r3, #1
 8008962:	3201      	adds	r2, #1
 8008964:	9302      	str	r3, [sp, #8]
 8008966:	60a2      	str	r2, [r4, #8]
 8008968:	68a3      	ldr	r3, [r4, #8]
 800896a:	3b01      	subs	r3, #1
 800896c:	60a3      	str	r3, [r4, #8]
 800896e:	6923      	ldr	r3, [r4, #16]
 8008970:	3301      	adds	r3, #1
 8008972:	6123      	str	r3, [r4, #16]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	3b01      	subs	r3, #1
 8008978:	2b00      	cmp	r3, #0
 800897a:	607b      	str	r3, [r7, #4]
 800897c:	f340 8084 	ble.w	8008a88 <_scanf_float+0x278>
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	3301      	adds	r3, #1
 8008984:	603b      	str	r3, [r7, #0]
 8008986:	e766      	b.n	8008856 <_scanf_float+0x46>
 8008988:	eb1a 0f05 	cmn.w	sl, r5
 800898c:	f47f af70 	bne.w	8008870 <_scanf_float+0x60>
 8008990:	6822      	ldr	r2, [r4, #0]
 8008992:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008996:	6022      	str	r2, [r4, #0]
 8008998:	f806 3b01 	strb.w	r3, [r6], #1
 800899c:	e7e4      	b.n	8008968 <_scanf_float+0x158>
 800899e:	6822      	ldr	r2, [r4, #0]
 80089a0:	0610      	lsls	r0, r2, #24
 80089a2:	f57f af65 	bpl.w	8008870 <_scanf_float+0x60>
 80089a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089aa:	e7f4      	b.n	8008996 <_scanf_float+0x186>
 80089ac:	f1ba 0f00 	cmp.w	sl, #0
 80089b0:	d10e      	bne.n	80089d0 <_scanf_float+0x1c0>
 80089b2:	f1b9 0f00 	cmp.w	r9, #0
 80089b6:	d10e      	bne.n	80089d6 <_scanf_float+0x1c6>
 80089b8:	6822      	ldr	r2, [r4, #0]
 80089ba:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80089be:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80089c2:	d108      	bne.n	80089d6 <_scanf_float+0x1c6>
 80089c4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80089c8:	6022      	str	r2, [r4, #0]
 80089ca:	f04f 0a01 	mov.w	sl, #1
 80089ce:	e7e3      	b.n	8008998 <_scanf_float+0x188>
 80089d0:	f1ba 0f02 	cmp.w	sl, #2
 80089d4:	d055      	beq.n	8008a82 <_scanf_float+0x272>
 80089d6:	2d01      	cmp	r5, #1
 80089d8:	d002      	beq.n	80089e0 <_scanf_float+0x1d0>
 80089da:	2d04      	cmp	r5, #4
 80089dc:	f47f af48 	bne.w	8008870 <_scanf_float+0x60>
 80089e0:	3501      	adds	r5, #1
 80089e2:	b2ed      	uxtb	r5, r5
 80089e4:	e7d8      	b.n	8008998 <_scanf_float+0x188>
 80089e6:	f1ba 0f01 	cmp.w	sl, #1
 80089ea:	f47f af41 	bne.w	8008870 <_scanf_float+0x60>
 80089ee:	f04f 0a02 	mov.w	sl, #2
 80089f2:	e7d1      	b.n	8008998 <_scanf_float+0x188>
 80089f4:	b97d      	cbnz	r5, 8008a16 <_scanf_float+0x206>
 80089f6:	f1b9 0f00 	cmp.w	r9, #0
 80089fa:	f47f af3c 	bne.w	8008876 <_scanf_float+0x66>
 80089fe:	6822      	ldr	r2, [r4, #0]
 8008a00:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008a04:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008a08:	f47f af39 	bne.w	800887e <_scanf_float+0x6e>
 8008a0c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008a10:	6022      	str	r2, [r4, #0]
 8008a12:	2501      	movs	r5, #1
 8008a14:	e7c0      	b.n	8008998 <_scanf_float+0x188>
 8008a16:	2d03      	cmp	r5, #3
 8008a18:	d0e2      	beq.n	80089e0 <_scanf_float+0x1d0>
 8008a1a:	2d05      	cmp	r5, #5
 8008a1c:	e7de      	b.n	80089dc <_scanf_float+0x1cc>
 8008a1e:	2d02      	cmp	r5, #2
 8008a20:	f47f af26 	bne.w	8008870 <_scanf_float+0x60>
 8008a24:	2503      	movs	r5, #3
 8008a26:	e7b7      	b.n	8008998 <_scanf_float+0x188>
 8008a28:	2d06      	cmp	r5, #6
 8008a2a:	f47f af21 	bne.w	8008870 <_scanf_float+0x60>
 8008a2e:	2507      	movs	r5, #7
 8008a30:	e7b2      	b.n	8008998 <_scanf_float+0x188>
 8008a32:	6822      	ldr	r2, [r4, #0]
 8008a34:	0591      	lsls	r1, r2, #22
 8008a36:	f57f af1b 	bpl.w	8008870 <_scanf_float+0x60>
 8008a3a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008a3e:	6022      	str	r2, [r4, #0]
 8008a40:	f8cd 9004 	str.w	r9, [sp, #4]
 8008a44:	e7a8      	b.n	8008998 <_scanf_float+0x188>
 8008a46:	6822      	ldr	r2, [r4, #0]
 8008a48:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008a4c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008a50:	d006      	beq.n	8008a60 <_scanf_float+0x250>
 8008a52:	0550      	lsls	r0, r2, #21
 8008a54:	f57f af0c 	bpl.w	8008870 <_scanf_float+0x60>
 8008a58:	f1b9 0f00 	cmp.w	r9, #0
 8008a5c:	f43f af0f 	beq.w	800887e <_scanf_float+0x6e>
 8008a60:	0591      	lsls	r1, r2, #22
 8008a62:	bf58      	it	pl
 8008a64:	9901      	ldrpl	r1, [sp, #4]
 8008a66:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008a6a:	bf58      	it	pl
 8008a6c:	eba9 0101 	subpl.w	r1, r9, r1
 8008a70:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008a74:	bf58      	it	pl
 8008a76:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008a7a:	6022      	str	r2, [r4, #0]
 8008a7c:	f04f 0900 	mov.w	r9, #0
 8008a80:	e78a      	b.n	8008998 <_scanf_float+0x188>
 8008a82:	f04f 0a03 	mov.w	sl, #3
 8008a86:	e787      	b.n	8008998 <_scanf_float+0x188>
 8008a88:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008a8c:	4639      	mov	r1, r7
 8008a8e:	4640      	mov	r0, r8
 8008a90:	4798      	blx	r3
 8008a92:	2800      	cmp	r0, #0
 8008a94:	f43f aedf 	beq.w	8008856 <_scanf_float+0x46>
 8008a98:	e6ea      	b.n	8008870 <_scanf_float+0x60>
 8008a9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008aa2:	463a      	mov	r2, r7
 8008aa4:	4640      	mov	r0, r8
 8008aa6:	4798      	blx	r3
 8008aa8:	6923      	ldr	r3, [r4, #16]
 8008aaa:	3b01      	subs	r3, #1
 8008aac:	6123      	str	r3, [r4, #16]
 8008aae:	e6ec      	b.n	800888a <_scanf_float+0x7a>
 8008ab0:	1e6b      	subs	r3, r5, #1
 8008ab2:	2b06      	cmp	r3, #6
 8008ab4:	d825      	bhi.n	8008b02 <_scanf_float+0x2f2>
 8008ab6:	2d02      	cmp	r5, #2
 8008ab8:	d836      	bhi.n	8008b28 <_scanf_float+0x318>
 8008aba:	455e      	cmp	r6, fp
 8008abc:	f67f aee8 	bls.w	8008890 <_scanf_float+0x80>
 8008ac0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008ac4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ac8:	463a      	mov	r2, r7
 8008aca:	4640      	mov	r0, r8
 8008acc:	4798      	blx	r3
 8008ace:	6923      	ldr	r3, [r4, #16]
 8008ad0:	3b01      	subs	r3, #1
 8008ad2:	6123      	str	r3, [r4, #16]
 8008ad4:	e7f1      	b.n	8008aba <_scanf_float+0x2aa>
 8008ad6:	9802      	ldr	r0, [sp, #8]
 8008ad8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008adc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008ae0:	9002      	str	r0, [sp, #8]
 8008ae2:	463a      	mov	r2, r7
 8008ae4:	4640      	mov	r0, r8
 8008ae6:	4798      	blx	r3
 8008ae8:	6923      	ldr	r3, [r4, #16]
 8008aea:	3b01      	subs	r3, #1
 8008aec:	6123      	str	r3, [r4, #16]
 8008aee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008af2:	fa5f fa8a 	uxtb.w	sl, sl
 8008af6:	f1ba 0f02 	cmp.w	sl, #2
 8008afa:	d1ec      	bne.n	8008ad6 <_scanf_float+0x2c6>
 8008afc:	3d03      	subs	r5, #3
 8008afe:	b2ed      	uxtb	r5, r5
 8008b00:	1b76      	subs	r6, r6, r5
 8008b02:	6823      	ldr	r3, [r4, #0]
 8008b04:	05da      	lsls	r2, r3, #23
 8008b06:	d52f      	bpl.n	8008b68 <_scanf_float+0x358>
 8008b08:	055b      	lsls	r3, r3, #21
 8008b0a:	d510      	bpl.n	8008b2e <_scanf_float+0x31e>
 8008b0c:	455e      	cmp	r6, fp
 8008b0e:	f67f aebf 	bls.w	8008890 <_scanf_float+0x80>
 8008b12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b1a:	463a      	mov	r2, r7
 8008b1c:	4640      	mov	r0, r8
 8008b1e:	4798      	blx	r3
 8008b20:	6923      	ldr	r3, [r4, #16]
 8008b22:	3b01      	subs	r3, #1
 8008b24:	6123      	str	r3, [r4, #16]
 8008b26:	e7f1      	b.n	8008b0c <_scanf_float+0x2fc>
 8008b28:	46aa      	mov	sl, r5
 8008b2a:	9602      	str	r6, [sp, #8]
 8008b2c:	e7df      	b.n	8008aee <_scanf_float+0x2de>
 8008b2e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008b32:	6923      	ldr	r3, [r4, #16]
 8008b34:	2965      	cmp	r1, #101	; 0x65
 8008b36:	f103 33ff 	add.w	r3, r3, #4294967295
 8008b3a:	f106 35ff 	add.w	r5, r6, #4294967295
 8008b3e:	6123      	str	r3, [r4, #16]
 8008b40:	d00c      	beq.n	8008b5c <_scanf_float+0x34c>
 8008b42:	2945      	cmp	r1, #69	; 0x45
 8008b44:	d00a      	beq.n	8008b5c <_scanf_float+0x34c>
 8008b46:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b4a:	463a      	mov	r2, r7
 8008b4c:	4640      	mov	r0, r8
 8008b4e:	4798      	blx	r3
 8008b50:	6923      	ldr	r3, [r4, #16]
 8008b52:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008b56:	3b01      	subs	r3, #1
 8008b58:	1eb5      	subs	r5, r6, #2
 8008b5a:	6123      	str	r3, [r4, #16]
 8008b5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b60:	463a      	mov	r2, r7
 8008b62:	4640      	mov	r0, r8
 8008b64:	4798      	blx	r3
 8008b66:	462e      	mov	r6, r5
 8008b68:	6825      	ldr	r5, [r4, #0]
 8008b6a:	f015 0510 	ands.w	r5, r5, #16
 8008b6e:	d158      	bne.n	8008c22 <_scanf_float+0x412>
 8008b70:	7035      	strb	r5, [r6, #0]
 8008b72:	6823      	ldr	r3, [r4, #0]
 8008b74:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008b78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b7c:	d11c      	bne.n	8008bb8 <_scanf_float+0x3a8>
 8008b7e:	9b01      	ldr	r3, [sp, #4]
 8008b80:	454b      	cmp	r3, r9
 8008b82:	eba3 0209 	sub.w	r2, r3, r9
 8008b86:	d124      	bne.n	8008bd2 <_scanf_float+0x3c2>
 8008b88:	2200      	movs	r2, #0
 8008b8a:	4659      	mov	r1, fp
 8008b8c:	4640      	mov	r0, r8
 8008b8e:	f000 ffc1 	bl	8009b14 <_strtod_r>
 8008b92:	9b03      	ldr	r3, [sp, #12]
 8008b94:	6821      	ldr	r1, [r4, #0]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f011 0f02 	tst.w	r1, #2
 8008b9c:	ec57 6b10 	vmov	r6, r7, d0
 8008ba0:	f103 0204 	add.w	r2, r3, #4
 8008ba4:	d020      	beq.n	8008be8 <_scanf_float+0x3d8>
 8008ba6:	9903      	ldr	r1, [sp, #12]
 8008ba8:	600a      	str	r2, [r1, #0]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	e9c3 6700 	strd	r6, r7, [r3]
 8008bb0:	68e3      	ldr	r3, [r4, #12]
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	60e3      	str	r3, [r4, #12]
 8008bb6:	e66c      	b.n	8008892 <_scanf_float+0x82>
 8008bb8:	9b04      	ldr	r3, [sp, #16]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d0e4      	beq.n	8008b88 <_scanf_float+0x378>
 8008bbe:	9905      	ldr	r1, [sp, #20]
 8008bc0:	230a      	movs	r3, #10
 8008bc2:	462a      	mov	r2, r5
 8008bc4:	3101      	adds	r1, #1
 8008bc6:	4640      	mov	r0, r8
 8008bc8:	f001 f82e 	bl	8009c28 <_strtol_r>
 8008bcc:	9b04      	ldr	r3, [sp, #16]
 8008bce:	9e05      	ldr	r6, [sp, #20]
 8008bd0:	1ac2      	subs	r2, r0, r3
 8008bd2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008bd6:	429e      	cmp	r6, r3
 8008bd8:	bf28      	it	cs
 8008bda:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008bde:	4912      	ldr	r1, [pc, #72]	; (8008c28 <_scanf_float+0x418>)
 8008be0:	4630      	mov	r0, r6
 8008be2:	f000 f93d 	bl	8008e60 <siprintf>
 8008be6:	e7cf      	b.n	8008b88 <_scanf_float+0x378>
 8008be8:	f011 0f04 	tst.w	r1, #4
 8008bec:	9903      	ldr	r1, [sp, #12]
 8008bee:	600a      	str	r2, [r1, #0]
 8008bf0:	d1db      	bne.n	8008baa <_scanf_float+0x39a>
 8008bf2:	f8d3 8000 	ldr.w	r8, [r3]
 8008bf6:	ee10 2a10 	vmov	r2, s0
 8008bfa:	ee10 0a10 	vmov	r0, s0
 8008bfe:	463b      	mov	r3, r7
 8008c00:	4639      	mov	r1, r7
 8008c02:	f7f7 ff93 	bl	8000b2c <__aeabi_dcmpun>
 8008c06:	b128      	cbz	r0, 8008c14 <_scanf_float+0x404>
 8008c08:	4808      	ldr	r0, [pc, #32]	; (8008c2c <_scanf_float+0x41c>)
 8008c0a:	f000 f8ef 	bl	8008dec <nanf>
 8008c0e:	ed88 0a00 	vstr	s0, [r8]
 8008c12:	e7cd      	b.n	8008bb0 <_scanf_float+0x3a0>
 8008c14:	4630      	mov	r0, r6
 8008c16:	4639      	mov	r1, r7
 8008c18:	f7f7 ffe6 	bl	8000be8 <__aeabi_d2f>
 8008c1c:	f8c8 0000 	str.w	r0, [r8]
 8008c20:	e7c6      	b.n	8008bb0 <_scanf_float+0x3a0>
 8008c22:	2500      	movs	r5, #0
 8008c24:	e635      	b.n	8008892 <_scanf_float+0x82>
 8008c26:	bf00      	nop
 8008c28:	0800cbd4 	.word	0x0800cbd4
 8008c2c:	0800d050 	.word	0x0800d050

08008c30 <iprintf>:
 8008c30:	b40f      	push	{r0, r1, r2, r3}
 8008c32:	4b0a      	ldr	r3, [pc, #40]	; (8008c5c <iprintf+0x2c>)
 8008c34:	b513      	push	{r0, r1, r4, lr}
 8008c36:	681c      	ldr	r4, [r3, #0]
 8008c38:	b124      	cbz	r4, 8008c44 <iprintf+0x14>
 8008c3a:	69a3      	ldr	r3, [r4, #24]
 8008c3c:	b913      	cbnz	r3, 8008c44 <iprintf+0x14>
 8008c3e:	4620      	mov	r0, r4
 8008c40:	f001 ff88 	bl	800ab54 <__sinit>
 8008c44:	ab05      	add	r3, sp, #20
 8008c46:	9a04      	ldr	r2, [sp, #16]
 8008c48:	68a1      	ldr	r1, [r4, #8]
 8008c4a:	9301      	str	r3, [sp, #4]
 8008c4c:	4620      	mov	r0, r4
 8008c4e:	f003 fb0d 	bl	800c26c <_vfiprintf_r>
 8008c52:	b002      	add	sp, #8
 8008c54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c58:	b004      	add	sp, #16
 8008c5a:	4770      	bx	lr
 8008c5c:	20000014 	.word	0x20000014

08008c60 <setvbuf>:
 8008c60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008c64:	461d      	mov	r5, r3
 8008c66:	4b5d      	ldr	r3, [pc, #372]	; (8008ddc <setvbuf+0x17c>)
 8008c68:	681f      	ldr	r7, [r3, #0]
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	460e      	mov	r6, r1
 8008c6e:	4690      	mov	r8, r2
 8008c70:	b127      	cbz	r7, 8008c7c <setvbuf+0x1c>
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	b913      	cbnz	r3, 8008c7c <setvbuf+0x1c>
 8008c76:	4638      	mov	r0, r7
 8008c78:	f001 ff6c 	bl	800ab54 <__sinit>
 8008c7c:	4b58      	ldr	r3, [pc, #352]	; (8008de0 <setvbuf+0x180>)
 8008c7e:	429c      	cmp	r4, r3
 8008c80:	d167      	bne.n	8008d52 <setvbuf+0xf2>
 8008c82:	687c      	ldr	r4, [r7, #4]
 8008c84:	f1b8 0f02 	cmp.w	r8, #2
 8008c88:	d006      	beq.n	8008c98 <setvbuf+0x38>
 8008c8a:	f1b8 0f01 	cmp.w	r8, #1
 8008c8e:	f200 809f 	bhi.w	8008dd0 <setvbuf+0x170>
 8008c92:	2d00      	cmp	r5, #0
 8008c94:	f2c0 809c 	blt.w	8008dd0 <setvbuf+0x170>
 8008c98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c9a:	07db      	lsls	r3, r3, #31
 8008c9c:	d405      	bmi.n	8008caa <setvbuf+0x4a>
 8008c9e:	89a3      	ldrh	r3, [r4, #12]
 8008ca0:	0598      	lsls	r0, r3, #22
 8008ca2:	d402      	bmi.n	8008caa <setvbuf+0x4a>
 8008ca4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ca6:	f002 fb66 	bl	800b376 <__retarget_lock_acquire_recursive>
 8008caa:	4621      	mov	r1, r4
 8008cac:	4638      	mov	r0, r7
 8008cae:	f001 febd 	bl	800aa2c <_fflush_r>
 8008cb2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008cb4:	b141      	cbz	r1, 8008cc8 <setvbuf+0x68>
 8008cb6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008cba:	4299      	cmp	r1, r3
 8008cbc:	d002      	beq.n	8008cc4 <setvbuf+0x64>
 8008cbe:	4638      	mov	r0, r7
 8008cc0:	f003 f8a4 	bl	800be0c <_free_r>
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	6363      	str	r3, [r4, #52]	; 0x34
 8008cc8:	2300      	movs	r3, #0
 8008cca:	61a3      	str	r3, [r4, #24]
 8008ccc:	6063      	str	r3, [r4, #4]
 8008cce:	89a3      	ldrh	r3, [r4, #12]
 8008cd0:	0619      	lsls	r1, r3, #24
 8008cd2:	d503      	bpl.n	8008cdc <setvbuf+0x7c>
 8008cd4:	6921      	ldr	r1, [r4, #16]
 8008cd6:	4638      	mov	r0, r7
 8008cd8:	f003 f898 	bl	800be0c <_free_r>
 8008cdc:	89a3      	ldrh	r3, [r4, #12]
 8008cde:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8008ce2:	f023 0303 	bic.w	r3, r3, #3
 8008ce6:	f1b8 0f02 	cmp.w	r8, #2
 8008cea:	81a3      	strh	r3, [r4, #12]
 8008cec:	d06c      	beq.n	8008dc8 <setvbuf+0x168>
 8008cee:	ab01      	add	r3, sp, #4
 8008cf0:	466a      	mov	r2, sp
 8008cf2:	4621      	mov	r1, r4
 8008cf4:	4638      	mov	r0, r7
 8008cf6:	f002 fb40 	bl	800b37a <__swhatbuf_r>
 8008cfa:	89a3      	ldrh	r3, [r4, #12]
 8008cfc:	4318      	orrs	r0, r3
 8008cfe:	81a0      	strh	r0, [r4, #12]
 8008d00:	2d00      	cmp	r5, #0
 8008d02:	d130      	bne.n	8008d66 <setvbuf+0x106>
 8008d04:	9d00      	ldr	r5, [sp, #0]
 8008d06:	4628      	mov	r0, r5
 8008d08:	f002 fb9c 	bl	800b444 <malloc>
 8008d0c:	4606      	mov	r6, r0
 8008d0e:	2800      	cmp	r0, #0
 8008d10:	d155      	bne.n	8008dbe <setvbuf+0x15e>
 8008d12:	f8dd 9000 	ldr.w	r9, [sp]
 8008d16:	45a9      	cmp	r9, r5
 8008d18:	d14a      	bne.n	8008db0 <setvbuf+0x150>
 8008d1a:	f04f 35ff 	mov.w	r5, #4294967295
 8008d1e:	2200      	movs	r2, #0
 8008d20:	60a2      	str	r2, [r4, #8]
 8008d22:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8008d26:	6022      	str	r2, [r4, #0]
 8008d28:	6122      	str	r2, [r4, #16]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d30:	6162      	str	r2, [r4, #20]
 8008d32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008d34:	f043 0302 	orr.w	r3, r3, #2
 8008d38:	07d2      	lsls	r2, r2, #31
 8008d3a:	81a3      	strh	r3, [r4, #12]
 8008d3c:	d405      	bmi.n	8008d4a <setvbuf+0xea>
 8008d3e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8008d42:	d102      	bne.n	8008d4a <setvbuf+0xea>
 8008d44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d46:	f002 fb17 	bl	800b378 <__retarget_lock_release_recursive>
 8008d4a:	4628      	mov	r0, r5
 8008d4c:	b003      	add	sp, #12
 8008d4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d52:	4b24      	ldr	r3, [pc, #144]	; (8008de4 <setvbuf+0x184>)
 8008d54:	429c      	cmp	r4, r3
 8008d56:	d101      	bne.n	8008d5c <setvbuf+0xfc>
 8008d58:	68bc      	ldr	r4, [r7, #8]
 8008d5a:	e793      	b.n	8008c84 <setvbuf+0x24>
 8008d5c:	4b22      	ldr	r3, [pc, #136]	; (8008de8 <setvbuf+0x188>)
 8008d5e:	429c      	cmp	r4, r3
 8008d60:	bf08      	it	eq
 8008d62:	68fc      	ldreq	r4, [r7, #12]
 8008d64:	e78e      	b.n	8008c84 <setvbuf+0x24>
 8008d66:	2e00      	cmp	r6, #0
 8008d68:	d0cd      	beq.n	8008d06 <setvbuf+0xa6>
 8008d6a:	69bb      	ldr	r3, [r7, #24]
 8008d6c:	b913      	cbnz	r3, 8008d74 <setvbuf+0x114>
 8008d6e:	4638      	mov	r0, r7
 8008d70:	f001 fef0 	bl	800ab54 <__sinit>
 8008d74:	f1b8 0f01 	cmp.w	r8, #1
 8008d78:	bf08      	it	eq
 8008d7a:	89a3      	ldrheq	r3, [r4, #12]
 8008d7c:	6026      	str	r6, [r4, #0]
 8008d7e:	bf04      	itt	eq
 8008d80:	f043 0301 	orreq.w	r3, r3, #1
 8008d84:	81a3      	strheq	r3, [r4, #12]
 8008d86:	89a2      	ldrh	r2, [r4, #12]
 8008d88:	f012 0308 	ands.w	r3, r2, #8
 8008d8c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8008d90:	d01c      	beq.n	8008dcc <setvbuf+0x16c>
 8008d92:	07d3      	lsls	r3, r2, #31
 8008d94:	bf41      	itttt	mi
 8008d96:	2300      	movmi	r3, #0
 8008d98:	426d      	negmi	r5, r5
 8008d9a:	60a3      	strmi	r3, [r4, #8]
 8008d9c:	61a5      	strmi	r5, [r4, #24]
 8008d9e:	bf58      	it	pl
 8008da0:	60a5      	strpl	r5, [r4, #8]
 8008da2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8008da4:	f015 0501 	ands.w	r5, r5, #1
 8008da8:	d115      	bne.n	8008dd6 <setvbuf+0x176>
 8008daa:	f412 7f00 	tst.w	r2, #512	; 0x200
 8008dae:	e7c8      	b.n	8008d42 <setvbuf+0xe2>
 8008db0:	4648      	mov	r0, r9
 8008db2:	f002 fb47 	bl	800b444 <malloc>
 8008db6:	4606      	mov	r6, r0
 8008db8:	2800      	cmp	r0, #0
 8008dba:	d0ae      	beq.n	8008d1a <setvbuf+0xba>
 8008dbc:	464d      	mov	r5, r9
 8008dbe:	89a3      	ldrh	r3, [r4, #12]
 8008dc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008dc4:	81a3      	strh	r3, [r4, #12]
 8008dc6:	e7d0      	b.n	8008d6a <setvbuf+0x10a>
 8008dc8:	2500      	movs	r5, #0
 8008dca:	e7a8      	b.n	8008d1e <setvbuf+0xbe>
 8008dcc:	60a3      	str	r3, [r4, #8]
 8008dce:	e7e8      	b.n	8008da2 <setvbuf+0x142>
 8008dd0:	f04f 35ff 	mov.w	r5, #4294967295
 8008dd4:	e7b9      	b.n	8008d4a <setvbuf+0xea>
 8008dd6:	2500      	movs	r5, #0
 8008dd8:	e7b7      	b.n	8008d4a <setvbuf+0xea>
 8008dda:	bf00      	nop
 8008ddc:	20000014 	.word	0x20000014
 8008de0:	0800cde8 	.word	0x0800cde8
 8008de4:	0800ce08 	.word	0x0800ce08
 8008de8:	0800cdc8 	.word	0x0800cdc8

08008dec <nanf>:
 8008dec:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008df4 <nanf+0x8>
 8008df0:	4770      	bx	lr
 8008df2:	bf00      	nop
 8008df4:	7fc00000 	.word	0x7fc00000

08008df8 <sniprintf>:
 8008df8:	b40c      	push	{r2, r3}
 8008dfa:	b530      	push	{r4, r5, lr}
 8008dfc:	4b17      	ldr	r3, [pc, #92]	; (8008e5c <sniprintf+0x64>)
 8008dfe:	1e0c      	subs	r4, r1, #0
 8008e00:	681d      	ldr	r5, [r3, #0]
 8008e02:	b09d      	sub	sp, #116	; 0x74
 8008e04:	da08      	bge.n	8008e18 <sniprintf+0x20>
 8008e06:	238b      	movs	r3, #139	; 0x8b
 8008e08:	602b      	str	r3, [r5, #0]
 8008e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8008e0e:	b01d      	add	sp, #116	; 0x74
 8008e10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e14:	b002      	add	sp, #8
 8008e16:	4770      	bx	lr
 8008e18:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008e1c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008e20:	bf14      	ite	ne
 8008e22:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008e26:	4623      	moveq	r3, r4
 8008e28:	9304      	str	r3, [sp, #16]
 8008e2a:	9307      	str	r3, [sp, #28]
 8008e2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008e30:	9002      	str	r0, [sp, #8]
 8008e32:	9006      	str	r0, [sp, #24]
 8008e34:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008e38:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008e3a:	ab21      	add	r3, sp, #132	; 0x84
 8008e3c:	a902      	add	r1, sp, #8
 8008e3e:	4628      	mov	r0, r5
 8008e40:	9301      	str	r3, [sp, #4]
 8008e42:	f003 f8e9 	bl	800c018 <_svfiprintf_r>
 8008e46:	1c43      	adds	r3, r0, #1
 8008e48:	bfbc      	itt	lt
 8008e4a:	238b      	movlt	r3, #139	; 0x8b
 8008e4c:	602b      	strlt	r3, [r5, #0]
 8008e4e:	2c00      	cmp	r4, #0
 8008e50:	d0dd      	beq.n	8008e0e <sniprintf+0x16>
 8008e52:	9b02      	ldr	r3, [sp, #8]
 8008e54:	2200      	movs	r2, #0
 8008e56:	701a      	strb	r2, [r3, #0]
 8008e58:	e7d9      	b.n	8008e0e <sniprintf+0x16>
 8008e5a:	bf00      	nop
 8008e5c:	20000014 	.word	0x20000014

08008e60 <siprintf>:
 8008e60:	b40e      	push	{r1, r2, r3}
 8008e62:	b500      	push	{lr}
 8008e64:	b09c      	sub	sp, #112	; 0x70
 8008e66:	ab1d      	add	r3, sp, #116	; 0x74
 8008e68:	9002      	str	r0, [sp, #8]
 8008e6a:	9006      	str	r0, [sp, #24]
 8008e6c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008e70:	4809      	ldr	r0, [pc, #36]	; (8008e98 <siprintf+0x38>)
 8008e72:	9107      	str	r1, [sp, #28]
 8008e74:	9104      	str	r1, [sp, #16]
 8008e76:	4909      	ldr	r1, [pc, #36]	; (8008e9c <siprintf+0x3c>)
 8008e78:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e7c:	9105      	str	r1, [sp, #20]
 8008e7e:	6800      	ldr	r0, [r0, #0]
 8008e80:	9301      	str	r3, [sp, #4]
 8008e82:	a902      	add	r1, sp, #8
 8008e84:	f003 f8c8 	bl	800c018 <_svfiprintf_r>
 8008e88:	9b02      	ldr	r3, [sp, #8]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	701a      	strb	r2, [r3, #0]
 8008e8e:	b01c      	add	sp, #112	; 0x70
 8008e90:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e94:	b003      	add	sp, #12
 8008e96:	4770      	bx	lr
 8008e98:	20000014 	.word	0x20000014
 8008e9c:	ffff0208 	.word	0xffff0208

08008ea0 <strncmp>:
 8008ea0:	b510      	push	{r4, lr}
 8008ea2:	b16a      	cbz	r2, 8008ec0 <strncmp+0x20>
 8008ea4:	3901      	subs	r1, #1
 8008ea6:	1884      	adds	r4, r0, r2
 8008ea8:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008eac:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d103      	bne.n	8008ebc <strncmp+0x1c>
 8008eb4:	42a0      	cmp	r0, r4
 8008eb6:	d001      	beq.n	8008ebc <strncmp+0x1c>
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d1f5      	bne.n	8008ea8 <strncmp+0x8>
 8008ebc:	1a98      	subs	r0, r3, r2
 8008ebe:	bd10      	pop	{r4, pc}
 8008ec0:	4610      	mov	r0, r2
 8008ec2:	e7fc      	b.n	8008ebe <strncmp+0x1e>

08008ec4 <sulp>:
 8008ec4:	b570      	push	{r4, r5, r6, lr}
 8008ec6:	4604      	mov	r4, r0
 8008ec8:	460d      	mov	r5, r1
 8008eca:	ec45 4b10 	vmov	d0, r4, r5
 8008ece:	4616      	mov	r6, r2
 8008ed0:	f002 fe3e 	bl	800bb50 <__ulp>
 8008ed4:	ec51 0b10 	vmov	r0, r1, d0
 8008ed8:	b17e      	cbz	r6, 8008efa <sulp+0x36>
 8008eda:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008ede:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	dd09      	ble.n	8008efa <sulp+0x36>
 8008ee6:	051b      	lsls	r3, r3, #20
 8008ee8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008eec:	2400      	movs	r4, #0
 8008eee:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008ef2:	4622      	mov	r2, r4
 8008ef4:	462b      	mov	r3, r5
 8008ef6:	f7f7 fb7f 	bl	80005f8 <__aeabi_dmul>
 8008efa:	bd70      	pop	{r4, r5, r6, pc}
 8008efc:	0000      	movs	r0, r0
	...

08008f00 <_strtod_l>:
 8008f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f04:	b0a3      	sub	sp, #140	; 0x8c
 8008f06:	461f      	mov	r7, r3
 8008f08:	2300      	movs	r3, #0
 8008f0a:	931e      	str	r3, [sp, #120]	; 0x78
 8008f0c:	4ba4      	ldr	r3, [pc, #656]	; (80091a0 <_strtod_l+0x2a0>)
 8008f0e:	9219      	str	r2, [sp, #100]	; 0x64
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	9307      	str	r3, [sp, #28]
 8008f14:	4604      	mov	r4, r0
 8008f16:	4618      	mov	r0, r3
 8008f18:	4688      	mov	r8, r1
 8008f1a:	f7f7 f9a9 	bl	8000270 <strlen>
 8008f1e:	f04f 0a00 	mov.w	sl, #0
 8008f22:	4605      	mov	r5, r0
 8008f24:	f04f 0b00 	mov.w	fp, #0
 8008f28:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8008f2c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008f2e:	781a      	ldrb	r2, [r3, #0]
 8008f30:	2a2b      	cmp	r2, #43	; 0x2b
 8008f32:	d04c      	beq.n	8008fce <_strtod_l+0xce>
 8008f34:	d839      	bhi.n	8008faa <_strtod_l+0xaa>
 8008f36:	2a0d      	cmp	r2, #13
 8008f38:	d832      	bhi.n	8008fa0 <_strtod_l+0xa0>
 8008f3a:	2a08      	cmp	r2, #8
 8008f3c:	d832      	bhi.n	8008fa4 <_strtod_l+0xa4>
 8008f3e:	2a00      	cmp	r2, #0
 8008f40:	d03c      	beq.n	8008fbc <_strtod_l+0xbc>
 8008f42:	2300      	movs	r3, #0
 8008f44:	930e      	str	r3, [sp, #56]	; 0x38
 8008f46:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8008f48:	7833      	ldrb	r3, [r6, #0]
 8008f4a:	2b30      	cmp	r3, #48	; 0x30
 8008f4c:	f040 80b4 	bne.w	80090b8 <_strtod_l+0x1b8>
 8008f50:	7873      	ldrb	r3, [r6, #1]
 8008f52:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008f56:	2b58      	cmp	r3, #88	; 0x58
 8008f58:	d16c      	bne.n	8009034 <_strtod_l+0x134>
 8008f5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f5c:	9301      	str	r3, [sp, #4]
 8008f5e:	ab1e      	add	r3, sp, #120	; 0x78
 8008f60:	9702      	str	r7, [sp, #8]
 8008f62:	9300      	str	r3, [sp, #0]
 8008f64:	4a8f      	ldr	r2, [pc, #572]	; (80091a4 <_strtod_l+0x2a4>)
 8008f66:	ab1f      	add	r3, sp, #124	; 0x7c
 8008f68:	a91d      	add	r1, sp, #116	; 0x74
 8008f6a:	4620      	mov	r0, r4
 8008f6c:	f001 fef6 	bl	800ad5c <__gethex>
 8008f70:	f010 0707 	ands.w	r7, r0, #7
 8008f74:	4605      	mov	r5, r0
 8008f76:	d005      	beq.n	8008f84 <_strtod_l+0x84>
 8008f78:	2f06      	cmp	r7, #6
 8008f7a:	d12a      	bne.n	8008fd2 <_strtod_l+0xd2>
 8008f7c:	3601      	adds	r6, #1
 8008f7e:	2300      	movs	r3, #0
 8008f80:	961d      	str	r6, [sp, #116]	; 0x74
 8008f82:	930e      	str	r3, [sp, #56]	; 0x38
 8008f84:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	f040 8596 	bne.w	8009ab8 <_strtod_l+0xbb8>
 8008f8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f8e:	b1db      	cbz	r3, 8008fc8 <_strtod_l+0xc8>
 8008f90:	4652      	mov	r2, sl
 8008f92:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008f96:	ec43 2b10 	vmov	d0, r2, r3
 8008f9a:	b023      	add	sp, #140	; 0x8c
 8008f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fa0:	2a20      	cmp	r2, #32
 8008fa2:	d1ce      	bne.n	8008f42 <_strtod_l+0x42>
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	931d      	str	r3, [sp, #116]	; 0x74
 8008fa8:	e7c0      	b.n	8008f2c <_strtod_l+0x2c>
 8008faa:	2a2d      	cmp	r2, #45	; 0x2d
 8008fac:	d1c9      	bne.n	8008f42 <_strtod_l+0x42>
 8008fae:	2201      	movs	r2, #1
 8008fb0:	920e      	str	r2, [sp, #56]	; 0x38
 8008fb2:	1c5a      	adds	r2, r3, #1
 8008fb4:	921d      	str	r2, [sp, #116]	; 0x74
 8008fb6:	785b      	ldrb	r3, [r3, #1]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d1c4      	bne.n	8008f46 <_strtod_l+0x46>
 8008fbc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008fbe:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	f040 8576 	bne.w	8009ab4 <_strtod_l+0xbb4>
 8008fc8:	4652      	mov	r2, sl
 8008fca:	465b      	mov	r3, fp
 8008fcc:	e7e3      	b.n	8008f96 <_strtod_l+0x96>
 8008fce:	2200      	movs	r2, #0
 8008fd0:	e7ee      	b.n	8008fb0 <_strtod_l+0xb0>
 8008fd2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008fd4:	b13a      	cbz	r2, 8008fe6 <_strtod_l+0xe6>
 8008fd6:	2135      	movs	r1, #53	; 0x35
 8008fd8:	a820      	add	r0, sp, #128	; 0x80
 8008fda:	f002 fec4 	bl	800bd66 <__copybits>
 8008fde:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008fe0:	4620      	mov	r0, r4
 8008fe2:	f002 fa89 	bl	800b4f8 <_Bfree>
 8008fe6:	3f01      	subs	r7, #1
 8008fe8:	2f05      	cmp	r7, #5
 8008fea:	d807      	bhi.n	8008ffc <_strtod_l+0xfc>
 8008fec:	e8df f007 	tbb	[pc, r7]
 8008ff0:	1d180b0e 	.word	0x1d180b0e
 8008ff4:	030e      	.short	0x030e
 8008ff6:	f04f 0b00 	mov.w	fp, #0
 8008ffa:	46da      	mov	sl, fp
 8008ffc:	0728      	lsls	r0, r5, #28
 8008ffe:	d5c1      	bpl.n	8008f84 <_strtod_l+0x84>
 8009000:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009004:	e7be      	b.n	8008f84 <_strtod_l+0x84>
 8009006:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800900a:	e7f7      	b.n	8008ffc <_strtod_l+0xfc>
 800900c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8009010:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009012:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009016:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800901a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800901e:	e7ed      	b.n	8008ffc <_strtod_l+0xfc>
 8009020:	f8df b184 	ldr.w	fp, [pc, #388]	; 80091a8 <_strtod_l+0x2a8>
 8009024:	f04f 0a00 	mov.w	sl, #0
 8009028:	e7e8      	b.n	8008ffc <_strtod_l+0xfc>
 800902a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800902e:	f04f 3aff 	mov.w	sl, #4294967295
 8009032:	e7e3      	b.n	8008ffc <_strtod_l+0xfc>
 8009034:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009036:	1c5a      	adds	r2, r3, #1
 8009038:	921d      	str	r2, [sp, #116]	; 0x74
 800903a:	785b      	ldrb	r3, [r3, #1]
 800903c:	2b30      	cmp	r3, #48	; 0x30
 800903e:	d0f9      	beq.n	8009034 <_strtod_l+0x134>
 8009040:	2b00      	cmp	r3, #0
 8009042:	d09f      	beq.n	8008f84 <_strtod_l+0x84>
 8009044:	2301      	movs	r3, #1
 8009046:	f04f 0900 	mov.w	r9, #0
 800904a:	9304      	str	r3, [sp, #16]
 800904c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800904e:	930a      	str	r3, [sp, #40]	; 0x28
 8009050:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8009054:	464f      	mov	r7, r9
 8009056:	220a      	movs	r2, #10
 8009058:	981d      	ldr	r0, [sp, #116]	; 0x74
 800905a:	7806      	ldrb	r6, [r0, #0]
 800905c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009060:	b2d9      	uxtb	r1, r3
 8009062:	2909      	cmp	r1, #9
 8009064:	d92a      	bls.n	80090bc <_strtod_l+0x1bc>
 8009066:	9907      	ldr	r1, [sp, #28]
 8009068:	462a      	mov	r2, r5
 800906a:	f7ff ff19 	bl	8008ea0 <strncmp>
 800906e:	b398      	cbz	r0, 80090d8 <_strtod_l+0x1d8>
 8009070:	2000      	movs	r0, #0
 8009072:	4633      	mov	r3, r6
 8009074:	463d      	mov	r5, r7
 8009076:	9007      	str	r0, [sp, #28]
 8009078:	4602      	mov	r2, r0
 800907a:	2b65      	cmp	r3, #101	; 0x65
 800907c:	d001      	beq.n	8009082 <_strtod_l+0x182>
 800907e:	2b45      	cmp	r3, #69	; 0x45
 8009080:	d118      	bne.n	80090b4 <_strtod_l+0x1b4>
 8009082:	b91d      	cbnz	r5, 800908c <_strtod_l+0x18c>
 8009084:	9b04      	ldr	r3, [sp, #16]
 8009086:	4303      	orrs	r3, r0
 8009088:	d098      	beq.n	8008fbc <_strtod_l+0xbc>
 800908a:	2500      	movs	r5, #0
 800908c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8009090:	f108 0301 	add.w	r3, r8, #1
 8009094:	931d      	str	r3, [sp, #116]	; 0x74
 8009096:	f898 3001 	ldrb.w	r3, [r8, #1]
 800909a:	2b2b      	cmp	r3, #43	; 0x2b
 800909c:	d075      	beq.n	800918a <_strtod_l+0x28a>
 800909e:	2b2d      	cmp	r3, #45	; 0x2d
 80090a0:	d07b      	beq.n	800919a <_strtod_l+0x29a>
 80090a2:	f04f 0c00 	mov.w	ip, #0
 80090a6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80090aa:	2909      	cmp	r1, #9
 80090ac:	f240 8082 	bls.w	80091b4 <_strtod_l+0x2b4>
 80090b0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80090b4:	2600      	movs	r6, #0
 80090b6:	e09d      	b.n	80091f4 <_strtod_l+0x2f4>
 80090b8:	2300      	movs	r3, #0
 80090ba:	e7c4      	b.n	8009046 <_strtod_l+0x146>
 80090bc:	2f08      	cmp	r7, #8
 80090be:	bfd8      	it	le
 80090c0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80090c2:	f100 0001 	add.w	r0, r0, #1
 80090c6:	bfda      	itte	le
 80090c8:	fb02 3301 	mlale	r3, r2, r1, r3
 80090cc:	9309      	strle	r3, [sp, #36]	; 0x24
 80090ce:	fb02 3909 	mlagt	r9, r2, r9, r3
 80090d2:	3701      	adds	r7, #1
 80090d4:	901d      	str	r0, [sp, #116]	; 0x74
 80090d6:	e7bf      	b.n	8009058 <_strtod_l+0x158>
 80090d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80090da:	195a      	adds	r2, r3, r5
 80090dc:	921d      	str	r2, [sp, #116]	; 0x74
 80090de:	5d5b      	ldrb	r3, [r3, r5]
 80090e0:	2f00      	cmp	r7, #0
 80090e2:	d037      	beq.n	8009154 <_strtod_l+0x254>
 80090e4:	9007      	str	r0, [sp, #28]
 80090e6:	463d      	mov	r5, r7
 80090e8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80090ec:	2a09      	cmp	r2, #9
 80090ee:	d912      	bls.n	8009116 <_strtod_l+0x216>
 80090f0:	2201      	movs	r2, #1
 80090f2:	e7c2      	b.n	800907a <_strtod_l+0x17a>
 80090f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80090f6:	1c5a      	adds	r2, r3, #1
 80090f8:	921d      	str	r2, [sp, #116]	; 0x74
 80090fa:	785b      	ldrb	r3, [r3, #1]
 80090fc:	3001      	adds	r0, #1
 80090fe:	2b30      	cmp	r3, #48	; 0x30
 8009100:	d0f8      	beq.n	80090f4 <_strtod_l+0x1f4>
 8009102:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8009106:	2a08      	cmp	r2, #8
 8009108:	f200 84db 	bhi.w	8009ac2 <_strtod_l+0xbc2>
 800910c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800910e:	9007      	str	r0, [sp, #28]
 8009110:	2000      	movs	r0, #0
 8009112:	920a      	str	r2, [sp, #40]	; 0x28
 8009114:	4605      	mov	r5, r0
 8009116:	3b30      	subs	r3, #48	; 0x30
 8009118:	f100 0201 	add.w	r2, r0, #1
 800911c:	d014      	beq.n	8009148 <_strtod_l+0x248>
 800911e:	9907      	ldr	r1, [sp, #28]
 8009120:	4411      	add	r1, r2
 8009122:	9107      	str	r1, [sp, #28]
 8009124:	462a      	mov	r2, r5
 8009126:	eb00 0e05 	add.w	lr, r0, r5
 800912a:	210a      	movs	r1, #10
 800912c:	4572      	cmp	r2, lr
 800912e:	d113      	bne.n	8009158 <_strtod_l+0x258>
 8009130:	182a      	adds	r2, r5, r0
 8009132:	2a08      	cmp	r2, #8
 8009134:	f105 0501 	add.w	r5, r5, #1
 8009138:	4405      	add	r5, r0
 800913a:	dc1c      	bgt.n	8009176 <_strtod_l+0x276>
 800913c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800913e:	220a      	movs	r2, #10
 8009140:	fb02 3301 	mla	r3, r2, r1, r3
 8009144:	9309      	str	r3, [sp, #36]	; 0x24
 8009146:	2200      	movs	r2, #0
 8009148:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800914a:	1c59      	adds	r1, r3, #1
 800914c:	911d      	str	r1, [sp, #116]	; 0x74
 800914e:	785b      	ldrb	r3, [r3, #1]
 8009150:	4610      	mov	r0, r2
 8009152:	e7c9      	b.n	80090e8 <_strtod_l+0x1e8>
 8009154:	4638      	mov	r0, r7
 8009156:	e7d2      	b.n	80090fe <_strtod_l+0x1fe>
 8009158:	2a08      	cmp	r2, #8
 800915a:	dc04      	bgt.n	8009166 <_strtod_l+0x266>
 800915c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800915e:	434e      	muls	r6, r1
 8009160:	9609      	str	r6, [sp, #36]	; 0x24
 8009162:	3201      	adds	r2, #1
 8009164:	e7e2      	b.n	800912c <_strtod_l+0x22c>
 8009166:	f102 0c01 	add.w	ip, r2, #1
 800916a:	f1bc 0f10 	cmp.w	ip, #16
 800916e:	bfd8      	it	le
 8009170:	fb01 f909 	mulle.w	r9, r1, r9
 8009174:	e7f5      	b.n	8009162 <_strtod_l+0x262>
 8009176:	2d10      	cmp	r5, #16
 8009178:	bfdc      	itt	le
 800917a:	220a      	movle	r2, #10
 800917c:	fb02 3909 	mlale	r9, r2, r9, r3
 8009180:	e7e1      	b.n	8009146 <_strtod_l+0x246>
 8009182:	2300      	movs	r3, #0
 8009184:	9307      	str	r3, [sp, #28]
 8009186:	2201      	movs	r2, #1
 8009188:	e77c      	b.n	8009084 <_strtod_l+0x184>
 800918a:	f04f 0c00 	mov.w	ip, #0
 800918e:	f108 0302 	add.w	r3, r8, #2
 8009192:	931d      	str	r3, [sp, #116]	; 0x74
 8009194:	f898 3002 	ldrb.w	r3, [r8, #2]
 8009198:	e785      	b.n	80090a6 <_strtod_l+0x1a6>
 800919a:	f04f 0c01 	mov.w	ip, #1
 800919e:	e7f6      	b.n	800918e <_strtod_l+0x28e>
 80091a0:	0800ce94 	.word	0x0800ce94
 80091a4:	0800cbdc 	.word	0x0800cbdc
 80091a8:	7ff00000 	.word	0x7ff00000
 80091ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80091ae:	1c59      	adds	r1, r3, #1
 80091b0:	911d      	str	r1, [sp, #116]	; 0x74
 80091b2:	785b      	ldrb	r3, [r3, #1]
 80091b4:	2b30      	cmp	r3, #48	; 0x30
 80091b6:	d0f9      	beq.n	80091ac <_strtod_l+0x2ac>
 80091b8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80091bc:	2908      	cmp	r1, #8
 80091be:	f63f af79 	bhi.w	80090b4 <_strtod_l+0x1b4>
 80091c2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80091c6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80091c8:	9308      	str	r3, [sp, #32]
 80091ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80091cc:	1c59      	adds	r1, r3, #1
 80091ce:	911d      	str	r1, [sp, #116]	; 0x74
 80091d0:	785b      	ldrb	r3, [r3, #1]
 80091d2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80091d6:	2e09      	cmp	r6, #9
 80091d8:	d937      	bls.n	800924a <_strtod_l+0x34a>
 80091da:	9e08      	ldr	r6, [sp, #32]
 80091dc:	1b89      	subs	r1, r1, r6
 80091de:	2908      	cmp	r1, #8
 80091e0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80091e4:	dc02      	bgt.n	80091ec <_strtod_l+0x2ec>
 80091e6:	4576      	cmp	r6, lr
 80091e8:	bfa8      	it	ge
 80091ea:	4676      	movge	r6, lr
 80091ec:	f1bc 0f00 	cmp.w	ip, #0
 80091f0:	d000      	beq.n	80091f4 <_strtod_l+0x2f4>
 80091f2:	4276      	negs	r6, r6
 80091f4:	2d00      	cmp	r5, #0
 80091f6:	d14f      	bne.n	8009298 <_strtod_l+0x398>
 80091f8:	9904      	ldr	r1, [sp, #16]
 80091fa:	4301      	orrs	r1, r0
 80091fc:	f47f aec2 	bne.w	8008f84 <_strtod_l+0x84>
 8009200:	2a00      	cmp	r2, #0
 8009202:	f47f aedb 	bne.w	8008fbc <_strtod_l+0xbc>
 8009206:	2b69      	cmp	r3, #105	; 0x69
 8009208:	d027      	beq.n	800925a <_strtod_l+0x35a>
 800920a:	dc24      	bgt.n	8009256 <_strtod_l+0x356>
 800920c:	2b49      	cmp	r3, #73	; 0x49
 800920e:	d024      	beq.n	800925a <_strtod_l+0x35a>
 8009210:	2b4e      	cmp	r3, #78	; 0x4e
 8009212:	f47f aed3 	bne.w	8008fbc <_strtod_l+0xbc>
 8009216:	499e      	ldr	r1, [pc, #632]	; (8009490 <_strtod_l+0x590>)
 8009218:	a81d      	add	r0, sp, #116	; 0x74
 800921a:	f001 fff7 	bl	800b20c <__match>
 800921e:	2800      	cmp	r0, #0
 8009220:	f43f aecc 	beq.w	8008fbc <_strtod_l+0xbc>
 8009224:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009226:	781b      	ldrb	r3, [r3, #0]
 8009228:	2b28      	cmp	r3, #40	; 0x28
 800922a:	d12d      	bne.n	8009288 <_strtod_l+0x388>
 800922c:	4999      	ldr	r1, [pc, #612]	; (8009494 <_strtod_l+0x594>)
 800922e:	aa20      	add	r2, sp, #128	; 0x80
 8009230:	a81d      	add	r0, sp, #116	; 0x74
 8009232:	f001 ffff 	bl	800b234 <__hexnan>
 8009236:	2805      	cmp	r0, #5
 8009238:	d126      	bne.n	8009288 <_strtod_l+0x388>
 800923a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800923c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8009240:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009244:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009248:	e69c      	b.n	8008f84 <_strtod_l+0x84>
 800924a:	210a      	movs	r1, #10
 800924c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8009250:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009254:	e7b9      	b.n	80091ca <_strtod_l+0x2ca>
 8009256:	2b6e      	cmp	r3, #110	; 0x6e
 8009258:	e7db      	b.n	8009212 <_strtod_l+0x312>
 800925a:	498f      	ldr	r1, [pc, #572]	; (8009498 <_strtod_l+0x598>)
 800925c:	a81d      	add	r0, sp, #116	; 0x74
 800925e:	f001 ffd5 	bl	800b20c <__match>
 8009262:	2800      	cmp	r0, #0
 8009264:	f43f aeaa 	beq.w	8008fbc <_strtod_l+0xbc>
 8009268:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800926a:	498c      	ldr	r1, [pc, #560]	; (800949c <_strtod_l+0x59c>)
 800926c:	3b01      	subs	r3, #1
 800926e:	a81d      	add	r0, sp, #116	; 0x74
 8009270:	931d      	str	r3, [sp, #116]	; 0x74
 8009272:	f001 ffcb 	bl	800b20c <__match>
 8009276:	b910      	cbnz	r0, 800927e <_strtod_l+0x37e>
 8009278:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800927a:	3301      	adds	r3, #1
 800927c:	931d      	str	r3, [sp, #116]	; 0x74
 800927e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80094ac <_strtod_l+0x5ac>
 8009282:	f04f 0a00 	mov.w	sl, #0
 8009286:	e67d      	b.n	8008f84 <_strtod_l+0x84>
 8009288:	4885      	ldr	r0, [pc, #532]	; (80094a0 <_strtod_l+0x5a0>)
 800928a:	f003 f921 	bl	800c4d0 <nan>
 800928e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009292:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009296:	e675      	b.n	8008f84 <_strtod_l+0x84>
 8009298:	9b07      	ldr	r3, [sp, #28]
 800929a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800929c:	1af3      	subs	r3, r6, r3
 800929e:	2f00      	cmp	r7, #0
 80092a0:	bf08      	it	eq
 80092a2:	462f      	moveq	r7, r5
 80092a4:	2d10      	cmp	r5, #16
 80092a6:	9308      	str	r3, [sp, #32]
 80092a8:	46a8      	mov	r8, r5
 80092aa:	bfa8      	it	ge
 80092ac:	f04f 0810 	movge.w	r8, #16
 80092b0:	f7f7 f928 	bl	8000504 <__aeabi_ui2d>
 80092b4:	2d09      	cmp	r5, #9
 80092b6:	4682      	mov	sl, r0
 80092b8:	468b      	mov	fp, r1
 80092ba:	dd13      	ble.n	80092e4 <_strtod_l+0x3e4>
 80092bc:	4b79      	ldr	r3, [pc, #484]	; (80094a4 <_strtod_l+0x5a4>)
 80092be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80092c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80092c6:	f7f7 f997 	bl	80005f8 <__aeabi_dmul>
 80092ca:	4682      	mov	sl, r0
 80092cc:	4648      	mov	r0, r9
 80092ce:	468b      	mov	fp, r1
 80092d0:	f7f7 f918 	bl	8000504 <__aeabi_ui2d>
 80092d4:	4602      	mov	r2, r0
 80092d6:	460b      	mov	r3, r1
 80092d8:	4650      	mov	r0, sl
 80092da:	4659      	mov	r1, fp
 80092dc:	f7f6 ffd6 	bl	800028c <__adddf3>
 80092e0:	4682      	mov	sl, r0
 80092e2:	468b      	mov	fp, r1
 80092e4:	2d0f      	cmp	r5, #15
 80092e6:	dc38      	bgt.n	800935a <_strtod_l+0x45a>
 80092e8:	9b08      	ldr	r3, [sp, #32]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	f43f ae4a 	beq.w	8008f84 <_strtod_l+0x84>
 80092f0:	dd24      	ble.n	800933c <_strtod_l+0x43c>
 80092f2:	2b16      	cmp	r3, #22
 80092f4:	dc0b      	bgt.n	800930e <_strtod_l+0x40e>
 80092f6:	4d6b      	ldr	r5, [pc, #428]	; (80094a4 <_strtod_l+0x5a4>)
 80092f8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80092fc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8009300:	4652      	mov	r2, sl
 8009302:	465b      	mov	r3, fp
 8009304:	f7f7 f978 	bl	80005f8 <__aeabi_dmul>
 8009308:	4682      	mov	sl, r0
 800930a:	468b      	mov	fp, r1
 800930c:	e63a      	b.n	8008f84 <_strtod_l+0x84>
 800930e:	9a08      	ldr	r2, [sp, #32]
 8009310:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009314:	4293      	cmp	r3, r2
 8009316:	db20      	blt.n	800935a <_strtod_l+0x45a>
 8009318:	4c62      	ldr	r4, [pc, #392]	; (80094a4 <_strtod_l+0x5a4>)
 800931a:	f1c5 050f 	rsb	r5, r5, #15
 800931e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009322:	4652      	mov	r2, sl
 8009324:	465b      	mov	r3, fp
 8009326:	e9d1 0100 	ldrd	r0, r1, [r1]
 800932a:	f7f7 f965 	bl	80005f8 <__aeabi_dmul>
 800932e:	9b08      	ldr	r3, [sp, #32]
 8009330:	1b5d      	subs	r5, r3, r5
 8009332:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009336:	e9d4 2300 	ldrd	r2, r3, [r4]
 800933a:	e7e3      	b.n	8009304 <_strtod_l+0x404>
 800933c:	9b08      	ldr	r3, [sp, #32]
 800933e:	3316      	adds	r3, #22
 8009340:	db0b      	blt.n	800935a <_strtod_l+0x45a>
 8009342:	9b07      	ldr	r3, [sp, #28]
 8009344:	4a57      	ldr	r2, [pc, #348]	; (80094a4 <_strtod_l+0x5a4>)
 8009346:	1b9e      	subs	r6, r3, r6
 8009348:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800934c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009350:	4650      	mov	r0, sl
 8009352:	4659      	mov	r1, fp
 8009354:	f7f7 fa7a 	bl	800084c <__aeabi_ddiv>
 8009358:	e7d6      	b.n	8009308 <_strtod_l+0x408>
 800935a:	9b08      	ldr	r3, [sp, #32]
 800935c:	eba5 0808 	sub.w	r8, r5, r8
 8009360:	4498      	add	r8, r3
 8009362:	f1b8 0f00 	cmp.w	r8, #0
 8009366:	dd71      	ble.n	800944c <_strtod_l+0x54c>
 8009368:	f018 030f 	ands.w	r3, r8, #15
 800936c:	d00a      	beq.n	8009384 <_strtod_l+0x484>
 800936e:	494d      	ldr	r1, [pc, #308]	; (80094a4 <_strtod_l+0x5a4>)
 8009370:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009374:	4652      	mov	r2, sl
 8009376:	465b      	mov	r3, fp
 8009378:	e9d1 0100 	ldrd	r0, r1, [r1]
 800937c:	f7f7 f93c 	bl	80005f8 <__aeabi_dmul>
 8009380:	4682      	mov	sl, r0
 8009382:	468b      	mov	fp, r1
 8009384:	f038 080f 	bics.w	r8, r8, #15
 8009388:	d04d      	beq.n	8009426 <_strtod_l+0x526>
 800938a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800938e:	dd22      	ble.n	80093d6 <_strtod_l+0x4d6>
 8009390:	2500      	movs	r5, #0
 8009392:	462e      	mov	r6, r5
 8009394:	9509      	str	r5, [sp, #36]	; 0x24
 8009396:	9507      	str	r5, [sp, #28]
 8009398:	2322      	movs	r3, #34	; 0x22
 800939a:	f8df b110 	ldr.w	fp, [pc, #272]	; 80094ac <_strtod_l+0x5ac>
 800939e:	6023      	str	r3, [r4, #0]
 80093a0:	f04f 0a00 	mov.w	sl, #0
 80093a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	f43f adec 	beq.w	8008f84 <_strtod_l+0x84>
 80093ac:	991e      	ldr	r1, [sp, #120]	; 0x78
 80093ae:	4620      	mov	r0, r4
 80093b0:	f002 f8a2 	bl	800b4f8 <_Bfree>
 80093b4:	9907      	ldr	r1, [sp, #28]
 80093b6:	4620      	mov	r0, r4
 80093b8:	f002 f89e 	bl	800b4f8 <_Bfree>
 80093bc:	4631      	mov	r1, r6
 80093be:	4620      	mov	r0, r4
 80093c0:	f002 f89a 	bl	800b4f8 <_Bfree>
 80093c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093c6:	4620      	mov	r0, r4
 80093c8:	f002 f896 	bl	800b4f8 <_Bfree>
 80093cc:	4629      	mov	r1, r5
 80093ce:	4620      	mov	r0, r4
 80093d0:	f002 f892 	bl	800b4f8 <_Bfree>
 80093d4:	e5d6      	b.n	8008f84 <_strtod_l+0x84>
 80093d6:	2300      	movs	r3, #0
 80093d8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80093dc:	4650      	mov	r0, sl
 80093de:	4659      	mov	r1, fp
 80093e0:	4699      	mov	r9, r3
 80093e2:	f1b8 0f01 	cmp.w	r8, #1
 80093e6:	dc21      	bgt.n	800942c <_strtod_l+0x52c>
 80093e8:	b10b      	cbz	r3, 80093ee <_strtod_l+0x4ee>
 80093ea:	4682      	mov	sl, r0
 80093ec:	468b      	mov	fp, r1
 80093ee:	4b2e      	ldr	r3, [pc, #184]	; (80094a8 <_strtod_l+0x5a8>)
 80093f0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80093f4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80093f8:	4652      	mov	r2, sl
 80093fa:	465b      	mov	r3, fp
 80093fc:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009400:	f7f7 f8fa 	bl	80005f8 <__aeabi_dmul>
 8009404:	4b29      	ldr	r3, [pc, #164]	; (80094ac <_strtod_l+0x5ac>)
 8009406:	460a      	mov	r2, r1
 8009408:	400b      	ands	r3, r1
 800940a:	4929      	ldr	r1, [pc, #164]	; (80094b0 <_strtod_l+0x5b0>)
 800940c:	428b      	cmp	r3, r1
 800940e:	4682      	mov	sl, r0
 8009410:	d8be      	bhi.n	8009390 <_strtod_l+0x490>
 8009412:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009416:	428b      	cmp	r3, r1
 8009418:	bf86      	itte	hi
 800941a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80094b4 <_strtod_l+0x5b4>
 800941e:	f04f 3aff 	movhi.w	sl, #4294967295
 8009422:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009426:	2300      	movs	r3, #0
 8009428:	9304      	str	r3, [sp, #16]
 800942a:	e081      	b.n	8009530 <_strtod_l+0x630>
 800942c:	f018 0f01 	tst.w	r8, #1
 8009430:	d007      	beq.n	8009442 <_strtod_l+0x542>
 8009432:	4b1d      	ldr	r3, [pc, #116]	; (80094a8 <_strtod_l+0x5a8>)
 8009434:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8009438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800943c:	f7f7 f8dc 	bl	80005f8 <__aeabi_dmul>
 8009440:	2301      	movs	r3, #1
 8009442:	f109 0901 	add.w	r9, r9, #1
 8009446:	ea4f 0868 	mov.w	r8, r8, asr #1
 800944a:	e7ca      	b.n	80093e2 <_strtod_l+0x4e2>
 800944c:	d0eb      	beq.n	8009426 <_strtod_l+0x526>
 800944e:	f1c8 0800 	rsb	r8, r8, #0
 8009452:	f018 020f 	ands.w	r2, r8, #15
 8009456:	d00a      	beq.n	800946e <_strtod_l+0x56e>
 8009458:	4b12      	ldr	r3, [pc, #72]	; (80094a4 <_strtod_l+0x5a4>)
 800945a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800945e:	4650      	mov	r0, sl
 8009460:	4659      	mov	r1, fp
 8009462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009466:	f7f7 f9f1 	bl	800084c <__aeabi_ddiv>
 800946a:	4682      	mov	sl, r0
 800946c:	468b      	mov	fp, r1
 800946e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009472:	d0d8      	beq.n	8009426 <_strtod_l+0x526>
 8009474:	f1b8 0f1f 	cmp.w	r8, #31
 8009478:	dd1e      	ble.n	80094b8 <_strtod_l+0x5b8>
 800947a:	2500      	movs	r5, #0
 800947c:	462e      	mov	r6, r5
 800947e:	9509      	str	r5, [sp, #36]	; 0x24
 8009480:	9507      	str	r5, [sp, #28]
 8009482:	2322      	movs	r3, #34	; 0x22
 8009484:	f04f 0a00 	mov.w	sl, #0
 8009488:	f04f 0b00 	mov.w	fp, #0
 800948c:	6023      	str	r3, [r4, #0]
 800948e:	e789      	b.n	80093a4 <_strtod_l+0x4a4>
 8009490:	0800cbad 	.word	0x0800cbad
 8009494:	0800cbf0 	.word	0x0800cbf0
 8009498:	0800cba5 	.word	0x0800cba5
 800949c:	0800cd34 	.word	0x0800cd34
 80094a0:	0800d050 	.word	0x0800d050
 80094a4:	0800cf30 	.word	0x0800cf30
 80094a8:	0800cf08 	.word	0x0800cf08
 80094ac:	7ff00000 	.word	0x7ff00000
 80094b0:	7ca00000 	.word	0x7ca00000
 80094b4:	7fefffff 	.word	0x7fefffff
 80094b8:	f018 0310 	ands.w	r3, r8, #16
 80094bc:	bf18      	it	ne
 80094be:	236a      	movne	r3, #106	; 0x6a
 80094c0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8009878 <_strtod_l+0x978>
 80094c4:	9304      	str	r3, [sp, #16]
 80094c6:	4650      	mov	r0, sl
 80094c8:	4659      	mov	r1, fp
 80094ca:	2300      	movs	r3, #0
 80094cc:	f018 0f01 	tst.w	r8, #1
 80094d0:	d004      	beq.n	80094dc <_strtod_l+0x5dc>
 80094d2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80094d6:	f7f7 f88f 	bl	80005f8 <__aeabi_dmul>
 80094da:	2301      	movs	r3, #1
 80094dc:	ea5f 0868 	movs.w	r8, r8, asr #1
 80094e0:	f109 0908 	add.w	r9, r9, #8
 80094e4:	d1f2      	bne.n	80094cc <_strtod_l+0x5cc>
 80094e6:	b10b      	cbz	r3, 80094ec <_strtod_l+0x5ec>
 80094e8:	4682      	mov	sl, r0
 80094ea:	468b      	mov	fp, r1
 80094ec:	9b04      	ldr	r3, [sp, #16]
 80094ee:	b1bb      	cbz	r3, 8009520 <_strtod_l+0x620>
 80094f0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80094f4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	4659      	mov	r1, fp
 80094fc:	dd10      	ble.n	8009520 <_strtod_l+0x620>
 80094fe:	2b1f      	cmp	r3, #31
 8009500:	f340 8128 	ble.w	8009754 <_strtod_l+0x854>
 8009504:	2b34      	cmp	r3, #52	; 0x34
 8009506:	bfde      	ittt	le
 8009508:	3b20      	suble	r3, #32
 800950a:	f04f 32ff 	movle.w	r2, #4294967295
 800950e:	fa02 f303 	lslle.w	r3, r2, r3
 8009512:	f04f 0a00 	mov.w	sl, #0
 8009516:	bfcc      	ite	gt
 8009518:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800951c:	ea03 0b01 	andle.w	fp, r3, r1
 8009520:	2200      	movs	r2, #0
 8009522:	2300      	movs	r3, #0
 8009524:	4650      	mov	r0, sl
 8009526:	4659      	mov	r1, fp
 8009528:	f7f7 face 	bl	8000ac8 <__aeabi_dcmpeq>
 800952c:	2800      	cmp	r0, #0
 800952e:	d1a4      	bne.n	800947a <_strtod_l+0x57a>
 8009530:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009532:	9300      	str	r3, [sp, #0]
 8009534:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009536:	462b      	mov	r3, r5
 8009538:	463a      	mov	r2, r7
 800953a:	4620      	mov	r0, r4
 800953c:	f002 f848 	bl	800b5d0 <__s2b>
 8009540:	9009      	str	r0, [sp, #36]	; 0x24
 8009542:	2800      	cmp	r0, #0
 8009544:	f43f af24 	beq.w	8009390 <_strtod_l+0x490>
 8009548:	9b07      	ldr	r3, [sp, #28]
 800954a:	1b9e      	subs	r6, r3, r6
 800954c:	9b08      	ldr	r3, [sp, #32]
 800954e:	2b00      	cmp	r3, #0
 8009550:	bfb4      	ite	lt
 8009552:	4633      	movlt	r3, r6
 8009554:	2300      	movge	r3, #0
 8009556:	9310      	str	r3, [sp, #64]	; 0x40
 8009558:	9b08      	ldr	r3, [sp, #32]
 800955a:	2500      	movs	r5, #0
 800955c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009560:	9318      	str	r3, [sp, #96]	; 0x60
 8009562:	462e      	mov	r6, r5
 8009564:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009566:	4620      	mov	r0, r4
 8009568:	6859      	ldr	r1, [r3, #4]
 800956a:	f001 ff85 	bl	800b478 <_Balloc>
 800956e:	9007      	str	r0, [sp, #28]
 8009570:	2800      	cmp	r0, #0
 8009572:	f43f af11 	beq.w	8009398 <_strtod_l+0x498>
 8009576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009578:	691a      	ldr	r2, [r3, #16]
 800957a:	3202      	adds	r2, #2
 800957c:	f103 010c 	add.w	r1, r3, #12
 8009580:	0092      	lsls	r2, r2, #2
 8009582:	300c      	adds	r0, #12
 8009584:	f7fe fcc4 	bl	8007f10 <memcpy>
 8009588:	ec4b ab10 	vmov	d0, sl, fp
 800958c:	aa20      	add	r2, sp, #128	; 0x80
 800958e:	a91f      	add	r1, sp, #124	; 0x7c
 8009590:	4620      	mov	r0, r4
 8009592:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8009596:	f002 fb57 	bl	800bc48 <__d2b>
 800959a:	901e      	str	r0, [sp, #120]	; 0x78
 800959c:	2800      	cmp	r0, #0
 800959e:	f43f aefb 	beq.w	8009398 <_strtod_l+0x498>
 80095a2:	2101      	movs	r1, #1
 80095a4:	4620      	mov	r0, r4
 80095a6:	f002 f8ad 	bl	800b704 <__i2b>
 80095aa:	4606      	mov	r6, r0
 80095ac:	2800      	cmp	r0, #0
 80095ae:	f43f aef3 	beq.w	8009398 <_strtod_l+0x498>
 80095b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80095b4:	9904      	ldr	r1, [sp, #16]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	bfab      	itete	ge
 80095ba:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80095bc:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80095be:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80095c0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80095c4:	bfac      	ite	ge
 80095c6:	eb03 0902 	addge.w	r9, r3, r2
 80095ca:	1ad7      	sublt	r7, r2, r3
 80095cc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80095ce:	eba3 0801 	sub.w	r8, r3, r1
 80095d2:	4490      	add	r8, r2
 80095d4:	4ba3      	ldr	r3, [pc, #652]	; (8009864 <_strtod_l+0x964>)
 80095d6:	f108 38ff 	add.w	r8, r8, #4294967295
 80095da:	4598      	cmp	r8, r3
 80095dc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80095e0:	f280 80cc 	bge.w	800977c <_strtod_l+0x87c>
 80095e4:	eba3 0308 	sub.w	r3, r3, r8
 80095e8:	2b1f      	cmp	r3, #31
 80095ea:	eba2 0203 	sub.w	r2, r2, r3
 80095ee:	f04f 0101 	mov.w	r1, #1
 80095f2:	f300 80b6 	bgt.w	8009762 <_strtod_l+0x862>
 80095f6:	fa01 f303 	lsl.w	r3, r1, r3
 80095fa:	9311      	str	r3, [sp, #68]	; 0x44
 80095fc:	2300      	movs	r3, #0
 80095fe:	930c      	str	r3, [sp, #48]	; 0x30
 8009600:	eb09 0802 	add.w	r8, r9, r2
 8009604:	9b04      	ldr	r3, [sp, #16]
 8009606:	45c1      	cmp	r9, r8
 8009608:	4417      	add	r7, r2
 800960a:	441f      	add	r7, r3
 800960c:	464b      	mov	r3, r9
 800960e:	bfa8      	it	ge
 8009610:	4643      	movge	r3, r8
 8009612:	42bb      	cmp	r3, r7
 8009614:	bfa8      	it	ge
 8009616:	463b      	movge	r3, r7
 8009618:	2b00      	cmp	r3, #0
 800961a:	bfc2      	ittt	gt
 800961c:	eba8 0803 	subgt.w	r8, r8, r3
 8009620:	1aff      	subgt	r7, r7, r3
 8009622:	eba9 0903 	subgt.w	r9, r9, r3
 8009626:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009628:	2b00      	cmp	r3, #0
 800962a:	dd17      	ble.n	800965c <_strtod_l+0x75c>
 800962c:	4631      	mov	r1, r6
 800962e:	461a      	mov	r2, r3
 8009630:	4620      	mov	r0, r4
 8009632:	f002 f923 	bl	800b87c <__pow5mult>
 8009636:	4606      	mov	r6, r0
 8009638:	2800      	cmp	r0, #0
 800963a:	f43f aead 	beq.w	8009398 <_strtod_l+0x498>
 800963e:	4601      	mov	r1, r0
 8009640:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009642:	4620      	mov	r0, r4
 8009644:	f002 f874 	bl	800b730 <__multiply>
 8009648:	900f      	str	r0, [sp, #60]	; 0x3c
 800964a:	2800      	cmp	r0, #0
 800964c:	f43f aea4 	beq.w	8009398 <_strtod_l+0x498>
 8009650:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009652:	4620      	mov	r0, r4
 8009654:	f001 ff50 	bl	800b4f8 <_Bfree>
 8009658:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800965a:	931e      	str	r3, [sp, #120]	; 0x78
 800965c:	f1b8 0f00 	cmp.w	r8, #0
 8009660:	f300 8091 	bgt.w	8009786 <_strtod_l+0x886>
 8009664:	9b08      	ldr	r3, [sp, #32]
 8009666:	2b00      	cmp	r3, #0
 8009668:	dd08      	ble.n	800967c <_strtod_l+0x77c>
 800966a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800966c:	9907      	ldr	r1, [sp, #28]
 800966e:	4620      	mov	r0, r4
 8009670:	f002 f904 	bl	800b87c <__pow5mult>
 8009674:	9007      	str	r0, [sp, #28]
 8009676:	2800      	cmp	r0, #0
 8009678:	f43f ae8e 	beq.w	8009398 <_strtod_l+0x498>
 800967c:	2f00      	cmp	r7, #0
 800967e:	dd08      	ble.n	8009692 <_strtod_l+0x792>
 8009680:	9907      	ldr	r1, [sp, #28]
 8009682:	463a      	mov	r2, r7
 8009684:	4620      	mov	r0, r4
 8009686:	f002 f953 	bl	800b930 <__lshift>
 800968a:	9007      	str	r0, [sp, #28]
 800968c:	2800      	cmp	r0, #0
 800968e:	f43f ae83 	beq.w	8009398 <_strtod_l+0x498>
 8009692:	f1b9 0f00 	cmp.w	r9, #0
 8009696:	dd08      	ble.n	80096aa <_strtod_l+0x7aa>
 8009698:	4631      	mov	r1, r6
 800969a:	464a      	mov	r2, r9
 800969c:	4620      	mov	r0, r4
 800969e:	f002 f947 	bl	800b930 <__lshift>
 80096a2:	4606      	mov	r6, r0
 80096a4:	2800      	cmp	r0, #0
 80096a6:	f43f ae77 	beq.w	8009398 <_strtod_l+0x498>
 80096aa:	9a07      	ldr	r2, [sp, #28]
 80096ac:	991e      	ldr	r1, [sp, #120]	; 0x78
 80096ae:	4620      	mov	r0, r4
 80096b0:	f002 f9c6 	bl	800ba40 <__mdiff>
 80096b4:	4605      	mov	r5, r0
 80096b6:	2800      	cmp	r0, #0
 80096b8:	f43f ae6e 	beq.w	8009398 <_strtod_l+0x498>
 80096bc:	68c3      	ldr	r3, [r0, #12]
 80096be:	930f      	str	r3, [sp, #60]	; 0x3c
 80096c0:	2300      	movs	r3, #0
 80096c2:	60c3      	str	r3, [r0, #12]
 80096c4:	4631      	mov	r1, r6
 80096c6:	f002 f99f 	bl	800ba08 <__mcmp>
 80096ca:	2800      	cmp	r0, #0
 80096cc:	da65      	bge.n	800979a <_strtod_l+0x89a>
 80096ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80096d0:	ea53 030a 	orrs.w	r3, r3, sl
 80096d4:	f040 8087 	bne.w	80097e6 <_strtod_l+0x8e6>
 80096d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80096dc:	2b00      	cmp	r3, #0
 80096de:	f040 8082 	bne.w	80097e6 <_strtod_l+0x8e6>
 80096e2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80096e6:	0d1b      	lsrs	r3, r3, #20
 80096e8:	051b      	lsls	r3, r3, #20
 80096ea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80096ee:	d97a      	bls.n	80097e6 <_strtod_l+0x8e6>
 80096f0:	696b      	ldr	r3, [r5, #20]
 80096f2:	b913      	cbnz	r3, 80096fa <_strtod_l+0x7fa>
 80096f4:	692b      	ldr	r3, [r5, #16]
 80096f6:	2b01      	cmp	r3, #1
 80096f8:	dd75      	ble.n	80097e6 <_strtod_l+0x8e6>
 80096fa:	4629      	mov	r1, r5
 80096fc:	2201      	movs	r2, #1
 80096fe:	4620      	mov	r0, r4
 8009700:	f002 f916 	bl	800b930 <__lshift>
 8009704:	4631      	mov	r1, r6
 8009706:	4605      	mov	r5, r0
 8009708:	f002 f97e 	bl	800ba08 <__mcmp>
 800970c:	2800      	cmp	r0, #0
 800970e:	dd6a      	ble.n	80097e6 <_strtod_l+0x8e6>
 8009710:	9904      	ldr	r1, [sp, #16]
 8009712:	4a55      	ldr	r2, [pc, #340]	; (8009868 <_strtod_l+0x968>)
 8009714:	465b      	mov	r3, fp
 8009716:	2900      	cmp	r1, #0
 8009718:	f000 8085 	beq.w	8009826 <_strtod_l+0x926>
 800971c:	ea02 010b 	and.w	r1, r2, fp
 8009720:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009724:	dc7f      	bgt.n	8009826 <_strtod_l+0x926>
 8009726:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800972a:	f77f aeaa 	ble.w	8009482 <_strtod_l+0x582>
 800972e:	4a4f      	ldr	r2, [pc, #316]	; (800986c <_strtod_l+0x96c>)
 8009730:	2300      	movs	r3, #0
 8009732:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8009736:	4650      	mov	r0, sl
 8009738:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800973c:	4659      	mov	r1, fp
 800973e:	f7f6 ff5b 	bl	80005f8 <__aeabi_dmul>
 8009742:	460b      	mov	r3, r1
 8009744:	4303      	orrs	r3, r0
 8009746:	bf08      	it	eq
 8009748:	2322      	moveq	r3, #34	; 0x22
 800974a:	4682      	mov	sl, r0
 800974c:	468b      	mov	fp, r1
 800974e:	bf08      	it	eq
 8009750:	6023      	streq	r3, [r4, #0]
 8009752:	e62b      	b.n	80093ac <_strtod_l+0x4ac>
 8009754:	f04f 32ff 	mov.w	r2, #4294967295
 8009758:	fa02 f303 	lsl.w	r3, r2, r3
 800975c:	ea03 0a0a 	and.w	sl, r3, sl
 8009760:	e6de      	b.n	8009520 <_strtod_l+0x620>
 8009762:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009766:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800976a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800976e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009772:	fa01 f308 	lsl.w	r3, r1, r8
 8009776:	930c      	str	r3, [sp, #48]	; 0x30
 8009778:	9111      	str	r1, [sp, #68]	; 0x44
 800977a:	e741      	b.n	8009600 <_strtod_l+0x700>
 800977c:	2300      	movs	r3, #0
 800977e:	930c      	str	r3, [sp, #48]	; 0x30
 8009780:	2301      	movs	r3, #1
 8009782:	9311      	str	r3, [sp, #68]	; 0x44
 8009784:	e73c      	b.n	8009600 <_strtod_l+0x700>
 8009786:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009788:	4642      	mov	r2, r8
 800978a:	4620      	mov	r0, r4
 800978c:	f002 f8d0 	bl	800b930 <__lshift>
 8009790:	901e      	str	r0, [sp, #120]	; 0x78
 8009792:	2800      	cmp	r0, #0
 8009794:	f47f af66 	bne.w	8009664 <_strtod_l+0x764>
 8009798:	e5fe      	b.n	8009398 <_strtod_l+0x498>
 800979a:	465f      	mov	r7, fp
 800979c:	d16e      	bne.n	800987c <_strtod_l+0x97c>
 800979e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80097a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80097a4:	b342      	cbz	r2, 80097f8 <_strtod_l+0x8f8>
 80097a6:	4a32      	ldr	r2, [pc, #200]	; (8009870 <_strtod_l+0x970>)
 80097a8:	4293      	cmp	r3, r2
 80097aa:	d128      	bne.n	80097fe <_strtod_l+0x8fe>
 80097ac:	9b04      	ldr	r3, [sp, #16]
 80097ae:	4650      	mov	r0, sl
 80097b0:	b1eb      	cbz	r3, 80097ee <_strtod_l+0x8ee>
 80097b2:	4a2d      	ldr	r2, [pc, #180]	; (8009868 <_strtod_l+0x968>)
 80097b4:	403a      	ands	r2, r7
 80097b6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80097ba:	f04f 31ff 	mov.w	r1, #4294967295
 80097be:	d819      	bhi.n	80097f4 <_strtod_l+0x8f4>
 80097c0:	0d12      	lsrs	r2, r2, #20
 80097c2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80097c6:	fa01 f303 	lsl.w	r3, r1, r3
 80097ca:	4298      	cmp	r0, r3
 80097cc:	d117      	bne.n	80097fe <_strtod_l+0x8fe>
 80097ce:	4b29      	ldr	r3, [pc, #164]	; (8009874 <_strtod_l+0x974>)
 80097d0:	429f      	cmp	r7, r3
 80097d2:	d102      	bne.n	80097da <_strtod_l+0x8da>
 80097d4:	3001      	adds	r0, #1
 80097d6:	f43f addf 	beq.w	8009398 <_strtod_l+0x498>
 80097da:	4b23      	ldr	r3, [pc, #140]	; (8009868 <_strtod_l+0x968>)
 80097dc:	403b      	ands	r3, r7
 80097de:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80097e2:	f04f 0a00 	mov.w	sl, #0
 80097e6:	9b04      	ldr	r3, [sp, #16]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d1a0      	bne.n	800972e <_strtod_l+0x82e>
 80097ec:	e5de      	b.n	80093ac <_strtod_l+0x4ac>
 80097ee:	f04f 33ff 	mov.w	r3, #4294967295
 80097f2:	e7ea      	b.n	80097ca <_strtod_l+0x8ca>
 80097f4:	460b      	mov	r3, r1
 80097f6:	e7e8      	b.n	80097ca <_strtod_l+0x8ca>
 80097f8:	ea53 030a 	orrs.w	r3, r3, sl
 80097fc:	d088      	beq.n	8009710 <_strtod_l+0x810>
 80097fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009800:	b1db      	cbz	r3, 800983a <_strtod_l+0x93a>
 8009802:	423b      	tst	r3, r7
 8009804:	d0ef      	beq.n	80097e6 <_strtod_l+0x8e6>
 8009806:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009808:	9a04      	ldr	r2, [sp, #16]
 800980a:	4650      	mov	r0, sl
 800980c:	4659      	mov	r1, fp
 800980e:	b1c3      	cbz	r3, 8009842 <_strtod_l+0x942>
 8009810:	f7ff fb58 	bl	8008ec4 <sulp>
 8009814:	4602      	mov	r2, r0
 8009816:	460b      	mov	r3, r1
 8009818:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800981c:	f7f6 fd36 	bl	800028c <__adddf3>
 8009820:	4682      	mov	sl, r0
 8009822:	468b      	mov	fp, r1
 8009824:	e7df      	b.n	80097e6 <_strtod_l+0x8e6>
 8009826:	4013      	ands	r3, r2
 8009828:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800982c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009830:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009834:	f04f 3aff 	mov.w	sl, #4294967295
 8009838:	e7d5      	b.n	80097e6 <_strtod_l+0x8e6>
 800983a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800983c:	ea13 0f0a 	tst.w	r3, sl
 8009840:	e7e0      	b.n	8009804 <_strtod_l+0x904>
 8009842:	f7ff fb3f 	bl	8008ec4 <sulp>
 8009846:	4602      	mov	r2, r0
 8009848:	460b      	mov	r3, r1
 800984a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800984e:	f7f6 fd1b 	bl	8000288 <__aeabi_dsub>
 8009852:	2200      	movs	r2, #0
 8009854:	2300      	movs	r3, #0
 8009856:	4682      	mov	sl, r0
 8009858:	468b      	mov	fp, r1
 800985a:	f7f7 f935 	bl	8000ac8 <__aeabi_dcmpeq>
 800985e:	2800      	cmp	r0, #0
 8009860:	d0c1      	beq.n	80097e6 <_strtod_l+0x8e6>
 8009862:	e60e      	b.n	8009482 <_strtod_l+0x582>
 8009864:	fffffc02 	.word	0xfffffc02
 8009868:	7ff00000 	.word	0x7ff00000
 800986c:	39500000 	.word	0x39500000
 8009870:	000fffff 	.word	0x000fffff
 8009874:	7fefffff 	.word	0x7fefffff
 8009878:	0800cc08 	.word	0x0800cc08
 800987c:	4631      	mov	r1, r6
 800987e:	4628      	mov	r0, r5
 8009880:	f002 fa3e 	bl	800bd00 <__ratio>
 8009884:	ec59 8b10 	vmov	r8, r9, d0
 8009888:	ee10 0a10 	vmov	r0, s0
 800988c:	2200      	movs	r2, #0
 800988e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009892:	4649      	mov	r1, r9
 8009894:	f7f7 f92c 	bl	8000af0 <__aeabi_dcmple>
 8009898:	2800      	cmp	r0, #0
 800989a:	d07c      	beq.n	8009996 <_strtod_l+0xa96>
 800989c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d04c      	beq.n	800993c <_strtod_l+0xa3c>
 80098a2:	4b95      	ldr	r3, [pc, #596]	; (8009af8 <_strtod_l+0xbf8>)
 80098a4:	2200      	movs	r2, #0
 80098a6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80098aa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009af8 <_strtod_l+0xbf8>
 80098ae:	f04f 0800 	mov.w	r8, #0
 80098b2:	4b92      	ldr	r3, [pc, #584]	; (8009afc <_strtod_l+0xbfc>)
 80098b4:	403b      	ands	r3, r7
 80098b6:	9311      	str	r3, [sp, #68]	; 0x44
 80098b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80098ba:	4b91      	ldr	r3, [pc, #580]	; (8009b00 <_strtod_l+0xc00>)
 80098bc:	429a      	cmp	r2, r3
 80098be:	f040 80b2 	bne.w	8009a26 <_strtod_l+0xb26>
 80098c2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80098c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80098ca:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80098ce:	ec4b ab10 	vmov	d0, sl, fp
 80098d2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80098d6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80098da:	f002 f939 	bl	800bb50 <__ulp>
 80098de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80098e2:	ec53 2b10 	vmov	r2, r3, d0
 80098e6:	f7f6 fe87 	bl	80005f8 <__aeabi_dmul>
 80098ea:	4652      	mov	r2, sl
 80098ec:	465b      	mov	r3, fp
 80098ee:	f7f6 fccd 	bl	800028c <__adddf3>
 80098f2:	460b      	mov	r3, r1
 80098f4:	4981      	ldr	r1, [pc, #516]	; (8009afc <_strtod_l+0xbfc>)
 80098f6:	4a83      	ldr	r2, [pc, #524]	; (8009b04 <_strtod_l+0xc04>)
 80098f8:	4019      	ands	r1, r3
 80098fa:	4291      	cmp	r1, r2
 80098fc:	4682      	mov	sl, r0
 80098fe:	d95e      	bls.n	80099be <_strtod_l+0xabe>
 8009900:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009902:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009906:	4293      	cmp	r3, r2
 8009908:	d103      	bne.n	8009912 <_strtod_l+0xa12>
 800990a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800990c:	3301      	adds	r3, #1
 800990e:	f43f ad43 	beq.w	8009398 <_strtod_l+0x498>
 8009912:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8009b10 <_strtod_l+0xc10>
 8009916:	f04f 3aff 	mov.w	sl, #4294967295
 800991a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800991c:	4620      	mov	r0, r4
 800991e:	f001 fdeb 	bl	800b4f8 <_Bfree>
 8009922:	9907      	ldr	r1, [sp, #28]
 8009924:	4620      	mov	r0, r4
 8009926:	f001 fde7 	bl	800b4f8 <_Bfree>
 800992a:	4631      	mov	r1, r6
 800992c:	4620      	mov	r0, r4
 800992e:	f001 fde3 	bl	800b4f8 <_Bfree>
 8009932:	4629      	mov	r1, r5
 8009934:	4620      	mov	r0, r4
 8009936:	f001 fddf 	bl	800b4f8 <_Bfree>
 800993a:	e613      	b.n	8009564 <_strtod_l+0x664>
 800993c:	f1ba 0f00 	cmp.w	sl, #0
 8009940:	d11b      	bne.n	800997a <_strtod_l+0xa7a>
 8009942:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009946:	b9f3      	cbnz	r3, 8009986 <_strtod_l+0xa86>
 8009948:	4b6b      	ldr	r3, [pc, #428]	; (8009af8 <_strtod_l+0xbf8>)
 800994a:	2200      	movs	r2, #0
 800994c:	4640      	mov	r0, r8
 800994e:	4649      	mov	r1, r9
 8009950:	f7f7 f8c4 	bl	8000adc <__aeabi_dcmplt>
 8009954:	b9d0      	cbnz	r0, 800998c <_strtod_l+0xa8c>
 8009956:	4640      	mov	r0, r8
 8009958:	4649      	mov	r1, r9
 800995a:	4b6b      	ldr	r3, [pc, #428]	; (8009b08 <_strtod_l+0xc08>)
 800995c:	2200      	movs	r2, #0
 800995e:	f7f6 fe4b 	bl	80005f8 <__aeabi_dmul>
 8009962:	4680      	mov	r8, r0
 8009964:	4689      	mov	r9, r1
 8009966:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800996a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800996e:	931b      	str	r3, [sp, #108]	; 0x6c
 8009970:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8009974:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009978:	e79b      	b.n	80098b2 <_strtod_l+0x9b2>
 800997a:	f1ba 0f01 	cmp.w	sl, #1
 800997e:	d102      	bne.n	8009986 <_strtod_l+0xa86>
 8009980:	2f00      	cmp	r7, #0
 8009982:	f43f ad7e 	beq.w	8009482 <_strtod_l+0x582>
 8009986:	4b61      	ldr	r3, [pc, #388]	; (8009b0c <_strtod_l+0xc0c>)
 8009988:	2200      	movs	r2, #0
 800998a:	e78c      	b.n	80098a6 <_strtod_l+0x9a6>
 800998c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8009b08 <_strtod_l+0xc08>
 8009990:	f04f 0800 	mov.w	r8, #0
 8009994:	e7e7      	b.n	8009966 <_strtod_l+0xa66>
 8009996:	4b5c      	ldr	r3, [pc, #368]	; (8009b08 <_strtod_l+0xc08>)
 8009998:	4640      	mov	r0, r8
 800999a:	4649      	mov	r1, r9
 800999c:	2200      	movs	r2, #0
 800999e:	f7f6 fe2b 	bl	80005f8 <__aeabi_dmul>
 80099a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099a4:	4680      	mov	r8, r0
 80099a6:	4689      	mov	r9, r1
 80099a8:	b933      	cbnz	r3, 80099b8 <_strtod_l+0xab8>
 80099aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80099ae:	9012      	str	r0, [sp, #72]	; 0x48
 80099b0:	9313      	str	r3, [sp, #76]	; 0x4c
 80099b2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80099b6:	e7dd      	b.n	8009974 <_strtod_l+0xa74>
 80099b8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80099bc:	e7f9      	b.n	80099b2 <_strtod_l+0xab2>
 80099be:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80099c2:	9b04      	ldr	r3, [sp, #16]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d1a8      	bne.n	800991a <_strtod_l+0xa1a>
 80099c8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80099cc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80099ce:	0d1b      	lsrs	r3, r3, #20
 80099d0:	051b      	lsls	r3, r3, #20
 80099d2:	429a      	cmp	r2, r3
 80099d4:	d1a1      	bne.n	800991a <_strtod_l+0xa1a>
 80099d6:	4640      	mov	r0, r8
 80099d8:	4649      	mov	r1, r9
 80099da:	f7f7 f96d 	bl	8000cb8 <__aeabi_d2lz>
 80099de:	f7f6 fddd 	bl	800059c <__aeabi_l2d>
 80099e2:	4602      	mov	r2, r0
 80099e4:	460b      	mov	r3, r1
 80099e6:	4640      	mov	r0, r8
 80099e8:	4649      	mov	r1, r9
 80099ea:	f7f6 fc4d 	bl	8000288 <__aeabi_dsub>
 80099ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80099f0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80099f4:	ea43 030a 	orr.w	r3, r3, sl
 80099f8:	4313      	orrs	r3, r2
 80099fa:	4680      	mov	r8, r0
 80099fc:	4689      	mov	r9, r1
 80099fe:	d053      	beq.n	8009aa8 <_strtod_l+0xba8>
 8009a00:	a335      	add	r3, pc, #212	; (adr r3, 8009ad8 <_strtod_l+0xbd8>)
 8009a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a06:	f7f7 f869 	bl	8000adc <__aeabi_dcmplt>
 8009a0a:	2800      	cmp	r0, #0
 8009a0c:	f47f acce 	bne.w	80093ac <_strtod_l+0x4ac>
 8009a10:	a333      	add	r3, pc, #204	; (adr r3, 8009ae0 <_strtod_l+0xbe0>)
 8009a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a16:	4640      	mov	r0, r8
 8009a18:	4649      	mov	r1, r9
 8009a1a:	f7f7 f87d 	bl	8000b18 <__aeabi_dcmpgt>
 8009a1e:	2800      	cmp	r0, #0
 8009a20:	f43f af7b 	beq.w	800991a <_strtod_l+0xa1a>
 8009a24:	e4c2      	b.n	80093ac <_strtod_l+0x4ac>
 8009a26:	9b04      	ldr	r3, [sp, #16]
 8009a28:	b333      	cbz	r3, 8009a78 <_strtod_l+0xb78>
 8009a2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009a2c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009a30:	d822      	bhi.n	8009a78 <_strtod_l+0xb78>
 8009a32:	a32d      	add	r3, pc, #180	; (adr r3, 8009ae8 <_strtod_l+0xbe8>)
 8009a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a38:	4640      	mov	r0, r8
 8009a3a:	4649      	mov	r1, r9
 8009a3c:	f7f7 f858 	bl	8000af0 <__aeabi_dcmple>
 8009a40:	b1a0      	cbz	r0, 8009a6c <_strtod_l+0xb6c>
 8009a42:	4649      	mov	r1, r9
 8009a44:	4640      	mov	r0, r8
 8009a46:	f7f7 f8af 	bl	8000ba8 <__aeabi_d2uiz>
 8009a4a:	2801      	cmp	r0, #1
 8009a4c:	bf38      	it	cc
 8009a4e:	2001      	movcc	r0, #1
 8009a50:	f7f6 fd58 	bl	8000504 <__aeabi_ui2d>
 8009a54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a56:	4680      	mov	r8, r0
 8009a58:	4689      	mov	r9, r1
 8009a5a:	bb13      	cbnz	r3, 8009aa2 <_strtod_l+0xba2>
 8009a5c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009a60:	9014      	str	r0, [sp, #80]	; 0x50
 8009a62:	9315      	str	r3, [sp, #84]	; 0x54
 8009a64:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009a68:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009a6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009a70:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009a74:	1a9b      	subs	r3, r3, r2
 8009a76:	930d      	str	r3, [sp, #52]	; 0x34
 8009a78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009a7c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009a80:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009a84:	f002 f864 	bl	800bb50 <__ulp>
 8009a88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009a8c:	ec53 2b10 	vmov	r2, r3, d0
 8009a90:	f7f6 fdb2 	bl	80005f8 <__aeabi_dmul>
 8009a94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009a98:	f7f6 fbf8 	bl	800028c <__adddf3>
 8009a9c:	4682      	mov	sl, r0
 8009a9e:	468b      	mov	fp, r1
 8009aa0:	e78f      	b.n	80099c2 <_strtod_l+0xac2>
 8009aa2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8009aa6:	e7dd      	b.n	8009a64 <_strtod_l+0xb64>
 8009aa8:	a311      	add	r3, pc, #68	; (adr r3, 8009af0 <_strtod_l+0xbf0>)
 8009aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aae:	f7f7 f815 	bl	8000adc <__aeabi_dcmplt>
 8009ab2:	e7b4      	b.n	8009a1e <_strtod_l+0xb1e>
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	930e      	str	r3, [sp, #56]	; 0x38
 8009ab8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009aba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009abc:	6013      	str	r3, [r2, #0]
 8009abe:	f7ff ba65 	b.w	8008f8c <_strtod_l+0x8c>
 8009ac2:	2b65      	cmp	r3, #101	; 0x65
 8009ac4:	f43f ab5d 	beq.w	8009182 <_strtod_l+0x282>
 8009ac8:	2b45      	cmp	r3, #69	; 0x45
 8009aca:	f43f ab5a 	beq.w	8009182 <_strtod_l+0x282>
 8009ace:	2201      	movs	r2, #1
 8009ad0:	f7ff bb92 	b.w	80091f8 <_strtod_l+0x2f8>
 8009ad4:	f3af 8000 	nop.w
 8009ad8:	94a03595 	.word	0x94a03595
 8009adc:	3fdfffff 	.word	0x3fdfffff
 8009ae0:	35afe535 	.word	0x35afe535
 8009ae4:	3fe00000 	.word	0x3fe00000
 8009ae8:	ffc00000 	.word	0xffc00000
 8009aec:	41dfffff 	.word	0x41dfffff
 8009af0:	94a03595 	.word	0x94a03595
 8009af4:	3fcfffff 	.word	0x3fcfffff
 8009af8:	3ff00000 	.word	0x3ff00000
 8009afc:	7ff00000 	.word	0x7ff00000
 8009b00:	7fe00000 	.word	0x7fe00000
 8009b04:	7c9fffff 	.word	0x7c9fffff
 8009b08:	3fe00000 	.word	0x3fe00000
 8009b0c:	bff00000 	.word	0xbff00000
 8009b10:	7fefffff 	.word	0x7fefffff

08009b14 <_strtod_r>:
 8009b14:	4b01      	ldr	r3, [pc, #4]	; (8009b1c <_strtod_r+0x8>)
 8009b16:	f7ff b9f3 	b.w	8008f00 <_strtod_l>
 8009b1a:	bf00      	nop
 8009b1c:	2000007c 	.word	0x2000007c

08009b20 <_strtol_l.isra.0>:
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b26:	d001      	beq.n	8009b2c <_strtol_l.isra.0+0xc>
 8009b28:	2b24      	cmp	r3, #36	; 0x24
 8009b2a:	d906      	bls.n	8009b3a <_strtol_l.isra.0+0x1a>
 8009b2c:	f7fe f9c6 	bl	8007ebc <__errno>
 8009b30:	2316      	movs	r3, #22
 8009b32:	6003      	str	r3, [r0, #0]
 8009b34:	2000      	movs	r0, #0
 8009b36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b3a:	4f3a      	ldr	r7, [pc, #232]	; (8009c24 <_strtol_l.isra.0+0x104>)
 8009b3c:	468e      	mov	lr, r1
 8009b3e:	4676      	mov	r6, lr
 8009b40:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009b44:	5de5      	ldrb	r5, [r4, r7]
 8009b46:	f015 0508 	ands.w	r5, r5, #8
 8009b4a:	d1f8      	bne.n	8009b3e <_strtol_l.isra.0+0x1e>
 8009b4c:	2c2d      	cmp	r4, #45	; 0x2d
 8009b4e:	d134      	bne.n	8009bba <_strtol_l.isra.0+0x9a>
 8009b50:	f89e 4000 	ldrb.w	r4, [lr]
 8009b54:	f04f 0801 	mov.w	r8, #1
 8009b58:	f106 0e02 	add.w	lr, r6, #2
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d05c      	beq.n	8009c1a <_strtol_l.isra.0+0xfa>
 8009b60:	2b10      	cmp	r3, #16
 8009b62:	d10c      	bne.n	8009b7e <_strtol_l.isra.0+0x5e>
 8009b64:	2c30      	cmp	r4, #48	; 0x30
 8009b66:	d10a      	bne.n	8009b7e <_strtol_l.isra.0+0x5e>
 8009b68:	f89e 4000 	ldrb.w	r4, [lr]
 8009b6c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009b70:	2c58      	cmp	r4, #88	; 0x58
 8009b72:	d14d      	bne.n	8009c10 <_strtol_l.isra.0+0xf0>
 8009b74:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8009b78:	2310      	movs	r3, #16
 8009b7a:	f10e 0e02 	add.w	lr, lr, #2
 8009b7e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8009b82:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009b86:	2600      	movs	r6, #0
 8009b88:	fbbc f9f3 	udiv	r9, ip, r3
 8009b8c:	4635      	mov	r5, r6
 8009b8e:	fb03 ca19 	mls	sl, r3, r9, ip
 8009b92:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009b96:	2f09      	cmp	r7, #9
 8009b98:	d818      	bhi.n	8009bcc <_strtol_l.isra.0+0xac>
 8009b9a:	463c      	mov	r4, r7
 8009b9c:	42a3      	cmp	r3, r4
 8009b9e:	dd24      	ble.n	8009bea <_strtol_l.isra.0+0xca>
 8009ba0:	2e00      	cmp	r6, #0
 8009ba2:	db1f      	blt.n	8009be4 <_strtol_l.isra.0+0xc4>
 8009ba4:	45a9      	cmp	r9, r5
 8009ba6:	d31d      	bcc.n	8009be4 <_strtol_l.isra.0+0xc4>
 8009ba8:	d101      	bne.n	8009bae <_strtol_l.isra.0+0x8e>
 8009baa:	45a2      	cmp	sl, r4
 8009bac:	db1a      	blt.n	8009be4 <_strtol_l.isra.0+0xc4>
 8009bae:	fb05 4503 	mla	r5, r5, r3, r4
 8009bb2:	2601      	movs	r6, #1
 8009bb4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009bb8:	e7eb      	b.n	8009b92 <_strtol_l.isra.0+0x72>
 8009bba:	2c2b      	cmp	r4, #43	; 0x2b
 8009bbc:	bf08      	it	eq
 8009bbe:	f89e 4000 	ldrbeq.w	r4, [lr]
 8009bc2:	46a8      	mov	r8, r5
 8009bc4:	bf08      	it	eq
 8009bc6:	f106 0e02 	addeq.w	lr, r6, #2
 8009bca:	e7c7      	b.n	8009b5c <_strtol_l.isra.0+0x3c>
 8009bcc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009bd0:	2f19      	cmp	r7, #25
 8009bd2:	d801      	bhi.n	8009bd8 <_strtol_l.isra.0+0xb8>
 8009bd4:	3c37      	subs	r4, #55	; 0x37
 8009bd6:	e7e1      	b.n	8009b9c <_strtol_l.isra.0+0x7c>
 8009bd8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8009bdc:	2f19      	cmp	r7, #25
 8009bde:	d804      	bhi.n	8009bea <_strtol_l.isra.0+0xca>
 8009be0:	3c57      	subs	r4, #87	; 0x57
 8009be2:	e7db      	b.n	8009b9c <_strtol_l.isra.0+0x7c>
 8009be4:	f04f 36ff 	mov.w	r6, #4294967295
 8009be8:	e7e4      	b.n	8009bb4 <_strtol_l.isra.0+0x94>
 8009bea:	2e00      	cmp	r6, #0
 8009bec:	da05      	bge.n	8009bfa <_strtol_l.isra.0+0xda>
 8009bee:	2322      	movs	r3, #34	; 0x22
 8009bf0:	6003      	str	r3, [r0, #0]
 8009bf2:	4665      	mov	r5, ip
 8009bf4:	b942      	cbnz	r2, 8009c08 <_strtol_l.isra.0+0xe8>
 8009bf6:	4628      	mov	r0, r5
 8009bf8:	e79d      	b.n	8009b36 <_strtol_l.isra.0+0x16>
 8009bfa:	f1b8 0f00 	cmp.w	r8, #0
 8009bfe:	d000      	beq.n	8009c02 <_strtol_l.isra.0+0xe2>
 8009c00:	426d      	negs	r5, r5
 8009c02:	2a00      	cmp	r2, #0
 8009c04:	d0f7      	beq.n	8009bf6 <_strtol_l.isra.0+0xd6>
 8009c06:	b10e      	cbz	r6, 8009c0c <_strtol_l.isra.0+0xec>
 8009c08:	f10e 31ff 	add.w	r1, lr, #4294967295
 8009c0c:	6011      	str	r1, [r2, #0]
 8009c0e:	e7f2      	b.n	8009bf6 <_strtol_l.isra.0+0xd6>
 8009c10:	2430      	movs	r4, #48	; 0x30
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d1b3      	bne.n	8009b7e <_strtol_l.isra.0+0x5e>
 8009c16:	2308      	movs	r3, #8
 8009c18:	e7b1      	b.n	8009b7e <_strtol_l.isra.0+0x5e>
 8009c1a:	2c30      	cmp	r4, #48	; 0x30
 8009c1c:	d0a4      	beq.n	8009b68 <_strtol_l.isra.0+0x48>
 8009c1e:	230a      	movs	r3, #10
 8009c20:	e7ad      	b.n	8009b7e <_strtol_l.isra.0+0x5e>
 8009c22:	bf00      	nop
 8009c24:	0800cc31 	.word	0x0800cc31

08009c28 <_strtol_r>:
 8009c28:	f7ff bf7a 	b.w	8009b20 <_strtol_l.isra.0>

08009c2c <quorem>:
 8009c2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c30:	6903      	ldr	r3, [r0, #16]
 8009c32:	690c      	ldr	r4, [r1, #16]
 8009c34:	42a3      	cmp	r3, r4
 8009c36:	4607      	mov	r7, r0
 8009c38:	f2c0 8081 	blt.w	8009d3e <quorem+0x112>
 8009c3c:	3c01      	subs	r4, #1
 8009c3e:	f101 0814 	add.w	r8, r1, #20
 8009c42:	f100 0514 	add.w	r5, r0, #20
 8009c46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009c4a:	9301      	str	r3, [sp, #4]
 8009c4c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009c50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009c54:	3301      	adds	r3, #1
 8009c56:	429a      	cmp	r2, r3
 8009c58:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009c5c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009c60:	fbb2 f6f3 	udiv	r6, r2, r3
 8009c64:	d331      	bcc.n	8009cca <quorem+0x9e>
 8009c66:	f04f 0e00 	mov.w	lr, #0
 8009c6a:	4640      	mov	r0, r8
 8009c6c:	46ac      	mov	ip, r5
 8009c6e:	46f2      	mov	sl, lr
 8009c70:	f850 2b04 	ldr.w	r2, [r0], #4
 8009c74:	b293      	uxth	r3, r2
 8009c76:	fb06 e303 	mla	r3, r6, r3, lr
 8009c7a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009c7e:	b29b      	uxth	r3, r3
 8009c80:	ebaa 0303 	sub.w	r3, sl, r3
 8009c84:	0c12      	lsrs	r2, r2, #16
 8009c86:	f8dc a000 	ldr.w	sl, [ip]
 8009c8a:	fb06 e202 	mla	r2, r6, r2, lr
 8009c8e:	fa13 f38a 	uxtah	r3, r3, sl
 8009c92:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009c96:	fa1f fa82 	uxth.w	sl, r2
 8009c9a:	f8dc 2000 	ldr.w	r2, [ip]
 8009c9e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009ca2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009ca6:	b29b      	uxth	r3, r3
 8009ca8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cac:	4581      	cmp	r9, r0
 8009cae:	f84c 3b04 	str.w	r3, [ip], #4
 8009cb2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009cb6:	d2db      	bcs.n	8009c70 <quorem+0x44>
 8009cb8:	f855 300b 	ldr.w	r3, [r5, fp]
 8009cbc:	b92b      	cbnz	r3, 8009cca <quorem+0x9e>
 8009cbe:	9b01      	ldr	r3, [sp, #4]
 8009cc0:	3b04      	subs	r3, #4
 8009cc2:	429d      	cmp	r5, r3
 8009cc4:	461a      	mov	r2, r3
 8009cc6:	d32e      	bcc.n	8009d26 <quorem+0xfa>
 8009cc8:	613c      	str	r4, [r7, #16]
 8009cca:	4638      	mov	r0, r7
 8009ccc:	f001 fe9c 	bl	800ba08 <__mcmp>
 8009cd0:	2800      	cmp	r0, #0
 8009cd2:	db24      	blt.n	8009d1e <quorem+0xf2>
 8009cd4:	3601      	adds	r6, #1
 8009cd6:	4628      	mov	r0, r5
 8009cd8:	f04f 0c00 	mov.w	ip, #0
 8009cdc:	f858 2b04 	ldr.w	r2, [r8], #4
 8009ce0:	f8d0 e000 	ldr.w	lr, [r0]
 8009ce4:	b293      	uxth	r3, r2
 8009ce6:	ebac 0303 	sub.w	r3, ip, r3
 8009cea:	0c12      	lsrs	r2, r2, #16
 8009cec:	fa13 f38e 	uxtah	r3, r3, lr
 8009cf0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009cf4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009cf8:	b29b      	uxth	r3, r3
 8009cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cfe:	45c1      	cmp	r9, r8
 8009d00:	f840 3b04 	str.w	r3, [r0], #4
 8009d04:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009d08:	d2e8      	bcs.n	8009cdc <quorem+0xb0>
 8009d0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d12:	b922      	cbnz	r2, 8009d1e <quorem+0xf2>
 8009d14:	3b04      	subs	r3, #4
 8009d16:	429d      	cmp	r5, r3
 8009d18:	461a      	mov	r2, r3
 8009d1a:	d30a      	bcc.n	8009d32 <quorem+0x106>
 8009d1c:	613c      	str	r4, [r7, #16]
 8009d1e:	4630      	mov	r0, r6
 8009d20:	b003      	add	sp, #12
 8009d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d26:	6812      	ldr	r2, [r2, #0]
 8009d28:	3b04      	subs	r3, #4
 8009d2a:	2a00      	cmp	r2, #0
 8009d2c:	d1cc      	bne.n	8009cc8 <quorem+0x9c>
 8009d2e:	3c01      	subs	r4, #1
 8009d30:	e7c7      	b.n	8009cc2 <quorem+0x96>
 8009d32:	6812      	ldr	r2, [r2, #0]
 8009d34:	3b04      	subs	r3, #4
 8009d36:	2a00      	cmp	r2, #0
 8009d38:	d1f0      	bne.n	8009d1c <quorem+0xf0>
 8009d3a:	3c01      	subs	r4, #1
 8009d3c:	e7eb      	b.n	8009d16 <quorem+0xea>
 8009d3e:	2000      	movs	r0, #0
 8009d40:	e7ee      	b.n	8009d20 <quorem+0xf4>
 8009d42:	0000      	movs	r0, r0
 8009d44:	0000      	movs	r0, r0
	...

08009d48 <_dtoa_r>:
 8009d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d4c:	ed2d 8b02 	vpush	{d8}
 8009d50:	ec57 6b10 	vmov	r6, r7, d0
 8009d54:	b095      	sub	sp, #84	; 0x54
 8009d56:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009d58:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009d5c:	9105      	str	r1, [sp, #20]
 8009d5e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8009d62:	4604      	mov	r4, r0
 8009d64:	9209      	str	r2, [sp, #36]	; 0x24
 8009d66:	930f      	str	r3, [sp, #60]	; 0x3c
 8009d68:	b975      	cbnz	r5, 8009d88 <_dtoa_r+0x40>
 8009d6a:	2010      	movs	r0, #16
 8009d6c:	f001 fb6a 	bl	800b444 <malloc>
 8009d70:	4602      	mov	r2, r0
 8009d72:	6260      	str	r0, [r4, #36]	; 0x24
 8009d74:	b920      	cbnz	r0, 8009d80 <_dtoa_r+0x38>
 8009d76:	4bb2      	ldr	r3, [pc, #712]	; (800a040 <_dtoa_r+0x2f8>)
 8009d78:	21ea      	movs	r1, #234	; 0xea
 8009d7a:	48b2      	ldr	r0, [pc, #712]	; (800a044 <_dtoa_r+0x2fc>)
 8009d7c:	f002 fce4 	bl	800c748 <__assert_func>
 8009d80:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009d84:	6005      	str	r5, [r0, #0]
 8009d86:	60c5      	str	r5, [r0, #12]
 8009d88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d8a:	6819      	ldr	r1, [r3, #0]
 8009d8c:	b151      	cbz	r1, 8009da4 <_dtoa_r+0x5c>
 8009d8e:	685a      	ldr	r2, [r3, #4]
 8009d90:	604a      	str	r2, [r1, #4]
 8009d92:	2301      	movs	r3, #1
 8009d94:	4093      	lsls	r3, r2
 8009d96:	608b      	str	r3, [r1, #8]
 8009d98:	4620      	mov	r0, r4
 8009d9a:	f001 fbad 	bl	800b4f8 <_Bfree>
 8009d9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009da0:	2200      	movs	r2, #0
 8009da2:	601a      	str	r2, [r3, #0]
 8009da4:	1e3b      	subs	r3, r7, #0
 8009da6:	bfb9      	ittee	lt
 8009da8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009dac:	9303      	strlt	r3, [sp, #12]
 8009dae:	2300      	movge	r3, #0
 8009db0:	f8c8 3000 	strge.w	r3, [r8]
 8009db4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009db8:	4ba3      	ldr	r3, [pc, #652]	; (800a048 <_dtoa_r+0x300>)
 8009dba:	bfbc      	itt	lt
 8009dbc:	2201      	movlt	r2, #1
 8009dbe:	f8c8 2000 	strlt.w	r2, [r8]
 8009dc2:	ea33 0309 	bics.w	r3, r3, r9
 8009dc6:	d11b      	bne.n	8009e00 <_dtoa_r+0xb8>
 8009dc8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009dca:	f242 730f 	movw	r3, #9999	; 0x270f
 8009dce:	6013      	str	r3, [r2, #0]
 8009dd0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009dd4:	4333      	orrs	r3, r6
 8009dd6:	f000 857a 	beq.w	800a8ce <_dtoa_r+0xb86>
 8009dda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ddc:	b963      	cbnz	r3, 8009df8 <_dtoa_r+0xb0>
 8009dde:	4b9b      	ldr	r3, [pc, #620]	; (800a04c <_dtoa_r+0x304>)
 8009de0:	e024      	b.n	8009e2c <_dtoa_r+0xe4>
 8009de2:	4b9b      	ldr	r3, [pc, #620]	; (800a050 <_dtoa_r+0x308>)
 8009de4:	9300      	str	r3, [sp, #0]
 8009de6:	3308      	adds	r3, #8
 8009de8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009dea:	6013      	str	r3, [r2, #0]
 8009dec:	9800      	ldr	r0, [sp, #0]
 8009dee:	b015      	add	sp, #84	; 0x54
 8009df0:	ecbd 8b02 	vpop	{d8}
 8009df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009df8:	4b94      	ldr	r3, [pc, #592]	; (800a04c <_dtoa_r+0x304>)
 8009dfa:	9300      	str	r3, [sp, #0]
 8009dfc:	3303      	adds	r3, #3
 8009dfe:	e7f3      	b.n	8009de8 <_dtoa_r+0xa0>
 8009e00:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009e04:	2200      	movs	r2, #0
 8009e06:	ec51 0b17 	vmov	r0, r1, d7
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009e10:	f7f6 fe5a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e14:	4680      	mov	r8, r0
 8009e16:	b158      	cbz	r0, 8009e30 <_dtoa_r+0xe8>
 8009e18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	6013      	str	r3, [r2, #0]
 8009e1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	f000 8551 	beq.w	800a8c8 <_dtoa_r+0xb80>
 8009e26:	488b      	ldr	r0, [pc, #556]	; (800a054 <_dtoa_r+0x30c>)
 8009e28:	6018      	str	r0, [r3, #0]
 8009e2a:	1e43      	subs	r3, r0, #1
 8009e2c:	9300      	str	r3, [sp, #0]
 8009e2e:	e7dd      	b.n	8009dec <_dtoa_r+0xa4>
 8009e30:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009e34:	aa12      	add	r2, sp, #72	; 0x48
 8009e36:	a913      	add	r1, sp, #76	; 0x4c
 8009e38:	4620      	mov	r0, r4
 8009e3a:	f001 ff05 	bl	800bc48 <__d2b>
 8009e3e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009e42:	4683      	mov	fp, r0
 8009e44:	2d00      	cmp	r5, #0
 8009e46:	d07c      	beq.n	8009f42 <_dtoa_r+0x1fa>
 8009e48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e4a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8009e4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e52:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8009e56:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009e5a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009e5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009e62:	4b7d      	ldr	r3, [pc, #500]	; (800a058 <_dtoa_r+0x310>)
 8009e64:	2200      	movs	r2, #0
 8009e66:	4630      	mov	r0, r6
 8009e68:	4639      	mov	r1, r7
 8009e6a:	f7f6 fa0d 	bl	8000288 <__aeabi_dsub>
 8009e6e:	a36e      	add	r3, pc, #440	; (adr r3, 800a028 <_dtoa_r+0x2e0>)
 8009e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e74:	f7f6 fbc0 	bl	80005f8 <__aeabi_dmul>
 8009e78:	a36d      	add	r3, pc, #436	; (adr r3, 800a030 <_dtoa_r+0x2e8>)
 8009e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7e:	f7f6 fa05 	bl	800028c <__adddf3>
 8009e82:	4606      	mov	r6, r0
 8009e84:	4628      	mov	r0, r5
 8009e86:	460f      	mov	r7, r1
 8009e88:	f7f6 fb4c 	bl	8000524 <__aeabi_i2d>
 8009e8c:	a36a      	add	r3, pc, #424	; (adr r3, 800a038 <_dtoa_r+0x2f0>)
 8009e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e92:	f7f6 fbb1 	bl	80005f8 <__aeabi_dmul>
 8009e96:	4602      	mov	r2, r0
 8009e98:	460b      	mov	r3, r1
 8009e9a:	4630      	mov	r0, r6
 8009e9c:	4639      	mov	r1, r7
 8009e9e:	f7f6 f9f5 	bl	800028c <__adddf3>
 8009ea2:	4606      	mov	r6, r0
 8009ea4:	460f      	mov	r7, r1
 8009ea6:	f7f6 fe57 	bl	8000b58 <__aeabi_d2iz>
 8009eaa:	2200      	movs	r2, #0
 8009eac:	4682      	mov	sl, r0
 8009eae:	2300      	movs	r3, #0
 8009eb0:	4630      	mov	r0, r6
 8009eb2:	4639      	mov	r1, r7
 8009eb4:	f7f6 fe12 	bl	8000adc <__aeabi_dcmplt>
 8009eb8:	b148      	cbz	r0, 8009ece <_dtoa_r+0x186>
 8009eba:	4650      	mov	r0, sl
 8009ebc:	f7f6 fb32 	bl	8000524 <__aeabi_i2d>
 8009ec0:	4632      	mov	r2, r6
 8009ec2:	463b      	mov	r3, r7
 8009ec4:	f7f6 fe00 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ec8:	b908      	cbnz	r0, 8009ece <_dtoa_r+0x186>
 8009eca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009ece:	f1ba 0f16 	cmp.w	sl, #22
 8009ed2:	d854      	bhi.n	8009f7e <_dtoa_r+0x236>
 8009ed4:	4b61      	ldr	r3, [pc, #388]	; (800a05c <_dtoa_r+0x314>)
 8009ed6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ede:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009ee2:	f7f6 fdfb 	bl	8000adc <__aeabi_dcmplt>
 8009ee6:	2800      	cmp	r0, #0
 8009ee8:	d04b      	beq.n	8009f82 <_dtoa_r+0x23a>
 8009eea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009eee:	2300      	movs	r3, #0
 8009ef0:	930e      	str	r3, [sp, #56]	; 0x38
 8009ef2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009ef4:	1b5d      	subs	r5, r3, r5
 8009ef6:	1e6b      	subs	r3, r5, #1
 8009ef8:	9304      	str	r3, [sp, #16]
 8009efa:	bf43      	ittte	mi
 8009efc:	2300      	movmi	r3, #0
 8009efe:	f1c5 0801 	rsbmi	r8, r5, #1
 8009f02:	9304      	strmi	r3, [sp, #16]
 8009f04:	f04f 0800 	movpl.w	r8, #0
 8009f08:	f1ba 0f00 	cmp.w	sl, #0
 8009f0c:	db3b      	blt.n	8009f86 <_dtoa_r+0x23e>
 8009f0e:	9b04      	ldr	r3, [sp, #16]
 8009f10:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8009f14:	4453      	add	r3, sl
 8009f16:	9304      	str	r3, [sp, #16]
 8009f18:	2300      	movs	r3, #0
 8009f1a:	9306      	str	r3, [sp, #24]
 8009f1c:	9b05      	ldr	r3, [sp, #20]
 8009f1e:	2b09      	cmp	r3, #9
 8009f20:	d869      	bhi.n	8009ff6 <_dtoa_r+0x2ae>
 8009f22:	2b05      	cmp	r3, #5
 8009f24:	bfc4      	itt	gt
 8009f26:	3b04      	subgt	r3, #4
 8009f28:	9305      	strgt	r3, [sp, #20]
 8009f2a:	9b05      	ldr	r3, [sp, #20]
 8009f2c:	f1a3 0302 	sub.w	r3, r3, #2
 8009f30:	bfcc      	ite	gt
 8009f32:	2500      	movgt	r5, #0
 8009f34:	2501      	movle	r5, #1
 8009f36:	2b03      	cmp	r3, #3
 8009f38:	d869      	bhi.n	800a00e <_dtoa_r+0x2c6>
 8009f3a:	e8df f003 	tbb	[pc, r3]
 8009f3e:	4e2c      	.short	0x4e2c
 8009f40:	5a4c      	.short	0x5a4c
 8009f42:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8009f46:	441d      	add	r5, r3
 8009f48:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009f4c:	2b20      	cmp	r3, #32
 8009f4e:	bfc1      	itttt	gt
 8009f50:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009f54:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009f58:	fa09 f303 	lslgt.w	r3, r9, r3
 8009f5c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009f60:	bfda      	itte	le
 8009f62:	f1c3 0320 	rsble	r3, r3, #32
 8009f66:	fa06 f003 	lslle.w	r0, r6, r3
 8009f6a:	4318      	orrgt	r0, r3
 8009f6c:	f7f6 faca 	bl	8000504 <__aeabi_ui2d>
 8009f70:	2301      	movs	r3, #1
 8009f72:	4606      	mov	r6, r0
 8009f74:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009f78:	3d01      	subs	r5, #1
 8009f7a:	9310      	str	r3, [sp, #64]	; 0x40
 8009f7c:	e771      	b.n	8009e62 <_dtoa_r+0x11a>
 8009f7e:	2301      	movs	r3, #1
 8009f80:	e7b6      	b.n	8009ef0 <_dtoa_r+0x1a8>
 8009f82:	900e      	str	r0, [sp, #56]	; 0x38
 8009f84:	e7b5      	b.n	8009ef2 <_dtoa_r+0x1aa>
 8009f86:	f1ca 0300 	rsb	r3, sl, #0
 8009f8a:	9306      	str	r3, [sp, #24]
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	eba8 080a 	sub.w	r8, r8, sl
 8009f92:	930d      	str	r3, [sp, #52]	; 0x34
 8009f94:	e7c2      	b.n	8009f1c <_dtoa_r+0x1d4>
 8009f96:	2300      	movs	r3, #0
 8009f98:	9308      	str	r3, [sp, #32]
 8009f9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	dc39      	bgt.n	800a014 <_dtoa_r+0x2cc>
 8009fa0:	f04f 0901 	mov.w	r9, #1
 8009fa4:	f8cd 9004 	str.w	r9, [sp, #4]
 8009fa8:	464b      	mov	r3, r9
 8009faa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8009fae:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	6042      	str	r2, [r0, #4]
 8009fb4:	2204      	movs	r2, #4
 8009fb6:	f102 0614 	add.w	r6, r2, #20
 8009fba:	429e      	cmp	r6, r3
 8009fbc:	6841      	ldr	r1, [r0, #4]
 8009fbe:	d92f      	bls.n	800a020 <_dtoa_r+0x2d8>
 8009fc0:	4620      	mov	r0, r4
 8009fc2:	f001 fa59 	bl	800b478 <_Balloc>
 8009fc6:	9000      	str	r0, [sp, #0]
 8009fc8:	2800      	cmp	r0, #0
 8009fca:	d14b      	bne.n	800a064 <_dtoa_r+0x31c>
 8009fcc:	4b24      	ldr	r3, [pc, #144]	; (800a060 <_dtoa_r+0x318>)
 8009fce:	4602      	mov	r2, r0
 8009fd0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009fd4:	e6d1      	b.n	8009d7a <_dtoa_r+0x32>
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	e7de      	b.n	8009f98 <_dtoa_r+0x250>
 8009fda:	2300      	movs	r3, #0
 8009fdc:	9308      	str	r3, [sp, #32]
 8009fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fe0:	eb0a 0903 	add.w	r9, sl, r3
 8009fe4:	f109 0301 	add.w	r3, r9, #1
 8009fe8:	2b01      	cmp	r3, #1
 8009fea:	9301      	str	r3, [sp, #4]
 8009fec:	bfb8      	it	lt
 8009fee:	2301      	movlt	r3, #1
 8009ff0:	e7dd      	b.n	8009fae <_dtoa_r+0x266>
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	e7f2      	b.n	8009fdc <_dtoa_r+0x294>
 8009ff6:	2501      	movs	r5, #1
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	9305      	str	r3, [sp, #20]
 8009ffc:	9508      	str	r5, [sp, #32]
 8009ffe:	f04f 39ff 	mov.w	r9, #4294967295
 800a002:	2200      	movs	r2, #0
 800a004:	f8cd 9004 	str.w	r9, [sp, #4]
 800a008:	2312      	movs	r3, #18
 800a00a:	9209      	str	r2, [sp, #36]	; 0x24
 800a00c:	e7cf      	b.n	8009fae <_dtoa_r+0x266>
 800a00e:	2301      	movs	r3, #1
 800a010:	9308      	str	r3, [sp, #32]
 800a012:	e7f4      	b.n	8009ffe <_dtoa_r+0x2b6>
 800a014:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a018:	f8cd 9004 	str.w	r9, [sp, #4]
 800a01c:	464b      	mov	r3, r9
 800a01e:	e7c6      	b.n	8009fae <_dtoa_r+0x266>
 800a020:	3101      	adds	r1, #1
 800a022:	6041      	str	r1, [r0, #4]
 800a024:	0052      	lsls	r2, r2, #1
 800a026:	e7c6      	b.n	8009fb6 <_dtoa_r+0x26e>
 800a028:	636f4361 	.word	0x636f4361
 800a02c:	3fd287a7 	.word	0x3fd287a7
 800a030:	8b60c8b3 	.word	0x8b60c8b3
 800a034:	3fc68a28 	.word	0x3fc68a28
 800a038:	509f79fb 	.word	0x509f79fb
 800a03c:	3fd34413 	.word	0x3fd34413
 800a040:	0800cd3e 	.word	0x0800cd3e
 800a044:	0800cd55 	.word	0x0800cd55
 800a048:	7ff00000 	.word	0x7ff00000
 800a04c:	0800cd3a 	.word	0x0800cd3a
 800a050:	0800cd31 	.word	0x0800cd31
 800a054:	0800cbb1 	.word	0x0800cbb1
 800a058:	3ff80000 	.word	0x3ff80000
 800a05c:	0800cf30 	.word	0x0800cf30
 800a060:	0800cdb4 	.word	0x0800cdb4
 800a064:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a066:	9a00      	ldr	r2, [sp, #0]
 800a068:	601a      	str	r2, [r3, #0]
 800a06a:	9b01      	ldr	r3, [sp, #4]
 800a06c:	2b0e      	cmp	r3, #14
 800a06e:	f200 80ad 	bhi.w	800a1cc <_dtoa_r+0x484>
 800a072:	2d00      	cmp	r5, #0
 800a074:	f000 80aa 	beq.w	800a1cc <_dtoa_r+0x484>
 800a078:	f1ba 0f00 	cmp.w	sl, #0
 800a07c:	dd36      	ble.n	800a0ec <_dtoa_r+0x3a4>
 800a07e:	4ac3      	ldr	r2, [pc, #780]	; (800a38c <_dtoa_r+0x644>)
 800a080:	f00a 030f 	and.w	r3, sl, #15
 800a084:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a088:	ed93 7b00 	vldr	d7, [r3]
 800a08c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800a090:	ea4f 172a 	mov.w	r7, sl, asr #4
 800a094:	eeb0 8a47 	vmov.f32	s16, s14
 800a098:	eef0 8a67 	vmov.f32	s17, s15
 800a09c:	d016      	beq.n	800a0cc <_dtoa_r+0x384>
 800a09e:	4bbc      	ldr	r3, [pc, #752]	; (800a390 <_dtoa_r+0x648>)
 800a0a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a0a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a0a8:	f7f6 fbd0 	bl	800084c <__aeabi_ddiv>
 800a0ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0b0:	f007 070f 	and.w	r7, r7, #15
 800a0b4:	2503      	movs	r5, #3
 800a0b6:	4eb6      	ldr	r6, [pc, #728]	; (800a390 <_dtoa_r+0x648>)
 800a0b8:	b957      	cbnz	r7, 800a0d0 <_dtoa_r+0x388>
 800a0ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0be:	ec53 2b18 	vmov	r2, r3, d8
 800a0c2:	f7f6 fbc3 	bl	800084c <__aeabi_ddiv>
 800a0c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0ca:	e029      	b.n	800a120 <_dtoa_r+0x3d8>
 800a0cc:	2502      	movs	r5, #2
 800a0ce:	e7f2      	b.n	800a0b6 <_dtoa_r+0x36e>
 800a0d0:	07f9      	lsls	r1, r7, #31
 800a0d2:	d508      	bpl.n	800a0e6 <_dtoa_r+0x39e>
 800a0d4:	ec51 0b18 	vmov	r0, r1, d8
 800a0d8:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a0dc:	f7f6 fa8c 	bl	80005f8 <__aeabi_dmul>
 800a0e0:	ec41 0b18 	vmov	d8, r0, r1
 800a0e4:	3501      	adds	r5, #1
 800a0e6:	107f      	asrs	r7, r7, #1
 800a0e8:	3608      	adds	r6, #8
 800a0ea:	e7e5      	b.n	800a0b8 <_dtoa_r+0x370>
 800a0ec:	f000 80a6 	beq.w	800a23c <_dtoa_r+0x4f4>
 800a0f0:	f1ca 0600 	rsb	r6, sl, #0
 800a0f4:	4ba5      	ldr	r3, [pc, #660]	; (800a38c <_dtoa_r+0x644>)
 800a0f6:	4fa6      	ldr	r7, [pc, #664]	; (800a390 <_dtoa_r+0x648>)
 800a0f8:	f006 020f 	and.w	r2, r6, #15
 800a0fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a104:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a108:	f7f6 fa76 	bl	80005f8 <__aeabi_dmul>
 800a10c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a110:	1136      	asrs	r6, r6, #4
 800a112:	2300      	movs	r3, #0
 800a114:	2502      	movs	r5, #2
 800a116:	2e00      	cmp	r6, #0
 800a118:	f040 8085 	bne.w	800a226 <_dtoa_r+0x4de>
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d1d2      	bne.n	800a0c6 <_dtoa_r+0x37e>
 800a120:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a122:	2b00      	cmp	r3, #0
 800a124:	f000 808c 	beq.w	800a240 <_dtoa_r+0x4f8>
 800a128:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a12c:	4b99      	ldr	r3, [pc, #612]	; (800a394 <_dtoa_r+0x64c>)
 800a12e:	2200      	movs	r2, #0
 800a130:	4630      	mov	r0, r6
 800a132:	4639      	mov	r1, r7
 800a134:	f7f6 fcd2 	bl	8000adc <__aeabi_dcmplt>
 800a138:	2800      	cmp	r0, #0
 800a13a:	f000 8081 	beq.w	800a240 <_dtoa_r+0x4f8>
 800a13e:	9b01      	ldr	r3, [sp, #4]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d07d      	beq.n	800a240 <_dtoa_r+0x4f8>
 800a144:	f1b9 0f00 	cmp.w	r9, #0
 800a148:	dd3c      	ble.n	800a1c4 <_dtoa_r+0x47c>
 800a14a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a14e:	9307      	str	r3, [sp, #28]
 800a150:	2200      	movs	r2, #0
 800a152:	4b91      	ldr	r3, [pc, #580]	; (800a398 <_dtoa_r+0x650>)
 800a154:	4630      	mov	r0, r6
 800a156:	4639      	mov	r1, r7
 800a158:	f7f6 fa4e 	bl	80005f8 <__aeabi_dmul>
 800a15c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a160:	3501      	adds	r5, #1
 800a162:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800a166:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a16a:	4628      	mov	r0, r5
 800a16c:	f7f6 f9da 	bl	8000524 <__aeabi_i2d>
 800a170:	4632      	mov	r2, r6
 800a172:	463b      	mov	r3, r7
 800a174:	f7f6 fa40 	bl	80005f8 <__aeabi_dmul>
 800a178:	4b88      	ldr	r3, [pc, #544]	; (800a39c <_dtoa_r+0x654>)
 800a17a:	2200      	movs	r2, #0
 800a17c:	f7f6 f886 	bl	800028c <__adddf3>
 800a180:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a184:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a188:	9303      	str	r3, [sp, #12]
 800a18a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d15c      	bne.n	800a24a <_dtoa_r+0x502>
 800a190:	4b83      	ldr	r3, [pc, #524]	; (800a3a0 <_dtoa_r+0x658>)
 800a192:	2200      	movs	r2, #0
 800a194:	4630      	mov	r0, r6
 800a196:	4639      	mov	r1, r7
 800a198:	f7f6 f876 	bl	8000288 <__aeabi_dsub>
 800a19c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a1a0:	4606      	mov	r6, r0
 800a1a2:	460f      	mov	r7, r1
 800a1a4:	f7f6 fcb8 	bl	8000b18 <__aeabi_dcmpgt>
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	f040 8296 	bne.w	800a6da <_dtoa_r+0x992>
 800a1ae:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a1b2:	4630      	mov	r0, r6
 800a1b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a1b8:	4639      	mov	r1, r7
 800a1ba:	f7f6 fc8f 	bl	8000adc <__aeabi_dcmplt>
 800a1be:	2800      	cmp	r0, #0
 800a1c0:	f040 8288 	bne.w	800a6d4 <_dtoa_r+0x98c>
 800a1c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a1c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a1cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	f2c0 8158 	blt.w	800a484 <_dtoa_r+0x73c>
 800a1d4:	f1ba 0f0e 	cmp.w	sl, #14
 800a1d8:	f300 8154 	bgt.w	800a484 <_dtoa_r+0x73c>
 800a1dc:	4b6b      	ldr	r3, [pc, #428]	; (800a38c <_dtoa_r+0x644>)
 800a1de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a1e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a1e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	f280 80e3 	bge.w	800a3b4 <_dtoa_r+0x66c>
 800a1ee:	9b01      	ldr	r3, [sp, #4]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	f300 80df 	bgt.w	800a3b4 <_dtoa_r+0x66c>
 800a1f6:	f040 826d 	bne.w	800a6d4 <_dtoa_r+0x98c>
 800a1fa:	4b69      	ldr	r3, [pc, #420]	; (800a3a0 <_dtoa_r+0x658>)
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	4640      	mov	r0, r8
 800a200:	4649      	mov	r1, r9
 800a202:	f7f6 f9f9 	bl	80005f8 <__aeabi_dmul>
 800a206:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a20a:	f7f6 fc7b 	bl	8000b04 <__aeabi_dcmpge>
 800a20e:	9e01      	ldr	r6, [sp, #4]
 800a210:	4637      	mov	r7, r6
 800a212:	2800      	cmp	r0, #0
 800a214:	f040 8243 	bne.w	800a69e <_dtoa_r+0x956>
 800a218:	9d00      	ldr	r5, [sp, #0]
 800a21a:	2331      	movs	r3, #49	; 0x31
 800a21c:	f805 3b01 	strb.w	r3, [r5], #1
 800a220:	f10a 0a01 	add.w	sl, sl, #1
 800a224:	e23f      	b.n	800a6a6 <_dtoa_r+0x95e>
 800a226:	07f2      	lsls	r2, r6, #31
 800a228:	d505      	bpl.n	800a236 <_dtoa_r+0x4ee>
 800a22a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a22e:	f7f6 f9e3 	bl	80005f8 <__aeabi_dmul>
 800a232:	3501      	adds	r5, #1
 800a234:	2301      	movs	r3, #1
 800a236:	1076      	asrs	r6, r6, #1
 800a238:	3708      	adds	r7, #8
 800a23a:	e76c      	b.n	800a116 <_dtoa_r+0x3ce>
 800a23c:	2502      	movs	r5, #2
 800a23e:	e76f      	b.n	800a120 <_dtoa_r+0x3d8>
 800a240:	9b01      	ldr	r3, [sp, #4]
 800a242:	f8cd a01c 	str.w	sl, [sp, #28]
 800a246:	930c      	str	r3, [sp, #48]	; 0x30
 800a248:	e78d      	b.n	800a166 <_dtoa_r+0x41e>
 800a24a:	9900      	ldr	r1, [sp, #0]
 800a24c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a24e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a250:	4b4e      	ldr	r3, [pc, #312]	; (800a38c <_dtoa_r+0x644>)
 800a252:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a256:	4401      	add	r1, r0
 800a258:	9102      	str	r1, [sp, #8]
 800a25a:	9908      	ldr	r1, [sp, #32]
 800a25c:	eeb0 8a47 	vmov.f32	s16, s14
 800a260:	eef0 8a67 	vmov.f32	s17, s15
 800a264:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a268:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a26c:	2900      	cmp	r1, #0
 800a26e:	d045      	beq.n	800a2fc <_dtoa_r+0x5b4>
 800a270:	494c      	ldr	r1, [pc, #304]	; (800a3a4 <_dtoa_r+0x65c>)
 800a272:	2000      	movs	r0, #0
 800a274:	f7f6 faea 	bl	800084c <__aeabi_ddiv>
 800a278:	ec53 2b18 	vmov	r2, r3, d8
 800a27c:	f7f6 f804 	bl	8000288 <__aeabi_dsub>
 800a280:	9d00      	ldr	r5, [sp, #0]
 800a282:	ec41 0b18 	vmov	d8, r0, r1
 800a286:	4639      	mov	r1, r7
 800a288:	4630      	mov	r0, r6
 800a28a:	f7f6 fc65 	bl	8000b58 <__aeabi_d2iz>
 800a28e:	900c      	str	r0, [sp, #48]	; 0x30
 800a290:	f7f6 f948 	bl	8000524 <__aeabi_i2d>
 800a294:	4602      	mov	r2, r0
 800a296:	460b      	mov	r3, r1
 800a298:	4630      	mov	r0, r6
 800a29a:	4639      	mov	r1, r7
 800a29c:	f7f5 fff4 	bl	8000288 <__aeabi_dsub>
 800a2a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2a2:	3330      	adds	r3, #48	; 0x30
 800a2a4:	f805 3b01 	strb.w	r3, [r5], #1
 800a2a8:	ec53 2b18 	vmov	r2, r3, d8
 800a2ac:	4606      	mov	r6, r0
 800a2ae:	460f      	mov	r7, r1
 800a2b0:	f7f6 fc14 	bl	8000adc <__aeabi_dcmplt>
 800a2b4:	2800      	cmp	r0, #0
 800a2b6:	d165      	bne.n	800a384 <_dtoa_r+0x63c>
 800a2b8:	4632      	mov	r2, r6
 800a2ba:	463b      	mov	r3, r7
 800a2bc:	4935      	ldr	r1, [pc, #212]	; (800a394 <_dtoa_r+0x64c>)
 800a2be:	2000      	movs	r0, #0
 800a2c0:	f7f5 ffe2 	bl	8000288 <__aeabi_dsub>
 800a2c4:	ec53 2b18 	vmov	r2, r3, d8
 800a2c8:	f7f6 fc08 	bl	8000adc <__aeabi_dcmplt>
 800a2cc:	2800      	cmp	r0, #0
 800a2ce:	f040 80b9 	bne.w	800a444 <_dtoa_r+0x6fc>
 800a2d2:	9b02      	ldr	r3, [sp, #8]
 800a2d4:	429d      	cmp	r5, r3
 800a2d6:	f43f af75 	beq.w	800a1c4 <_dtoa_r+0x47c>
 800a2da:	4b2f      	ldr	r3, [pc, #188]	; (800a398 <_dtoa_r+0x650>)
 800a2dc:	ec51 0b18 	vmov	r0, r1, d8
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	f7f6 f989 	bl	80005f8 <__aeabi_dmul>
 800a2e6:	4b2c      	ldr	r3, [pc, #176]	; (800a398 <_dtoa_r+0x650>)
 800a2e8:	ec41 0b18 	vmov	d8, r0, r1
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	4630      	mov	r0, r6
 800a2f0:	4639      	mov	r1, r7
 800a2f2:	f7f6 f981 	bl	80005f8 <__aeabi_dmul>
 800a2f6:	4606      	mov	r6, r0
 800a2f8:	460f      	mov	r7, r1
 800a2fa:	e7c4      	b.n	800a286 <_dtoa_r+0x53e>
 800a2fc:	ec51 0b17 	vmov	r0, r1, d7
 800a300:	f7f6 f97a 	bl	80005f8 <__aeabi_dmul>
 800a304:	9b02      	ldr	r3, [sp, #8]
 800a306:	9d00      	ldr	r5, [sp, #0]
 800a308:	930c      	str	r3, [sp, #48]	; 0x30
 800a30a:	ec41 0b18 	vmov	d8, r0, r1
 800a30e:	4639      	mov	r1, r7
 800a310:	4630      	mov	r0, r6
 800a312:	f7f6 fc21 	bl	8000b58 <__aeabi_d2iz>
 800a316:	9011      	str	r0, [sp, #68]	; 0x44
 800a318:	f7f6 f904 	bl	8000524 <__aeabi_i2d>
 800a31c:	4602      	mov	r2, r0
 800a31e:	460b      	mov	r3, r1
 800a320:	4630      	mov	r0, r6
 800a322:	4639      	mov	r1, r7
 800a324:	f7f5 ffb0 	bl	8000288 <__aeabi_dsub>
 800a328:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a32a:	3330      	adds	r3, #48	; 0x30
 800a32c:	f805 3b01 	strb.w	r3, [r5], #1
 800a330:	9b02      	ldr	r3, [sp, #8]
 800a332:	429d      	cmp	r5, r3
 800a334:	4606      	mov	r6, r0
 800a336:	460f      	mov	r7, r1
 800a338:	f04f 0200 	mov.w	r2, #0
 800a33c:	d134      	bne.n	800a3a8 <_dtoa_r+0x660>
 800a33e:	4b19      	ldr	r3, [pc, #100]	; (800a3a4 <_dtoa_r+0x65c>)
 800a340:	ec51 0b18 	vmov	r0, r1, d8
 800a344:	f7f5 ffa2 	bl	800028c <__adddf3>
 800a348:	4602      	mov	r2, r0
 800a34a:	460b      	mov	r3, r1
 800a34c:	4630      	mov	r0, r6
 800a34e:	4639      	mov	r1, r7
 800a350:	f7f6 fbe2 	bl	8000b18 <__aeabi_dcmpgt>
 800a354:	2800      	cmp	r0, #0
 800a356:	d175      	bne.n	800a444 <_dtoa_r+0x6fc>
 800a358:	ec53 2b18 	vmov	r2, r3, d8
 800a35c:	4911      	ldr	r1, [pc, #68]	; (800a3a4 <_dtoa_r+0x65c>)
 800a35e:	2000      	movs	r0, #0
 800a360:	f7f5 ff92 	bl	8000288 <__aeabi_dsub>
 800a364:	4602      	mov	r2, r0
 800a366:	460b      	mov	r3, r1
 800a368:	4630      	mov	r0, r6
 800a36a:	4639      	mov	r1, r7
 800a36c:	f7f6 fbb6 	bl	8000adc <__aeabi_dcmplt>
 800a370:	2800      	cmp	r0, #0
 800a372:	f43f af27 	beq.w	800a1c4 <_dtoa_r+0x47c>
 800a376:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a378:	1e6b      	subs	r3, r5, #1
 800a37a:	930c      	str	r3, [sp, #48]	; 0x30
 800a37c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a380:	2b30      	cmp	r3, #48	; 0x30
 800a382:	d0f8      	beq.n	800a376 <_dtoa_r+0x62e>
 800a384:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a388:	e04a      	b.n	800a420 <_dtoa_r+0x6d8>
 800a38a:	bf00      	nop
 800a38c:	0800cf30 	.word	0x0800cf30
 800a390:	0800cf08 	.word	0x0800cf08
 800a394:	3ff00000 	.word	0x3ff00000
 800a398:	40240000 	.word	0x40240000
 800a39c:	401c0000 	.word	0x401c0000
 800a3a0:	40140000 	.word	0x40140000
 800a3a4:	3fe00000 	.word	0x3fe00000
 800a3a8:	4baf      	ldr	r3, [pc, #700]	; (800a668 <_dtoa_r+0x920>)
 800a3aa:	f7f6 f925 	bl	80005f8 <__aeabi_dmul>
 800a3ae:	4606      	mov	r6, r0
 800a3b0:	460f      	mov	r7, r1
 800a3b2:	e7ac      	b.n	800a30e <_dtoa_r+0x5c6>
 800a3b4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a3b8:	9d00      	ldr	r5, [sp, #0]
 800a3ba:	4642      	mov	r2, r8
 800a3bc:	464b      	mov	r3, r9
 800a3be:	4630      	mov	r0, r6
 800a3c0:	4639      	mov	r1, r7
 800a3c2:	f7f6 fa43 	bl	800084c <__aeabi_ddiv>
 800a3c6:	f7f6 fbc7 	bl	8000b58 <__aeabi_d2iz>
 800a3ca:	9002      	str	r0, [sp, #8]
 800a3cc:	f7f6 f8aa 	bl	8000524 <__aeabi_i2d>
 800a3d0:	4642      	mov	r2, r8
 800a3d2:	464b      	mov	r3, r9
 800a3d4:	f7f6 f910 	bl	80005f8 <__aeabi_dmul>
 800a3d8:	4602      	mov	r2, r0
 800a3da:	460b      	mov	r3, r1
 800a3dc:	4630      	mov	r0, r6
 800a3de:	4639      	mov	r1, r7
 800a3e0:	f7f5 ff52 	bl	8000288 <__aeabi_dsub>
 800a3e4:	9e02      	ldr	r6, [sp, #8]
 800a3e6:	9f01      	ldr	r7, [sp, #4]
 800a3e8:	3630      	adds	r6, #48	; 0x30
 800a3ea:	f805 6b01 	strb.w	r6, [r5], #1
 800a3ee:	9e00      	ldr	r6, [sp, #0]
 800a3f0:	1bae      	subs	r6, r5, r6
 800a3f2:	42b7      	cmp	r7, r6
 800a3f4:	4602      	mov	r2, r0
 800a3f6:	460b      	mov	r3, r1
 800a3f8:	d137      	bne.n	800a46a <_dtoa_r+0x722>
 800a3fa:	f7f5 ff47 	bl	800028c <__adddf3>
 800a3fe:	4642      	mov	r2, r8
 800a400:	464b      	mov	r3, r9
 800a402:	4606      	mov	r6, r0
 800a404:	460f      	mov	r7, r1
 800a406:	f7f6 fb87 	bl	8000b18 <__aeabi_dcmpgt>
 800a40a:	b9c8      	cbnz	r0, 800a440 <_dtoa_r+0x6f8>
 800a40c:	4642      	mov	r2, r8
 800a40e:	464b      	mov	r3, r9
 800a410:	4630      	mov	r0, r6
 800a412:	4639      	mov	r1, r7
 800a414:	f7f6 fb58 	bl	8000ac8 <__aeabi_dcmpeq>
 800a418:	b110      	cbz	r0, 800a420 <_dtoa_r+0x6d8>
 800a41a:	9b02      	ldr	r3, [sp, #8]
 800a41c:	07d9      	lsls	r1, r3, #31
 800a41e:	d40f      	bmi.n	800a440 <_dtoa_r+0x6f8>
 800a420:	4620      	mov	r0, r4
 800a422:	4659      	mov	r1, fp
 800a424:	f001 f868 	bl	800b4f8 <_Bfree>
 800a428:	2300      	movs	r3, #0
 800a42a:	702b      	strb	r3, [r5, #0]
 800a42c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a42e:	f10a 0001 	add.w	r0, sl, #1
 800a432:	6018      	str	r0, [r3, #0]
 800a434:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a436:	2b00      	cmp	r3, #0
 800a438:	f43f acd8 	beq.w	8009dec <_dtoa_r+0xa4>
 800a43c:	601d      	str	r5, [r3, #0]
 800a43e:	e4d5      	b.n	8009dec <_dtoa_r+0xa4>
 800a440:	f8cd a01c 	str.w	sl, [sp, #28]
 800a444:	462b      	mov	r3, r5
 800a446:	461d      	mov	r5, r3
 800a448:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a44c:	2a39      	cmp	r2, #57	; 0x39
 800a44e:	d108      	bne.n	800a462 <_dtoa_r+0x71a>
 800a450:	9a00      	ldr	r2, [sp, #0]
 800a452:	429a      	cmp	r2, r3
 800a454:	d1f7      	bne.n	800a446 <_dtoa_r+0x6fe>
 800a456:	9a07      	ldr	r2, [sp, #28]
 800a458:	9900      	ldr	r1, [sp, #0]
 800a45a:	3201      	adds	r2, #1
 800a45c:	9207      	str	r2, [sp, #28]
 800a45e:	2230      	movs	r2, #48	; 0x30
 800a460:	700a      	strb	r2, [r1, #0]
 800a462:	781a      	ldrb	r2, [r3, #0]
 800a464:	3201      	adds	r2, #1
 800a466:	701a      	strb	r2, [r3, #0]
 800a468:	e78c      	b.n	800a384 <_dtoa_r+0x63c>
 800a46a:	4b7f      	ldr	r3, [pc, #508]	; (800a668 <_dtoa_r+0x920>)
 800a46c:	2200      	movs	r2, #0
 800a46e:	f7f6 f8c3 	bl	80005f8 <__aeabi_dmul>
 800a472:	2200      	movs	r2, #0
 800a474:	2300      	movs	r3, #0
 800a476:	4606      	mov	r6, r0
 800a478:	460f      	mov	r7, r1
 800a47a:	f7f6 fb25 	bl	8000ac8 <__aeabi_dcmpeq>
 800a47e:	2800      	cmp	r0, #0
 800a480:	d09b      	beq.n	800a3ba <_dtoa_r+0x672>
 800a482:	e7cd      	b.n	800a420 <_dtoa_r+0x6d8>
 800a484:	9a08      	ldr	r2, [sp, #32]
 800a486:	2a00      	cmp	r2, #0
 800a488:	f000 80c4 	beq.w	800a614 <_dtoa_r+0x8cc>
 800a48c:	9a05      	ldr	r2, [sp, #20]
 800a48e:	2a01      	cmp	r2, #1
 800a490:	f300 80a8 	bgt.w	800a5e4 <_dtoa_r+0x89c>
 800a494:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a496:	2a00      	cmp	r2, #0
 800a498:	f000 80a0 	beq.w	800a5dc <_dtoa_r+0x894>
 800a49c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a4a0:	9e06      	ldr	r6, [sp, #24]
 800a4a2:	4645      	mov	r5, r8
 800a4a4:	9a04      	ldr	r2, [sp, #16]
 800a4a6:	2101      	movs	r1, #1
 800a4a8:	441a      	add	r2, r3
 800a4aa:	4620      	mov	r0, r4
 800a4ac:	4498      	add	r8, r3
 800a4ae:	9204      	str	r2, [sp, #16]
 800a4b0:	f001 f928 	bl	800b704 <__i2b>
 800a4b4:	4607      	mov	r7, r0
 800a4b6:	2d00      	cmp	r5, #0
 800a4b8:	dd0b      	ble.n	800a4d2 <_dtoa_r+0x78a>
 800a4ba:	9b04      	ldr	r3, [sp, #16]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	dd08      	ble.n	800a4d2 <_dtoa_r+0x78a>
 800a4c0:	42ab      	cmp	r3, r5
 800a4c2:	9a04      	ldr	r2, [sp, #16]
 800a4c4:	bfa8      	it	ge
 800a4c6:	462b      	movge	r3, r5
 800a4c8:	eba8 0803 	sub.w	r8, r8, r3
 800a4cc:	1aed      	subs	r5, r5, r3
 800a4ce:	1ad3      	subs	r3, r2, r3
 800a4d0:	9304      	str	r3, [sp, #16]
 800a4d2:	9b06      	ldr	r3, [sp, #24]
 800a4d4:	b1fb      	cbz	r3, 800a516 <_dtoa_r+0x7ce>
 800a4d6:	9b08      	ldr	r3, [sp, #32]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	f000 809f 	beq.w	800a61c <_dtoa_r+0x8d4>
 800a4de:	2e00      	cmp	r6, #0
 800a4e0:	dd11      	ble.n	800a506 <_dtoa_r+0x7be>
 800a4e2:	4639      	mov	r1, r7
 800a4e4:	4632      	mov	r2, r6
 800a4e6:	4620      	mov	r0, r4
 800a4e8:	f001 f9c8 	bl	800b87c <__pow5mult>
 800a4ec:	465a      	mov	r2, fp
 800a4ee:	4601      	mov	r1, r0
 800a4f0:	4607      	mov	r7, r0
 800a4f2:	4620      	mov	r0, r4
 800a4f4:	f001 f91c 	bl	800b730 <__multiply>
 800a4f8:	4659      	mov	r1, fp
 800a4fa:	9007      	str	r0, [sp, #28]
 800a4fc:	4620      	mov	r0, r4
 800a4fe:	f000 fffb 	bl	800b4f8 <_Bfree>
 800a502:	9b07      	ldr	r3, [sp, #28]
 800a504:	469b      	mov	fp, r3
 800a506:	9b06      	ldr	r3, [sp, #24]
 800a508:	1b9a      	subs	r2, r3, r6
 800a50a:	d004      	beq.n	800a516 <_dtoa_r+0x7ce>
 800a50c:	4659      	mov	r1, fp
 800a50e:	4620      	mov	r0, r4
 800a510:	f001 f9b4 	bl	800b87c <__pow5mult>
 800a514:	4683      	mov	fp, r0
 800a516:	2101      	movs	r1, #1
 800a518:	4620      	mov	r0, r4
 800a51a:	f001 f8f3 	bl	800b704 <__i2b>
 800a51e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a520:	2b00      	cmp	r3, #0
 800a522:	4606      	mov	r6, r0
 800a524:	dd7c      	ble.n	800a620 <_dtoa_r+0x8d8>
 800a526:	461a      	mov	r2, r3
 800a528:	4601      	mov	r1, r0
 800a52a:	4620      	mov	r0, r4
 800a52c:	f001 f9a6 	bl	800b87c <__pow5mult>
 800a530:	9b05      	ldr	r3, [sp, #20]
 800a532:	2b01      	cmp	r3, #1
 800a534:	4606      	mov	r6, r0
 800a536:	dd76      	ble.n	800a626 <_dtoa_r+0x8de>
 800a538:	2300      	movs	r3, #0
 800a53a:	9306      	str	r3, [sp, #24]
 800a53c:	6933      	ldr	r3, [r6, #16]
 800a53e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a542:	6918      	ldr	r0, [r3, #16]
 800a544:	f001 f88e 	bl	800b664 <__hi0bits>
 800a548:	f1c0 0020 	rsb	r0, r0, #32
 800a54c:	9b04      	ldr	r3, [sp, #16]
 800a54e:	4418      	add	r0, r3
 800a550:	f010 001f 	ands.w	r0, r0, #31
 800a554:	f000 8086 	beq.w	800a664 <_dtoa_r+0x91c>
 800a558:	f1c0 0320 	rsb	r3, r0, #32
 800a55c:	2b04      	cmp	r3, #4
 800a55e:	dd7f      	ble.n	800a660 <_dtoa_r+0x918>
 800a560:	f1c0 001c 	rsb	r0, r0, #28
 800a564:	9b04      	ldr	r3, [sp, #16]
 800a566:	4403      	add	r3, r0
 800a568:	4480      	add	r8, r0
 800a56a:	4405      	add	r5, r0
 800a56c:	9304      	str	r3, [sp, #16]
 800a56e:	f1b8 0f00 	cmp.w	r8, #0
 800a572:	dd05      	ble.n	800a580 <_dtoa_r+0x838>
 800a574:	4659      	mov	r1, fp
 800a576:	4642      	mov	r2, r8
 800a578:	4620      	mov	r0, r4
 800a57a:	f001 f9d9 	bl	800b930 <__lshift>
 800a57e:	4683      	mov	fp, r0
 800a580:	9b04      	ldr	r3, [sp, #16]
 800a582:	2b00      	cmp	r3, #0
 800a584:	dd05      	ble.n	800a592 <_dtoa_r+0x84a>
 800a586:	4631      	mov	r1, r6
 800a588:	461a      	mov	r2, r3
 800a58a:	4620      	mov	r0, r4
 800a58c:	f001 f9d0 	bl	800b930 <__lshift>
 800a590:	4606      	mov	r6, r0
 800a592:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a594:	2b00      	cmp	r3, #0
 800a596:	d069      	beq.n	800a66c <_dtoa_r+0x924>
 800a598:	4631      	mov	r1, r6
 800a59a:	4658      	mov	r0, fp
 800a59c:	f001 fa34 	bl	800ba08 <__mcmp>
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	da63      	bge.n	800a66c <_dtoa_r+0x924>
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	4659      	mov	r1, fp
 800a5a8:	220a      	movs	r2, #10
 800a5aa:	4620      	mov	r0, r4
 800a5ac:	f000 ffc6 	bl	800b53c <__multadd>
 800a5b0:	9b08      	ldr	r3, [sp, #32]
 800a5b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a5b6:	4683      	mov	fp, r0
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	f000 818f 	beq.w	800a8dc <_dtoa_r+0xb94>
 800a5be:	4639      	mov	r1, r7
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	220a      	movs	r2, #10
 800a5c4:	4620      	mov	r0, r4
 800a5c6:	f000 ffb9 	bl	800b53c <__multadd>
 800a5ca:	f1b9 0f00 	cmp.w	r9, #0
 800a5ce:	4607      	mov	r7, r0
 800a5d0:	f300 808e 	bgt.w	800a6f0 <_dtoa_r+0x9a8>
 800a5d4:	9b05      	ldr	r3, [sp, #20]
 800a5d6:	2b02      	cmp	r3, #2
 800a5d8:	dc50      	bgt.n	800a67c <_dtoa_r+0x934>
 800a5da:	e089      	b.n	800a6f0 <_dtoa_r+0x9a8>
 800a5dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a5de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a5e2:	e75d      	b.n	800a4a0 <_dtoa_r+0x758>
 800a5e4:	9b01      	ldr	r3, [sp, #4]
 800a5e6:	1e5e      	subs	r6, r3, #1
 800a5e8:	9b06      	ldr	r3, [sp, #24]
 800a5ea:	42b3      	cmp	r3, r6
 800a5ec:	bfbf      	itttt	lt
 800a5ee:	9b06      	ldrlt	r3, [sp, #24]
 800a5f0:	9606      	strlt	r6, [sp, #24]
 800a5f2:	1af2      	sublt	r2, r6, r3
 800a5f4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800a5f6:	bfb6      	itet	lt
 800a5f8:	189b      	addlt	r3, r3, r2
 800a5fa:	1b9e      	subge	r6, r3, r6
 800a5fc:	930d      	strlt	r3, [sp, #52]	; 0x34
 800a5fe:	9b01      	ldr	r3, [sp, #4]
 800a600:	bfb8      	it	lt
 800a602:	2600      	movlt	r6, #0
 800a604:	2b00      	cmp	r3, #0
 800a606:	bfb5      	itete	lt
 800a608:	eba8 0503 	sublt.w	r5, r8, r3
 800a60c:	9b01      	ldrge	r3, [sp, #4]
 800a60e:	2300      	movlt	r3, #0
 800a610:	4645      	movge	r5, r8
 800a612:	e747      	b.n	800a4a4 <_dtoa_r+0x75c>
 800a614:	9e06      	ldr	r6, [sp, #24]
 800a616:	9f08      	ldr	r7, [sp, #32]
 800a618:	4645      	mov	r5, r8
 800a61a:	e74c      	b.n	800a4b6 <_dtoa_r+0x76e>
 800a61c:	9a06      	ldr	r2, [sp, #24]
 800a61e:	e775      	b.n	800a50c <_dtoa_r+0x7c4>
 800a620:	9b05      	ldr	r3, [sp, #20]
 800a622:	2b01      	cmp	r3, #1
 800a624:	dc18      	bgt.n	800a658 <_dtoa_r+0x910>
 800a626:	9b02      	ldr	r3, [sp, #8]
 800a628:	b9b3      	cbnz	r3, 800a658 <_dtoa_r+0x910>
 800a62a:	9b03      	ldr	r3, [sp, #12]
 800a62c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a630:	b9a3      	cbnz	r3, 800a65c <_dtoa_r+0x914>
 800a632:	9b03      	ldr	r3, [sp, #12]
 800a634:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a638:	0d1b      	lsrs	r3, r3, #20
 800a63a:	051b      	lsls	r3, r3, #20
 800a63c:	b12b      	cbz	r3, 800a64a <_dtoa_r+0x902>
 800a63e:	9b04      	ldr	r3, [sp, #16]
 800a640:	3301      	adds	r3, #1
 800a642:	9304      	str	r3, [sp, #16]
 800a644:	f108 0801 	add.w	r8, r8, #1
 800a648:	2301      	movs	r3, #1
 800a64a:	9306      	str	r3, [sp, #24]
 800a64c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a64e:	2b00      	cmp	r3, #0
 800a650:	f47f af74 	bne.w	800a53c <_dtoa_r+0x7f4>
 800a654:	2001      	movs	r0, #1
 800a656:	e779      	b.n	800a54c <_dtoa_r+0x804>
 800a658:	2300      	movs	r3, #0
 800a65a:	e7f6      	b.n	800a64a <_dtoa_r+0x902>
 800a65c:	9b02      	ldr	r3, [sp, #8]
 800a65e:	e7f4      	b.n	800a64a <_dtoa_r+0x902>
 800a660:	d085      	beq.n	800a56e <_dtoa_r+0x826>
 800a662:	4618      	mov	r0, r3
 800a664:	301c      	adds	r0, #28
 800a666:	e77d      	b.n	800a564 <_dtoa_r+0x81c>
 800a668:	40240000 	.word	0x40240000
 800a66c:	9b01      	ldr	r3, [sp, #4]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	dc38      	bgt.n	800a6e4 <_dtoa_r+0x99c>
 800a672:	9b05      	ldr	r3, [sp, #20]
 800a674:	2b02      	cmp	r3, #2
 800a676:	dd35      	ble.n	800a6e4 <_dtoa_r+0x99c>
 800a678:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a67c:	f1b9 0f00 	cmp.w	r9, #0
 800a680:	d10d      	bne.n	800a69e <_dtoa_r+0x956>
 800a682:	4631      	mov	r1, r6
 800a684:	464b      	mov	r3, r9
 800a686:	2205      	movs	r2, #5
 800a688:	4620      	mov	r0, r4
 800a68a:	f000 ff57 	bl	800b53c <__multadd>
 800a68e:	4601      	mov	r1, r0
 800a690:	4606      	mov	r6, r0
 800a692:	4658      	mov	r0, fp
 800a694:	f001 f9b8 	bl	800ba08 <__mcmp>
 800a698:	2800      	cmp	r0, #0
 800a69a:	f73f adbd 	bgt.w	800a218 <_dtoa_r+0x4d0>
 800a69e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6a0:	9d00      	ldr	r5, [sp, #0]
 800a6a2:	ea6f 0a03 	mvn.w	sl, r3
 800a6a6:	f04f 0800 	mov.w	r8, #0
 800a6aa:	4631      	mov	r1, r6
 800a6ac:	4620      	mov	r0, r4
 800a6ae:	f000 ff23 	bl	800b4f8 <_Bfree>
 800a6b2:	2f00      	cmp	r7, #0
 800a6b4:	f43f aeb4 	beq.w	800a420 <_dtoa_r+0x6d8>
 800a6b8:	f1b8 0f00 	cmp.w	r8, #0
 800a6bc:	d005      	beq.n	800a6ca <_dtoa_r+0x982>
 800a6be:	45b8      	cmp	r8, r7
 800a6c0:	d003      	beq.n	800a6ca <_dtoa_r+0x982>
 800a6c2:	4641      	mov	r1, r8
 800a6c4:	4620      	mov	r0, r4
 800a6c6:	f000 ff17 	bl	800b4f8 <_Bfree>
 800a6ca:	4639      	mov	r1, r7
 800a6cc:	4620      	mov	r0, r4
 800a6ce:	f000 ff13 	bl	800b4f8 <_Bfree>
 800a6d2:	e6a5      	b.n	800a420 <_dtoa_r+0x6d8>
 800a6d4:	2600      	movs	r6, #0
 800a6d6:	4637      	mov	r7, r6
 800a6d8:	e7e1      	b.n	800a69e <_dtoa_r+0x956>
 800a6da:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a6dc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a6e0:	4637      	mov	r7, r6
 800a6e2:	e599      	b.n	800a218 <_dtoa_r+0x4d0>
 800a6e4:	9b08      	ldr	r3, [sp, #32]
 800a6e6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	f000 80fd 	beq.w	800a8ea <_dtoa_r+0xba2>
 800a6f0:	2d00      	cmp	r5, #0
 800a6f2:	dd05      	ble.n	800a700 <_dtoa_r+0x9b8>
 800a6f4:	4639      	mov	r1, r7
 800a6f6:	462a      	mov	r2, r5
 800a6f8:	4620      	mov	r0, r4
 800a6fa:	f001 f919 	bl	800b930 <__lshift>
 800a6fe:	4607      	mov	r7, r0
 800a700:	9b06      	ldr	r3, [sp, #24]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d05c      	beq.n	800a7c0 <_dtoa_r+0xa78>
 800a706:	6879      	ldr	r1, [r7, #4]
 800a708:	4620      	mov	r0, r4
 800a70a:	f000 feb5 	bl	800b478 <_Balloc>
 800a70e:	4605      	mov	r5, r0
 800a710:	b928      	cbnz	r0, 800a71e <_dtoa_r+0x9d6>
 800a712:	4b80      	ldr	r3, [pc, #512]	; (800a914 <_dtoa_r+0xbcc>)
 800a714:	4602      	mov	r2, r0
 800a716:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a71a:	f7ff bb2e 	b.w	8009d7a <_dtoa_r+0x32>
 800a71e:	693a      	ldr	r2, [r7, #16]
 800a720:	3202      	adds	r2, #2
 800a722:	0092      	lsls	r2, r2, #2
 800a724:	f107 010c 	add.w	r1, r7, #12
 800a728:	300c      	adds	r0, #12
 800a72a:	f7fd fbf1 	bl	8007f10 <memcpy>
 800a72e:	2201      	movs	r2, #1
 800a730:	4629      	mov	r1, r5
 800a732:	4620      	mov	r0, r4
 800a734:	f001 f8fc 	bl	800b930 <__lshift>
 800a738:	9b00      	ldr	r3, [sp, #0]
 800a73a:	3301      	adds	r3, #1
 800a73c:	9301      	str	r3, [sp, #4]
 800a73e:	9b00      	ldr	r3, [sp, #0]
 800a740:	444b      	add	r3, r9
 800a742:	9307      	str	r3, [sp, #28]
 800a744:	9b02      	ldr	r3, [sp, #8]
 800a746:	f003 0301 	and.w	r3, r3, #1
 800a74a:	46b8      	mov	r8, r7
 800a74c:	9306      	str	r3, [sp, #24]
 800a74e:	4607      	mov	r7, r0
 800a750:	9b01      	ldr	r3, [sp, #4]
 800a752:	4631      	mov	r1, r6
 800a754:	3b01      	subs	r3, #1
 800a756:	4658      	mov	r0, fp
 800a758:	9302      	str	r3, [sp, #8]
 800a75a:	f7ff fa67 	bl	8009c2c <quorem>
 800a75e:	4603      	mov	r3, r0
 800a760:	3330      	adds	r3, #48	; 0x30
 800a762:	9004      	str	r0, [sp, #16]
 800a764:	4641      	mov	r1, r8
 800a766:	4658      	mov	r0, fp
 800a768:	9308      	str	r3, [sp, #32]
 800a76a:	f001 f94d 	bl	800ba08 <__mcmp>
 800a76e:	463a      	mov	r2, r7
 800a770:	4681      	mov	r9, r0
 800a772:	4631      	mov	r1, r6
 800a774:	4620      	mov	r0, r4
 800a776:	f001 f963 	bl	800ba40 <__mdiff>
 800a77a:	68c2      	ldr	r2, [r0, #12]
 800a77c:	9b08      	ldr	r3, [sp, #32]
 800a77e:	4605      	mov	r5, r0
 800a780:	bb02      	cbnz	r2, 800a7c4 <_dtoa_r+0xa7c>
 800a782:	4601      	mov	r1, r0
 800a784:	4658      	mov	r0, fp
 800a786:	f001 f93f 	bl	800ba08 <__mcmp>
 800a78a:	9b08      	ldr	r3, [sp, #32]
 800a78c:	4602      	mov	r2, r0
 800a78e:	4629      	mov	r1, r5
 800a790:	4620      	mov	r0, r4
 800a792:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800a796:	f000 feaf 	bl	800b4f8 <_Bfree>
 800a79a:	9b05      	ldr	r3, [sp, #20]
 800a79c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a79e:	9d01      	ldr	r5, [sp, #4]
 800a7a0:	ea43 0102 	orr.w	r1, r3, r2
 800a7a4:	9b06      	ldr	r3, [sp, #24]
 800a7a6:	430b      	orrs	r3, r1
 800a7a8:	9b08      	ldr	r3, [sp, #32]
 800a7aa:	d10d      	bne.n	800a7c8 <_dtoa_r+0xa80>
 800a7ac:	2b39      	cmp	r3, #57	; 0x39
 800a7ae:	d029      	beq.n	800a804 <_dtoa_r+0xabc>
 800a7b0:	f1b9 0f00 	cmp.w	r9, #0
 800a7b4:	dd01      	ble.n	800a7ba <_dtoa_r+0xa72>
 800a7b6:	9b04      	ldr	r3, [sp, #16]
 800a7b8:	3331      	adds	r3, #49	; 0x31
 800a7ba:	9a02      	ldr	r2, [sp, #8]
 800a7bc:	7013      	strb	r3, [r2, #0]
 800a7be:	e774      	b.n	800a6aa <_dtoa_r+0x962>
 800a7c0:	4638      	mov	r0, r7
 800a7c2:	e7b9      	b.n	800a738 <_dtoa_r+0x9f0>
 800a7c4:	2201      	movs	r2, #1
 800a7c6:	e7e2      	b.n	800a78e <_dtoa_r+0xa46>
 800a7c8:	f1b9 0f00 	cmp.w	r9, #0
 800a7cc:	db06      	blt.n	800a7dc <_dtoa_r+0xa94>
 800a7ce:	9905      	ldr	r1, [sp, #20]
 800a7d0:	ea41 0909 	orr.w	r9, r1, r9
 800a7d4:	9906      	ldr	r1, [sp, #24]
 800a7d6:	ea59 0101 	orrs.w	r1, r9, r1
 800a7da:	d120      	bne.n	800a81e <_dtoa_r+0xad6>
 800a7dc:	2a00      	cmp	r2, #0
 800a7de:	ddec      	ble.n	800a7ba <_dtoa_r+0xa72>
 800a7e0:	4659      	mov	r1, fp
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	4620      	mov	r0, r4
 800a7e6:	9301      	str	r3, [sp, #4]
 800a7e8:	f001 f8a2 	bl	800b930 <__lshift>
 800a7ec:	4631      	mov	r1, r6
 800a7ee:	4683      	mov	fp, r0
 800a7f0:	f001 f90a 	bl	800ba08 <__mcmp>
 800a7f4:	2800      	cmp	r0, #0
 800a7f6:	9b01      	ldr	r3, [sp, #4]
 800a7f8:	dc02      	bgt.n	800a800 <_dtoa_r+0xab8>
 800a7fa:	d1de      	bne.n	800a7ba <_dtoa_r+0xa72>
 800a7fc:	07da      	lsls	r2, r3, #31
 800a7fe:	d5dc      	bpl.n	800a7ba <_dtoa_r+0xa72>
 800a800:	2b39      	cmp	r3, #57	; 0x39
 800a802:	d1d8      	bne.n	800a7b6 <_dtoa_r+0xa6e>
 800a804:	9a02      	ldr	r2, [sp, #8]
 800a806:	2339      	movs	r3, #57	; 0x39
 800a808:	7013      	strb	r3, [r2, #0]
 800a80a:	462b      	mov	r3, r5
 800a80c:	461d      	mov	r5, r3
 800a80e:	3b01      	subs	r3, #1
 800a810:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a814:	2a39      	cmp	r2, #57	; 0x39
 800a816:	d050      	beq.n	800a8ba <_dtoa_r+0xb72>
 800a818:	3201      	adds	r2, #1
 800a81a:	701a      	strb	r2, [r3, #0]
 800a81c:	e745      	b.n	800a6aa <_dtoa_r+0x962>
 800a81e:	2a00      	cmp	r2, #0
 800a820:	dd03      	ble.n	800a82a <_dtoa_r+0xae2>
 800a822:	2b39      	cmp	r3, #57	; 0x39
 800a824:	d0ee      	beq.n	800a804 <_dtoa_r+0xabc>
 800a826:	3301      	adds	r3, #1
 800a828:	e7c7      	b.n	800a7ba <_dtoa_r+0xa72>
 800a82a:	9a01      	ldr	r2, [sp, #4]
 800a82c:	9907      	ldr	r1, [sp, #28]
 800a82e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a832:	428a      	cmp	r2, r1
 800a834:	d02a      	beq.n	800a88c <_dtoa_r+0xb44>
 800a836:	4659      	mov	r1, fp
 800a838:	2300      	movs	r3, #0
 800a83a:	220a      	movs	r2, #10
 800a83c:	4620      	mov	r0, r4
 800a83e:	f000 fe7d 	bl	800b53c <__multadd>
 800a842:	45b8      	cmp	r8, r7
 800a844:	4683      	mov	fp, r0
 800a846:	f04f 0300 	mov.w	r3, #0
 800a84a:	f04f 020a 	mov.w	r2, #10
 800a84e:	4641      	mov	r1, r8
 800a850:	4620      	mov	r0, r4
 800a852:	d107      	bne.n	800a864 <_dtoa_r+0xb1c>
 800a854:	f000 fe72 	bl	800b53c <__multadd>
 800a858:	4680      	mov	r8, r0
 800a85a:	4607      	mov	r7, r0
 800a85c:	9b01      	ldr	r3, [sp, #4]
 800a85e:	3301      	adds	r3, #1
 800a860:	9301      	str	r3, [sp, #4]
 800a862:	e775      	b.n	800a750 <_dtoa_r+0xa08>
 800a864:	f000 fe6a 	bl	800b53c <__multadd>
 800a868:	4639      	mov	r1, r7
 800a86a:	4680      	mov	r8, r0
 800a86c:	2300      	movs	r3, #0
 800a86e:	220a      	movs	r2, #10
 800a870:	4620      	mov	r0, r4
 800a872:	f000 fe63 	bl	800b53c <__multadd>
 800a876:	4607      	mov	r7, r0
 800a878:	e7f0      	b.n	800a85c <_dtoa_r+0xb14>
 800a87a:	f1b9 0f00 	cmp.w	r9, #0
 800a87e:	9a00      	ldr	r2, [sp, #0]
 800a880:	bfcc      	ite	gt
 800a882:	464d      	movgt	r5, r9
 800a884:	2501      	movle	r5, #1
 800a886:	4415      	add	r5, r2
 800a888:	f04f 0800 	mov.w	r8, #0
 800a88c:	4659      	mov	r1, fp
 800a88e:	2201      	movs	r2, #1
 800a890:	4620      	mov	r0, r4
 800a892:	9301      	str	r3, [sp, #4]
 800a894:	f001 f84c 	bl	800b930 <__lshift>
 800a898:	4631      	mov	r1, r6
 800a89a:	4683      	mov	fp, r0
 800a89c:	f001 f8b4 	bl	800ba08 <__mcmp>
 800a8a0:	2800      	cmp	r0, #0
 800a8a2:	dcb2      	bgt.n	800a80a <_dtoa_r+0xac2>
 800a8a4:	d102      	bne.n	800a8ac <_dtoa_r+0xb64>
 800a8a6:	9b01      	ldr	r3, [sp, #4]
 800a8a8:	07db      	lsls	r3, r3, #31
 800a8aa:	d4ae      	bmi.n	800a80a <_dtoa_r+0xac2>
 800a8ac:	462b      	mov	r3, r5
 800a8ae:	461d      	mov	r5, r3
 800a8b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a8b4:	2a30      	cmp	r2, #48	; 0x30
 800a8b6:	d0fa      	beq.n	800a8ae <_dtoa_r+0xb66>
 800a8b8:	e6f7      	b.n	800a6aa <_dtoa_r+0x962>
 800a8ba:	9a00      	ldr	r2, [sp, #0]
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	d1a5      	bne.n	800a80c <_dtoa_r+0xac4>
 800a8c0:	f10a 0a01 	add.w	sl, sl, #1
 800a8c4:	2331      	movs	r3, #49	; 0x31
 800a8c6:	e779      	b.n	800a7bc <_dtoa_r+0xa74>
 800a8c8:	4b13      	ldr	r3, [pc, #76]	; (800a918 <_dtoa_r+0xbd0>)
 800a8ca:	f7ff baaf 	b.w	8009e2c <_dtoa_r+0xe4>
 800a8ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	f47f aa86 	bne.w	8009de2 <_dtoa_r+0x9a>
 800a8d6:	4b11      	ldr	r3, [pc, #68]	; (800a91c <_dtoa_r+0xbd4>)
 800a8d8:	f7ff baa8 	b.w	8009e2c <_dtoa_r+0xe4>
 800a8dc:	f1b9 0f00 	cmp.w	r9, #0
 800a8e0:	dc03      	bgt.n	800a8ea <_dtoa_r+0xba2>
 800a8e2:	9b05      	ldr	r3, [sp, #20]
 800a8e4:	2b02      	cmp	r3, #2
 800a8e6:	f73f aec9 	bgt.w	800a67c <_dtoa_r+0x934>
 800a8ea:	9d00      	ldr	r5, [sp, #0]
 800a8ec:	4631      	mov	r1, r6
 800a8ee:	4658      	mov	r0, fp
 800a8f0:	f7ff f99c 	bl	8009c2c <quorem>
 800a8f4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a8f8:	f805 3b01 	strb.w	r3, [r5], #1
 800a8fc:	9a00      	ldr	r2, [sp, #0]
 800a8fe:	1aaa      	subs	r2, r5, r2
 800a900:	4591      	cmp	r9, r2
 800a902:	ddba      	ble.n	800a87a <_dtoa_r+0xb32>
 800a904:	4659      	mov	r1, fp
 800a906:	2300      	movs	r3, #0
 800a908:	220a      	movs	r2, #10
 800a90a:	4620      	mov	r0, r4
 800a90c:	f000 fe16 	bl	800b53c <__multadd>
 800a910:	4683      	mov	fp, r0
 800a912:	e7eb      	b.n	800a8ec <_dtoa_r+0xba4>
 800a914:	0800cdb4 	.word	0x0800cdb4
 800a918:	0800cbb0 	.word	0x0800cbb0
 800a91c:	0800cd31 	.word	0x0800cd31

0800a920 <__sflush_r>:
 800a920:	898a      	ldrh	r2, [r1, #12]
 800a922:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a926:	4605      	mov	r5, r0
 800a928:	0710      	lsls	r0, r2, #28
 800a92a:	460c      	mov	r4, r1
 800a92c:	d458      	bmi.n	800a9e0 <__sflush_r+0xc0>
 800a92e:	684b      	ldr	r3, [r1, #4]
 800a930:	2b00      	cmp	r3, #0
 800a932:	dc05      	bgt.n	800a940 <__sflush_r+0x20>
 800a934:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a936:	2b00      	cmp	r3, #0
 800a938:	dc02      	bgt.n	800a940 <__sflush_r+0x20>
 800a93a:	2000      	movs	r0, #0
 800a93c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a940:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a942:	2e00      	cmp	r6, #0
 800a944:	d0f9      	beq.n	800a93a <__sflush_r+0x1a>
 800a946:	2300      	movs	r3, #0
 800a948:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a94c:	682f      	ldr	r7, [r5, #0]
 800a94e:	602b      	str	r3, [r5, #0]
 800a950:	d032      	beq.n	800a9b8 <__sflush_r+0x98>
 800a952:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a954:	89a3      	ldrh	r3, [r4, #12]
 800a956:	075a      	lsls	r2, r3, #29
 800a958:	d505      	bpl.n	800a966 <__sflush_r+0x46>
 800a95a:	6863      	ldr	r3, [r4, #4]
 800a95c:	1ac0      	subs	r0, r0, r3
 800a95e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a960:	b10b      	cbz	r3, 800a966 <__sflush_r+0x46>
 800a962:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a964:	1ac0      	subs	r0, r0, r3
 800a966:	2300      	movs	r3, #0
 800a968:	4602      	mov	r2, r0
 800a96a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a96c:	6a21      	ldr	r1, [r4, #32]
 800a96e:	4628      	mov	r0, r5
 800a970:	47b0      	blx	r6
 800a972:	1c43      	adds	r3, r0, #1
 800a974:	89a3      	ldrh	r3, [r4, #12]
 800a976:	d106      	bne.n	800a986 <__sflush_r+0x66>
 800a978:	6829      	ldr	r1, [r5, #0]
 800a97a:	291d      	cmp	r1, #29
 800a97c:	d82c      	bhi.n	800a9d8 <__sflush_r+0xb8>
 800a97e:	4a2a      	ldr	r2, [pc, #168]	; (800aa28 <__sflush_r+0x108>)
 800a980:	40ca      	lsrs	r2, r1
 800a982:	07d6      	lsls	r6, r2, #31
 800a984:	d528      	bpl.n	800a9d8 <__sflush_r+0xb8>
 800a986:	2200      	movs	r2, #0
 800a988:	6062      	str	r2, [r4, #4]
 800a98a:	04d9      	lsls	r1, r3, #19
 800a98c:	6922      	ldr	r2, [r4, #16]
 800a98e:	6022      	str	r2, [r4, #0]
 800a990:	d504      	bpl.n	800a99c <__sflush_r+0x7c>
 800a992:	1c42      	adds	r2, r0, #1
 800a994:	d101      	bne.n	800a99a <__sflush_r+0x7a>
 800a996:	682b      	ldr	r3, [r5, #0]
 800a998:	b903      	cbnz	r3, 800a99c <__sflush_r+0x7c>
 800a99a:	6560      	str	r0, [r4, #84]	; 0x54
 800a99c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a99e:	602f      	str	r7, [r5, #0]
 800a9a0:	2900      	cmp	r1, #0
 800a9a2:	d0ca      	beq.n	800a93a <__sflush_r+0x1a>
 800a9a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a9a8:	4299      	cmp	r1, r3
 800a9aa:	d002      	beq.n	800a9b2 <__sflush_r+0x92>
 800a9ac:	4628      	mov	r0, r5
 800a9ae:	f001 fa2d 	bl	800be0c <_free_r>
 800a9b2:	2000      	movs	r0, #0
 800a9b4:	6360      	str	r0, [r4, #52]	; 0x34
 800a9b6:	e7c1      	b.n	800a93c <__sflush_r+0x1c>
 800a9b8:	6a21      	ldr	r1, [r4, #32]
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	4628      	mov	r0, r5
 800a9be:	47b0      	blx	r6
 800a9c0:	1c41      	adds	r1, r0, #1
 800a9c2:	d1c7      	bne.n	800a954 <__sflush_r+0x34>
 800a9c4:	682b      	ldr	r3, [r5, #0]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d0c4      	beq.n	800a954 <__sflush_r+0x34>
 800a9ca:	2b1d      	cmp	r3, #29
 800a9cc:	d001      	beq.n	800a9d2 <__sflush_r+0xb2>
 800a9ce:	2b16      	cmp	r3, #22
 800a9d0:	d101      	bne.n	800a9d6 <__sflush_r+0xb6>
 800a9d2:	602f      	str	r7, [r5, #0]
 800a9d4:	e7b1      	b.n	800a93a <__sflush_r+0x1a>
 800a9d6:	89a3      	ldrh	r3, [r4, #12]
 800a9d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9dc:	81a3      	strh	r3, [r4, #12]
 800a9de:	e7ad      	b.n	800a93c <__sflush_r+0x1c>
 800a9e0:	690f      	ldr	r7, [r1, #16]
 800a9e2:	2f00      	cmp	r7, #0
 800a9e4:	d0a9      	beq.n	800a93a <__sflush_r+0x1a>
 800a9e6:	0793      	lsls	r3, r2, #30
 800a9e8:	680e      	ldr	r6, [r1, #0]
 800a9ea:	bf08      	it	eq
 800a9ec:	694b      	ldreq	r3, [r1, #20]
 800a9ee:	600f      	str	r7, [r1, #0]
 800a9f0:	bf18      	it	ne
 800a9f2:	2300      	movne	r3, #0
 800a9f4:	eba6 0807 	sub.w	r8, r6, r7
 800a9f8:	608b      	str	r3, [r1, #8]
 800a9fa:	f1b8 0f00 	cmp.w	r8, #0
 800a9fe:	dd9c      	ble.n	800a93a <__sflush_r+0x1a>
 800aa00:	6a21      	ldr	r1, [r4, #32]
 800aa02:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aa04:	4643      	mov	r3, r8
 800aa06:	463a      	mov	r2, r7
 800aa08:	4628      	mov	r0, r5
 800aa0a:	47b0      	blx	r6
 800aa0c:	2800      	cmp	r0, #0
 800aa0e:	dc06      	bgt.n	800aa1e <__sflush_r+0xfe>
 800aa10:	89a3      	ldrh	r3, [r4, #12]
 800aa12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa16:	81a3      	strh	r3, [r4, #12]
 800aa18:	f04f 30ff 	mov.w	r0, #4294967295
 800aa1c:	e78e      	b.n	800a93c <__sflush_r+0x1c>
 800aa1e:	4407      	add	r7, r0
 800aa20:	eba8 0800 	sub.w	r8, r8, r0
 800aa24:	e7e9      	b.n	800a9fa <__sflush_r+0xda>
 800aa26:	bf00      	nop
 800aa28:	20400001 	.word	0x20400001

0800aa2c <_fflush_r>:
 800aa2c:	b538      	push	{r3, r4, r5, lr}
 800aa2e:	690b      	ldr	r3, [r1, #16]
 800aa30:	4605      	mov	r5, r0
 800aa32:	460c      	mov	r4, r1
 800aa34:	b913      	cbnz	r3, 800aa3c <_fflush_r+0x10>
 800aa36:	2500      	movs	r5, #0
 800aa38:	4628      	mov	r0, r5
 800aa3a:	bd38      	pop	{r3, r4, r5, pc}
 800aa3c:	b118      	cbz	r0, 800aa46 <_fflush_r+0x1a>
 800aa3e:	6983      	ldr	r3, [r0, #24]
 800aa40:	b90b      	cbnz	r3, 800aa46 <_fflush_r+0x1a>
 800aa42:	f000 f887 	bl	800ab54 <__sinit>
 800aa46:	4b14      	ldr	r3, [pc, #80]	; (800aa98 <_fflush_r+0x6c>)
 800aa48:	429c      	cmp	r4, r3
 800aa4a:	d11b      	bne.n	800aa84 <_fflush_r+0x58>
 800aa4c:	686c      	ldr	r4, [r5, #4]
 800aa4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d0ef      	beq.n	800aa36 <_fflush_r+0xa>
 800aa56:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aa58:	07d0      	lsls	r0, r2, #31
 800aa5a:	d404      	bmi.n	800aa66 <_fflush_r+0x3a>
 800aa5c:	0599      	lsls	r1, r3, #22
 800aa5e:	d402      	bmi.n	800aa66 <_fflush_r+0x3a>
 800aa60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa62:	f000 fc88 	bl	800b376 <__retarget_lock_acquire_recursive>
 800aa66:	4628      	mov	r0, r5
 800aa68:	4621      	mov	r1, r4
 800aa6a:	f7ff ff59 	bl	800a920 <__sflush_r>
 800aa6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa70:	07da      	lsls	r2, r3, #31
 800aa72:	4605      	mov	r5, r0
 800aa74:	d4e0      	bmi.n	800aa38 <_fflush_r+0xc>
 800aa76:	89a3      	ldrh	r3, [r4, #12]
 800aa78:	059b      	lsls	r3, r3, #22
 800aa7a:	d4dd      	bmi.n	800aa38 <_fflush_r+0xc>
 800aa7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa7e:	f000 fc7b 	bl	800b378 <__retarget_lock_release_recursive>
 800aa82:	e7d9      	b.n	800aa38 <_fflush_r+0xc>
 800aa84:	4b05      	ldr	r3, [pc, #20]	; (800aa9c <_fflush_r+0x70>)
 800aa86:	429c      	cmp	r4, r3
 800aa88:	d101      	bne.n	800aa8e <_fflush_r+0x62>
 800aa8a:	68ac      	ldr	r4, [r5, #8]
 800aa8c:	e7df      	b.n	800aa4e <_fflush_r+0x22>
 800aa8e:	4b04      	ldr	r3, [pc, #16]	; (800aaa0 <_fflush_r+0x74>)
 800aa90:	429c      	cmp	r4, r3
 800aa92:	bf08      	it	eq
 800aa94:	68ec      	ldreq	r4, [r5, #12]
 800aa96:	e7da      	b.n	800aa4e <_fflush_r+0x22>
 800aa98:	0800cde8 	.word	0x0800cde8
 800aa9c:	0800ce08 	.word	0x0800ce08
 800aaa0:	0800cdc8 	.word	0x0800cdc8

0800aaa4 <std>:
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	b510      	push	{r4, lr}
 800aaa8:	4604      	mov	r4, r0
 800aaaa:	e9c0 3300 	strd	r3, r3, [r0]
 800aaae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aab2:	6083      	str	r3, [r0, #8]
 800aab4:	8181      	strh	r1, [r0, #12]
 800aab6:	6643      	str	r3, [r0, #100]	; 0x64
 800aab8:	81c2      	strh	r2, [r0, #14]
 800aaba:	6183      	str	r3, [r0, #24]
 800aabc:	4619      	mov	r1, r3
 800aabe:	2208      	movs	r2, #8
 800aac0:	305c      	adds	r0, #92	; 0x5c
 800aac2:	f7fd fa33 	bl	8007f2c <memset>
 800aac6:	4b05      	ldr	r3, [pc, #20]	; (800aadc <std+0x38>)
 800aac8:	6263      	str	r3, [r4, #36]	; 0x24
 800aaca:	4b05      	ldr	r3, [pc, #20]	; (800aae0 <std+0x3c>)
 800aacc:	62a3      	str	r3, [r4, #40]	; 0x28
 800aace:	4b05      	ldr	r3, [pc, #20]	; (800aae4 <std+0x40>)
 800aad0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aad2:	4b05      	ldr	r3, [pc, #20]	; (800aae8 <std+0x44>)
 800aad4:	6224      	str	r4, [r4, #32]
 800aad6:	6323      	str	r3, [r4, #48]	; 0x30
 800aad8:	bd10      	pop	{r4, pc}
 800aada:	bf00      	nop
 800aadc:	0800c501 	.word	0x0800c501
 800aae0:	0800c523 	.word	0x0800c523
 800aae4:	0800c55b 	.word	0x0800c55b
 800aae8:	0800c57f 	.word	0x0800c57f

0800aaec <_cleanup_r>:
 800aaec:	4901      	ldr	r1, [pc, #4]	; (800aaf4 <_cleanup_r+0x8>)
 800aaee:	f000 b8af 	b.w	800ac50 <_fwalk_reent>
 800aaf2:	bf00      	nop
 800aaf4:	0800aa2d 	.word	0x0800aa2d

0800aaf8 <__sfmoreglue>:
 800aaf8:	b570      	push	{r4, r5, r6, lr}
 800aafa:	1e4a      	subs	r2, r1, #1
 800aafc:	2568      	movs	r5, #104	; 0x68
 800aafe:	4355      	muls	r5, r2
 800ab00:	460e      	mov	r6, r1
 800ab02:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ab06:	f001 f9d1 	bl	800beac <_malloc_r>
 800ab0a:	4604      	mov	r4, r0
 800ab0c:	b140      	cbz	r0, 800ab20 <__sfmoreglue+0x28>
 800ab0e:	2100      	movs	r1, #0
 800ab10:	e9c0 1600 	strd	r1, r6, [r0]
 800ab14:	300c      	adds	r0, #12
 800ab16:	60a0      	str	r0, [r4, #8]
 800ab18:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ab1c:	f7fd fa06 	bl	8007f2c <memset>
 800ab20:	4620      	mov	r0, r4
 800ab22:	bd70      	pop	{r4, r5, r6, pc}

0800ab24 <__sfp_lock_acquire>:
 800ab24:	4801      	ldr	r0, [pc, #4]	; (800ab2c <__sfp_lock_acquire+0x8>)
 800ab26:	f000 bc26 	b.w	800b376 <__retarget_lock_acquire_recursive>
 800ab2a:	bf00      	nop
 800ab2c:	2000375c 	.word	0x2000375c

0800ab30 <__sfp_lock_release>:
 800ab30:	4801      	ldr	r0, [pc, #4]	; (800ab38 <__sfp_lock_release+0x8>)
 800ab32:	f000 bc21 	b.w	800b378 <__retarget_lock_release_recursive>
 800ab36:	bf00      	nop
 800ab38:	2000375c 	.word	0x2000375c

0800ab3c <__sinit_lock_acquire>:
 800ab3c:	4801      	ldr	r0, [pc, #4]	; (800ab44 <__sinit_lock_acquire+0x8>)
 800ab3e:	f000 bc1a 	b.w	800b376 <__retarget_lock_acquire_recursive>
 800ab42:	bf00      	nop
 800ab44:	20003757 	.word	0x20003757

0800ab48 <__sinit_lock_release>:
 800ab48:	4801      	ldr	r0, [pc, #4]	; (800ab50 <__sinit_lock_release+0x8>)
 800ab4a:	f000 bc15 	b.w	800b378 <__retarget_lock_release_recursive>
 800ab4e:	bf00      	nop
 800ab50:	20003757 	.word	0x20003757

0800ab54 <__sinit>:
 800ab54:	b510      	push	{r4, lr}
 800ab56:	4604      	mov	r4, r0
 800ab58:	f7ff fff0 	bl	800ab3c <__sinit_lock_acquire>
 800ab5c:	69a3      	ldr	r3, [r4, #24]
 800ab5e:	b11b      	cbz	r3, 800ab68 <__sinit+0x14>
 800ab60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab64:	f7ff bff0 	b.w	800ab48 <__sinit_lock_release>
 800ab68:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ab6c:	6523      	str	r3, [r4, #80]	; 0x50
 800ab6e:	4b13      	ldr	r3, [pc, #76]	; (800abbc <__sinit+0x68>)
 800ab70:	4a13      	ldr	r2, [pc, #76]	; (800abc0 <__sinit+0x6c>)
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	62a2      	str	r2, [r4, #40]	; 0x28
 800ab76:	42a3      	cmp	r3, r4
 800ab78:	bf04      	itt	eq
 800ab7a:	2301      	moveq	r3, #1
 800ab7c:	61a3      	streq	r3, [r4, #24]
 800ab7e:	4620      	mov	r0, r4
 800ab80:	f000 f820 	bl	800abc4 <__sfp>
 800ab84:	6060      	str	r0, [r4, #4]
 800ab86:	4620      	mov	r0, r4
 800ab88:	f000 f81c 	bl	800abc4 <__sfp>
 800ab8c:	60a0      	str	r0, [r4, #8]
 800ab8e:	4620      	mov	r0, r4
 800ab90:	f000 f818 	bl	800abc4 <__sfp>
 800ab94:	2200      	movs	r2, #0
 800ab96:	60e0      	str	r0, [r4, #12]
 800ab98:	2104      	movs	r1, #4
 800ab9a:	6860      	ldr	r0, [r4, #4]
 800ab9c:	f7ff ff82 	bl	800aaa4 <std>
 800aba0:	68a0      	ldr	r0, [r4, #8]
 800aba2:	2201      	movs	r2, #1
 800aba4:	2109      	movs	r1, #9
 800aba6:	f7ff ff7d 	bl	800aaa4 <std>
 800abaa:	68e0      	ldr	r0, [r4, #12]
 800abac:	2202      	movs	r2, #2
 800abae:	2112      	movs	r1, #18
 800abb0:	f7ff ff78 	bl	800aaa4 <std>
 800abb4:	2301      	movs	r3, #1
 800abb6:	61a3      	str	r3, [r4, #24]
 800abb8:	e7d2      	b.n	800ab60 <__sinit+0xc>
 800abba:	bf00      	nop
 800abbc:	0800cb9c 	.word	0x0800cb9c
 800abc0:	0800aaed 	.word	0x0800aaed

0800abc4 <__sfp>:
 800abc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abc6:	4607      	mov	r7, r0
 800abc8:	f7ff ffac 	bl	800ab24 <__sfp_lock_acquire>
 800abcc:	4b1e      	ldr	r3, [pc, #120]	; (800ac48 <__sfp+0x84>)
 800abce:	681e      	ldr	r6, [r3, #0]
 800abd0:	69b3      	ldr	r3, [r6, #24]
 800abd2:	b913      	cbnz	r3, 800abda <__sfp+0x16>
 800abd4:	4630      	mov	r0, r6
 800abd6:	f7ff ffbd 	bl	800ab54 <__sinit>
 800abda:	3648      	adds	r6, #72	; 0x48
 800abdc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800abe0:	3b01      	subs	r3, #1
 800abe2:	d503      	bpl.n	800abec <__sfp+0x28>
 800abe4:	6833      	ldr	r3, [r6, #0]
 800abe6:	b30b      	cbz	r3, 800ac2c <__sfp+0x68>
 800abe8:	6836      	ldr	r6, [r6, #0]
 800abea:	e7f7      	b.n	800abdc <__sfp+0x18>
 800abec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800abf0:	b9d5      	cbnz	r5, 800ac28 <__sfp+0x64>
 800abf2:	4b16      	ldr	r3, [pc, #88]	; (800ac4c <__sfp+0x88>)
 800abf4:	60e3      	str	r3, [r4, #12]
 800abf6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800abfa:	6665      	str	r5, [r4, #100]	; 0x64
 800abfc:	f000 fbba 	bl	800b374 <__retarget_lock_init_recursive>
 800ac00:	f7ff ff96 	bl	800ab30 <__sfp_lock_release>
 800ac04:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ac08:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ac0c:	6025      	str	r5, [r4, #0]
 800ac0e:	61a5      	str	r5, [r4, #24]
 800ac10:	2208      	movs	r2, #8
 800ac12:	4629      	mov	r1, r5
 800ac14:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ac18:	f7fd f988 	bl	8007f2c <memset>
 800ac1c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ac20:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ac24:	4620      	mov	r0, r4
 800ac26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac28:	3468      	adds	r4, #104	; 0x68
 800ac2a:	e7d9      	b.n	800abe0 <__sfp+0x1c>
 800ac2c:	2104      	movs	r1, #4
 800ac2e:	4638      	mov	r0, r7
 800ac30:	f7ff ff62 	bl	800aaf8 <__sfmoreglue>
 800ac34:	4604      	mov	r4, r0
 800ac36:	6030      	str	r0, [r6, #0]
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	d1d5      	bne.n	800abe8 <__sfp+0x24>
 800ac3c:	f7ff ff78 	bl	800ab30 <__sfp_lock_release>
 800ac40:	230c      	movs	r3, #12
 800ac42:	603b      	str	r3, [r7, #0]
 800ac44:	e7ee      	b.n	800ac24 <__sfp+0x60>
 800ac46:	bf00      	nop
 800ac48:	0800cb9c 	.word	0x0800cb9c
 800ac4c:	ffff0001 	.word	0xffff0001

0800ac50 <_fwalk_reent>:
 800ac50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac54:	4606      	mov	r6, r0
 800ac56:	4688      	mov	r8, r1
 800ac58:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ac5c:	2700      	movs	r7, #0
 800ac5e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ac62:	f1b9 0901 	subs.w	r9, r9, #1
 800ac66:	d505      	bpl.n	800ac74 <_fwalk_reent+0x24>
 800ac68:	6824      	ldr	r4, [r4, #0]
 800ac6a:	2c00      	cmp	r4, #0
 800ac6c:	d1f7      	bne.n	800ac5e <_fwalk_reent+0xe>
 800ac6e:	4638      	mov	r0, r7
 800ac70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac74:	89ab      	ldrh	r3, [r5, #12]
 800ac76:	2b01      	cmp	r3, #1
 800ac78:	d907      	bls.n	800ac8a <_fwalk_reent+0x3a>
 800ac7a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ac7e:	3301      	adds	r3, #1
 800ac80:	d003      	beq.n	800ac8a <_fwalk_reent+0x3a>
 800ac82:	4629      	mov	r1, r5
 800ac84:	4630      	mov	r0, r6
 800ac86:	47c0      	blx	r8
 800ac88:	4307      	orrs	r7, r0
 800ac8a:	3568      	adds	r5, #104	; 0x68
 800ac8c:	e7e9      	b.n	800ac62 <_fwalk_reent+0x12>

0800ac8e <rshift>:
 800ac8e:	6903      	ldr	r3, [r0, #16]
 800ac90:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ac94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ac98:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ac9c:	f100 0414 	add.w	r4, r0, #20
 800aca0:	dd45      	ble.n	800ad2e <rshift+0xa0>
 800aca2:	f011 011f 	ands.w	r1, r1, #31
 800aca6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800acaa:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800acae:	d10c      	bne.n	800acca <rshift+0x3c>
 800acb0:	f100 0710 	add.w	r7, r0, #16
 800acb4:	4629      	mov	r1, r5
 800acb6:	42b1      	cmp	r1, r6
 800acb8:	d334      	bcc.n	800ad24 <rshift+0x96>
 800acba:	1a9b      	subs	r3, r3, r2
 800acbc:	009b      	lsls	r3, r3, #2
 800acbe:	1eea      	subs	r2, r5, #3
 800acc0:	4296      	cmp	r6, r2
 800acc2:	bf38      	it	cc
 800acc4:	2300      	movcc	r3, #0
 800acc6:	4423      	add	r3, r4
 800acc8:	e015      	b.n	800acf6 <rshift+0x68>
 800acca:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800acce:	f1c1 0820 	rsb	r8, r1, #32
 800acd2:	40cf      	lsrs	r7, r1
 800acd4:	f105 0e04 	add.w	lr, r5, #4
 800acd8:	46a1      	mov	r9, r4
 800acda:	4576      	cmp	r6, lr
 800acdc:	46f4      	mov	ip, lr
 800acde:	d815      	bhi.n	800ad0c <rshift+0x7e>
 800ace0:	1a9b      	subs	r3, r3, r2
 800ace2:	009a      	lsls	r2, r3, #2
 800ace4:	3a04      	subs	r2, #4
 800ace6:	3501      	adds	r5, #1
 800ace8:	42ae      	cmp	r6, r5
 800acea:	bf38      	it	cc
 800acec:	2200      	movcc	r2, #0
 800acee:	18a3      	adds	r3, r4, r2
 800acf0:	50a7      	str	r7, [r4, r2]
 800acf2:	b107      	cbz	r7, 800acf6 <rshift+0x68>
 800acf4:	3304      	adds	r3, #4
 800acf6:	1b1a      	subs	r2, r3, r4
 800acf8:	42a3      	cmp	r3, r4
 800acfa:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800acfe:	bf08      	it	eq
 800ad00:	2300      	moveq	r3, #0
 800ad02:	6102      	str	r2, [r0, #16]
 800ad04:	bf08      	it	eq
 800ad06:	6143      	streq	r3, [r0, #20]
 800ad08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad0c:	f8dc c000 	ldr.w	ip, [ip]
 800ad10:	fa0c fc08 	lsl.w	ip, ip, r8
 800ad14:	ea4c 0707 	orr.w	r7, ip, r7
 800ad18:	f849 7b04 	str.w	r7, [r9], #4
 800ad1c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ad20:	40cf      	lsrs	r7, r1
 800ad22:	e7da      	b.n	800acda <rshift+0x4c>
 800ad24:	f851 cb04 	ldr.w	ip, [r1], #4
 800ad28:	f847 cf04 	str.w	ip, [r7, #4]!
 800ad2c:	e7c3      	b.n	800acb6 <rshift+0x28>
 800ad2e:	4623      	mov	r3, r4
 800ad30:	e7e1      	b.n	800acf6 <rshift+0x68>

0800ad32 <__hexdig_fun>:
 800ad32:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ad36:	2b09      	cmp	r3, #9
 800ad38:	d802      	bhi.n	800ad40 <__hexdig_fun+0xe>
 800ad3a:	3820      	subs	r0, #32
 800ad3c:	b2c0      	uxtb	r0, r0
 800ad3e:	4770      	bx	lr
 800ad40:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ad44:	2b05      	cmp	r3, #5
 800ad46:	d801      	bhi.n	800ad4c <__hexdig_fun+0x1a>
 800ad48:	3847      	subs	r0, #71	; 0x47
 800ad4a:	e7f7      	b.n	800ad3c <__hexdig_fun+0xa>
 800ad4c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ad50:	2b05      	cmp	r3, #5
 800ad52:	d801      	bhi.n	800ad58 <__hexdig_fun+0x26>
 800ad54:	3827      	subs	r0, #39	; 0x27
 800ad56:	e7f1      	b.n	800ad3c <__hexdig_fun+0xa>
 800ad58:	2000      	movs	r0, #0
 800ad5a:	4770      	bx	lr

0800ad5c <__gethex>:
 800ad5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad60:	ed2d 8b02 	vpush	{d8}
 800ad64:	b089      	sub	sp, #36	; 0x24
 800ad66:	ee08 0a10 	vmov	s16, r0
 800ad6a:	9304      	str	r3, [sp, #16]
 800ad6c:	4bbc      	ldr	r3, [pc, #752]	; (800b060 <__gethex+0x304>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	9301      	str	r3, [sp, #4]
 800ad72:	4618      	mov	r0, r3
 800ad74:	468b      	mov	fp, r1
 800ad76:	4690      	mov	r8, r2
 800ad78:	f7f5 fa7a 	bl	8000270 <strlen>
 800ad7c:	9b01      	ldr	r3, [sp, #4]
 800ad7e:	f8db 2000 	ldr.w	r2, [fp]
 800ad82:	4403      	add	r3, r0
 800ad84:	4682      	mov	sl, r0
 800ad86:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ad8a:	9305      	str	r3, [sp, #20]
 800ad8c:	1c93      	adds	r3, r2, #2
 800ad8e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ad92:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ad96:	32fe      	adds	r2, #254	; 0xfe
 800ad98:	18d1      	adds	r1, r2, r3
 800ad9a:	461f      	mov	r7, r3
 800ad9c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ada0:	9100      	str	r1, [sp, #0]
 800ada2:	2830      	cmp	r0, #48	; 0x30
 800ada4:	d0f8      	beq.n	800ad98 <__gethex+0x3c>
 800ada6:	f7ff ffc4 	bl	800ad32 <__hexdig_fun>
 800adaa:	4604      	mov	r4, r0
 800adac:	2800      	cmp	r0, #0
 800adae:	d13a      	bne.n	800ae26 <__gethex+0xca>
 800adb0:	9901      	ldr	r1, [sp, #4]
 800adb2:	4652      	mov	r2, sl
 800adb4:	4638      	mov	r0, r7
 800adb6:	f7fe f873 	bl	8008ea0 <strncmp>
 800adba:	4605      	mov	r5, r0
 800adbc:	2800      	cmp	r0, #0
 800adbe:	d168      	bne.n	800ae92 <__gethex+0x136>
 800adc0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800adc4:	eb07 060a 	add.w	r6, r7, sl
 800adc8:	f7ff ffb3 	bl	800ad32 <__hexdig_fun>
 800adcc:	2800      	cmp	r0, #0
 800adce:	d062      	beq.n	800ae96 <__gethex+0x13a>
 800add0:	4633      	mov	r3, r6
 800add2:	7818      	ldrb	r0, [r3, #0]
 800add4:	2830      	cmp	r0, #48	; 0x30
 800add6:	461f      	mov	r7, r3
 800add8:	f103 0301 	add.w	r3, r3, #1
 800addc:	d0f9      	beq.n	800add2 <__gethex+0x76>
 800adde:	f7ff ffa8 	bl	800ad32 <__hexdig_fun>
 800ade2:	2301      	movs	r3, #1
 800ade4:	fab0 f480 	clz	r4, r0
 800ade8:	0964      	lsrs	r4, r4, #5
 800adea:	4635      	mov	r5, r6
 800adec:	9300      	str	r3, [sp, #0]
 800adee:	463a      	mov	r2, r7
 800adf0:	4616      	mov	r6, r2
 800adf2:	3201      	adds	r2, #1
 800adf4:	7830      	ldrb	r0, [r6, #0]
 800adf6:	f7ff ff9c 	bl	800ad32 <__hexdig_fun>
 800adfa:	2800      	cmp	r0, #0
 800adfc:	d1f8      	bne.n	800adf0 <__gethex+0x94>
 800adfe:	9901      	ldr	r1, [sp, #4]
 800ae00:	4652      	mov	r2, sl
 800ae02:	4630      	mov	r0, r6
 800ae04:	f7fe f84c 	bl	8008ea0 <strncmp>
 800ae08:	b980      	cbnz	r0, 800ae2c <__gethex+0xd0>
 800ae0a:	b94d      	cbnz	r5, 800ae20 <__gethex+0xc4>
 800ae0c:	eb06 050a 	add.w	r5, r6, sl
 800ae10:	462a      	mov	r2, r5
 800ae12:	4616      	mov	r6, r2
 800ae14:	3201      	adds	r2, #1
 800ae16:	7830      	ldrb	r0, [r6, #0]
 800ae18:	f7ff ff8b 	bl	800ad32 <__hexdig_fun>
 800ae1c:	2800      	cmp	r0, #0
 800ae1e:	d1f8      	bne.n	800ae12 <__gethex+0xb6>
 800ae20:	1bad      	subs	r5, r5, r6
 800ae22:	00ad      	lsls	r5, r5, #2
 800ae24:	e004      	b.n	800ae30 <__gethex+0xd4>
 800ae26:	2400      	movs	r4, #0
 800ae28:	4625      	mov	r5, r4
 800ae2a:	e7e0      	b.n	800adee <__gethex+0x92>
 800ae2c:	2d00      	cmp	r5, #0
 800ae2e:	d1f7      	bne.n	800ae20 <__gethex+0xc4>
 800ae30:	7833      	ldrb	r3, [r6, #0]
 800ae32:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ae36:	2b50      	cmp	r3, #80	; 0x50
 800ae38:	d13b      	bne.n	800aeb2 <__gethex+0x156>
 800ae3a:	7873      	ldrb	r3, [r6, #1]
 800ae3c:	2b2b      	cmp	r3, #43	; 0x2b
 800ae3e:	d02c      	beq.n	800ae9a <__gethex+0x13e>
 800ae40:	2b2d      	cmp	r3, #45	; 0x2d
 800ae42:	d02e      	beq.n	800aea2 <__gethex+0x146>
 800ae44:	1c71      	adds	r1, r6, #1
 800ae46:	f04f 0900 	mov.w	r9, #0
 800ae4a:	7808      	ldrb	r0, [r1, #0]
 800ae4c:	f7ff ff71 	bl	800ad32 <__hexdig_fun>
 800ae50:	1e43      	subs	r3, r0, #1
 800ae52:	b2db      	uxtb	r3, r3
 800ae54:	2b18      	cmp	r3, #24
 800ae56:	d82c      	bhi.n	800aeb2 <__gethex+0x156>
 800ae58:	f1a0 0210 	sub.w	r2, r0, #16
 800ae5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ae60:	f7ff ff67 	bl	800ad32 <__hexdig_fun>
 800ae64:	1e43      	subs	r3, r0, #1
 800ae66:	b2db      	uxtb	r3, r3
 800ae68:	2b18      	cmp	r3, #24
 800ae6a:	d91d      	bls.n	800aea8 <__gethex+0x14c>
 800ae6c:	f1b9 0f00 	cmp.w	r9, #0
 800ae70:	d000      	beq.n	800ae74 <__gethex+0x118>
 800ae72:	4252      	negs	r2, r2
 800ae74:	4415      	add	r5, r2
 800ae76:	f8cb 1000 	str.w	r1, [fp]
 800ae7a:	b1e4      	cbz	r4, 800aeb6 <__gethex+0x15a>
 800ae7c:	9b00      	ldr	r3, [sp, #0]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	bf14      	ite	ne
 800ae82:	2700      	movne	r7, #0
 800ae84:	2706      	moveq	r7, #6
 800ae86:	4638      	mov	r0, r7
 800ae88:	b009      	add	sp, #36	; 0x24
 800ae8a:	ecbd 8b02 	vpop	{d8}
 800ae8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae92:	463e      	mov	r6, r7
 800ae94:	4625      	mov	r5, r4
 800ae96:	2401      	movs	r4, #1
 800ae98:	e7ca      	b.n	800ae30 <__gethex+0xd4>
 800ae9a:	f04f 0900 	mov.w	r9, #0
 800ae9e:	1cb1      	adds	r1, r6, #2
 800aea0:	e7d3      	b.n	800ae4a <__gethex+0xee>
 800aea2:	f04f 0901 	mov.w	r9, #1
 800aea6:	e7fa      	b.n	800ae9e <__gethex+0x142>
 800aea8:	230a      	movs	r3, #10
 800aeaa:	fb03 0202 	mla	r2, r3, r2, r0
 800aeae:	3a10      	subs	r2, #16
 800aeb0:	e7d4      	b.n	800ae5c <__gethex+0x100>
 800aeb2:	4631      	mov	r1, r6
 800aeb4:	e7df      	b.n	800ae76 <__gethex+0x11a>
 800aeb6:	1bf3      	subs	r3, r6, r7
 800aeb8:	3b01      	subs	r3, #1
 800aeba:	4621      	mov	r1, r4
 800aebc:	2b07      	cmp	r3, #7
 800aebe:	dc0b      	bgt.n	800aed8 <__gethex+0x17c>
 800aec0:	ee18 0a10 	vmov	r0, s16
 800aec4:	f000 fad8 	bl	800b478 <_Balloc>
 800aec8:	4604      	mov	r4, r0
 800aeca:	b940      	cbnz	r0, 800aede <__gethex+0x182>
 800aecc:	4b65      	ldr	r3, [pc, #404]	; (800b064 <__gethex+0x308>)
 800aece:	4602      	mov	r2, r0
 800aed0:	21de      	movs	r1, #222	; 0xde
 800aed2:	4865      	ldr	r0, [pc, #404]	; (800b068 <__gethex+0x30c>)
 800aed4:	f001 fc38 	bl	800c748 <__assert_func>
 800aed8:	3101      	adds	r1, #1
 800aeda:	105b      	asrs	r3, r3, #1
 800aedc:	e7ee      	b.n	800aebc <__gethex+0x160>
 800aede:	f100 0914 	add.w	r9, r0, #20
 800aee2:	f04f 0b00 	mov.w	fp, #0
 800aee6:	f1ca 0301 	rsb	r3, sl, #1
 800aeea:	f8cd 9008 	str.w	r9, [sp, #8]
 800aeee:	f8cd b000 	str.w	fp, [sp]
 800aef2:	9306      	str	r3, [sp, #24]
 800aef4:	42b7      	cmp	r7, r6
 800aef6:	d340      	bcc.n	800af7a <__gethex+0x21e>
 800aef8:	9802      	ldr	r0, [sp, #8]
 800aefa:	9b00      	ldr	r3, [sp, #0]
 800aefc:	f840 3b04 	str.w	r3, [r0], #4
 800af00:	eba0 0009 	sub.w	r0, r0, r9
 800af04:	1080      	asrs	r0, r0, #2
 800af06:	0146      	lsls	r6, r0, #5
 800af08:	6120      	str	r0, [r4, #16]
 800af0a:	4618      	mov	r0, r3
 800af0c:	f000 fbaa 	bl	800b664 <__hi0bits>
 800af10:	1a30      	subs	r0, r6, r0
 800af12:	f8d8 6000 	ldr.w	r6, [r8]
 800af16:	42b0      	cmp	r0, r6
 800af18:	dd63      	ble.n	800afe2 <__gethex+0x286>
 800af1a:	1b87      	subs	r7, r0, r6
 800af1c:	4639      	mov	r1, r7
 800af1e:	4620      	mov	r0, r4
 800af20:	f000 ff44 	bl	800bdac <__any_on>
 800af24:	4682      	mov	sl, r0
 800af26:	b1a8      	cbz	r0, 800af54 <__gethex+0x1f8>
 800af28:	1e7b      	subs	r3, r7, #1
 800af2a:	1159      	asrs	r1, r3, #5
 800af2c:	f003 021f 	and.w	r2, r3, #31
 800af30:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800af34:	f04f 0a01 	mov.w	sl, #1
 800af38:	fa0a f202 	lsl.w	r2, sl, r2
 800af3c:	420a      	tst	r2, r1
 800af3e:	d009      	beq.n	800af54 <__gethex+0x1f8>
 800af40:	4553      	cmp	r3, sl
 800af42:	dd05      	ble.n	800af50 <__gethex+0x1f4>
 800af44:	1eb9      	subs	r1, r7, #2
 800af46:	4620      	mov	r0, r4
 800af48:	f000 ff30 	bl	800bdac <__any_on>
 800af4c:	2800      	cmp	r0, #0
 800af4e:	d145      	bne.n	800afdc <__gethex+0x280>
 800af50:	f04f 0a02 	mov.w	sl, #2
 800af54:	4639      	mov	r1, r7
 800af56:	4620      	mov	r0, r4
 800af58:	f7ff fe99 	bl	800ac8e <rshift>
 800af5c:	443d      	add	r5, r7
 800af5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800af62:	42ab      	cmp	r3, r5
 800af64:	da4c      	bge.n	800b000 <__gethex+0x2a4>
 800af66:	ee18 0a10 	vmov	r0, s16
 800af6a:	4621      	mov	r1, r4
 800af6c:	f000 fac4 	bl	800b4f8 <_Bfree>
 800af70:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800af72:	2300      	movs	r3, #0
 800af74:	6013      	str	r3, [r2, #0]
 800af76:	27a3      	movs	r7, #163	; 0xa3
 800af78:	e785      	b.n	800ae86 <__gethex+0x12a>
 800af7a:	1e73      	subs	r3, r6, #1
 800af7c:	9a05      	ldr	r2, [sp, #20]
 800af7e:	9303      	str	r3, [sp, #12]
 800af80:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800af84:	4293      	cmp	r3, r2
 800af86:	d019      	beq.n	800afbc <__gethex+0x260>
 800af88:	f1bb 0f20 	cmp.w	fp, #32
 800af8c:	d107      	bne.n	800af9e <__gethex+0x242>
 800af8e:	9b02      	ldr	r3, [sp, #8]
 800af90:	9a00      	ldr	r2, [sp, #0]
 800af92:	f843 2b04 	str.w	r2, [r3], #4
 800af96:	9302      	str	r3, [sp, #8]
 800af98:	2300      	movs	r3, #0
 800af9a:	9300      	str	r3, [sp, #0]
 800af9c:	469b      	mov	fp, r3
 800af9e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800afa2:	f7ff fec6 	bl	800ad32 <__hexdig_fun>
 800afa6:	9b00      	ldr	r3, [sp, #0]
 800afa8:	f000 000f 	and.w	r0, r0, #15
 800afac:	fa00 f00b 	lsl.w	r0, r0, fp
 800afb0:	4303      	orrs	r3, r0
 800afb2:	9300      	str	r3, [sp, #0]
 800afb4:	f10b 0b04 	add.w	fp, fp, #4
 800afb8:	9b03      	ldr	r3, [sp, #12]
 800afba:	e00d      	b.n	800afd8 <__gethex+0x27c>
 800afbc:	9b03      	ldr	r3, [sp, #12]
 800afbe:	9a06      	ldr	r2, [sp, #24]
 800afc0:	4413      	add	r3, r2
 800afc2:	42bb      	cmp	r3, r7
 800afc4:	d3e0      	bcc.n	800af88 <__gethex+0x22c>
 800afc6:	4618      	mov	r0, r3
 800afc8:	9901      	ldr	r1, [sp, #4]
 800afca:	9307      	str	r3, [sp, #28]
 800afcc:	4652      	mov	r2, sl
 800afce:	f7fd ff67 	bl	8008ea0 <strncmp>
 800afd2:	9b07      	ldr	r3, [sp, #28]
 800afd4:	2800      	cmp	r0, #0
 800afd6:	d1d7      	bne.n	800af88 <__gethex+0x22c>
 800afd8:	461e      	mov	r6, r3
 800afda:	e78b      	b.n	800aef4 <__gethex+0x198>
 800afdc:	f04f 0a03 	mov.w	sl, #3
 800afe0:	e7b8      	b.n	800af54 <__gethex+0x1f8>
 800afe2:	da0a      	bge.n	800affa <__gethex+0x29e>
 800afe4:	1a37      	subs	r7, r6, r0
 800afe6:	4621      	mov	r1, r4
 800afe8:	ee18 0a10 	vmov	r0, s16
 800afec:	463a      	mov	r2, r7
 800afee:	f000 fc9f 	bl	800b930 <__lshift>
 800aff2:	1bed      	subs	r5, r5, r7
 800aff4:	4604      	mov	r4, r0
 800aff6:	f100 0914 	add.w	r9, r0, #20
 800affa:	f04f 0a00 	mov.w	sl, #0
 800affe:	e7ae      	b.n	800af5e <__gethex+0x202>
 800b000:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b004:	42a8      	cmp	r0, r5
 800b006:	dd72      	ble.n	800b0ee <__gethex+0x392>
 800b008:	1b45      	subs	r5, r0, r5
 800b00a:	42ae      	cmp	r6, r5
 800b00c:	dc36      	bgt.n	800b07c <__gethex+0x320>
 800b00e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b012:	2b02      	cmp	r3, #2
 800b014:	d02a      	beq.n	800b06c <__gethex+0x310>
 800b016:	2b03      	cmp	r3, #3
 800b018:	d02c      	beq.n	800b074 <__gethex+0x318>
 800b01a:	2b01      	cmp	r3, #1
 800b01c:	d115      	bne.n	800b04a <__gethex+0x2ee>
 800b01e:	42ae      	cmp	r6, r5
 800b020:	d113      	bne.n	800b04a <__gethex+0x2ee>
 800b022:	2e01      	cmp	r6, #1
 800b024:	d10b      	bne.n	800b03e <__gethex+0x2e2>
 800b026:	9a04      	ldr	r2, [sp, #16]
 800b028:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b02c:	6013      	str	r3, [r2, #0]
 800b02e:	2301      	movs	r3, #1
 800b030:	6123      	str	r3, [r4, #16]
 800b032:	f8c9 3000 	str.w	r3, [r9]
 800b036:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b038:	2762      	movs	r7, #98	; 0x62
 800b03a:	601c      	str	r4, [r3, #0]
 800b03c:	e723      	b.n	800ae86 <__gethex+0x12a>
 800b03e:	1e71      	subs	r1, r6, #1
 800b040:	4620      	mov	r0, r4
 800b042:	f000 feb3 	bl	800bdac <__any_on>
 800b046:	2800      	cmp	r0, #0
 800b048:	d1ed      	bne.n	800b026 <__gethex+0x2ca>
 800b04a:	ee18 0a10 	vmov	r0, s16
 800b04e:	4621      	mov	r1, r4
 800b050:	f000 fa52 	bl	800b4f8 <_Bfree>
 800b054:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b056:	2300      	movs	r3, #0
 800b058:	6013      	str	r3, [r2, #0]
 800b05a:	2750      	movs	r7, #80	; 0x50
 800b05c:	e713      	b.n	800ae86 <__gethex+0x12a>
 800b05e:	bf00      	nop
 800b060:	0800ce94 	.word	0x0800ce94
 800b064:	0800cdb4 	.word	0x0800cdb4
 800b068:	0800ce28 	.word	0x0800ce28
 800b06c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d1eb      	bne.n	800b04a <__gethex+0x2ee>
 800b072:	e7d8      	b.n	800b026 <__gethex+0x2ca>
 800b074:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b076:	2b00      	cmp	r3, #0
 800b078:	d1d5      	bne.n	800b026 <__gethex+0x2ca>
 800b07a:	e7e6      	b.n	800b04a <__gethex+0x2ee>
 800b07c:	1e6f      	subs	r7, r5, #1
 800b07e:	f1ba 0f00 	cmp.w	sl, #0
 800b082:	d131      	bne.n	800b0e8 <__gethex+0x38c>
 800b084:	b127      	cbz	r7, 800b090 <__gethex+0x334>
 800b086:	4639      	mov	r1, r7
 800b088:	4620      	mov	r0, r4
 800b08a:	f000 fe8f 	bl	800bdac <__any_on>
 800b08e:	4682      	mov	sl, r0
 800b090:	117b      	asrs	r3, r7, #5
 800b092:	2101      	movs	r1, #1
 800b094:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b098:	f007 071f 	and.w	r7, r7, #31
 800b09c:	fa01 f707 	lsl.w	r7, r1, r7
 800b0a0:	421f      	tst	r7, r3
 800b0a2:	4629      	mov	r1, r5
 800b0a4:	4620      	mov	r0, r4
 800b0a6:	bf18      	it	ne
 800b0a8:	f04a 0a02 	orrne.w	sl, sl, #2
 800b0ac:	1b76      	subs	r6, r6, r5
 800b0ae:	f7ff fdee 	bl	800ac8e <rshift>
 800b0b2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b0b6:	2702      	movs	r7, #2
 800b0b8:	f1ba 0f00 	cmp.w	sl, #0
 800b0bc:	d048      	beq.n	800b150 <__gethex+0x3f4>
 800b0be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b0c2:	2b02      	cmp	r3, #2
 800b0c4:	d015      	beq.n	800b0f2 <__gethex+0x396>
 800b0c6:	2b03      	cmp	r3, #3
 800b0c8:	d017      	beq.n	800b0fa <__gethex+0x39e>
 800b0ca:	2b01      	cmp	r3, #1
 800b0cc:	d109      	bne.n	800b0e2 <__gethex+0x386>
 800b0ce:	f01a 0f02 	tst.w	sl, #2
 800b0d2:	d006      	beq.n	800b0e2 <__gethex+0x386>
 800b0d4:	f8d9 0000 	ldr.w	r0, [r9]
 800b0d8:	ea4a 0a00 	orr.w	sl, sl, r0
 800b0dc:	f01a 0f01 	tst.w	sl, #1
 800b0e0:	d10e      	bne.n	800b100 <__gethex+0x3a4>
 800b0e2:	f047 0710 	orr.w	r7, r7, #16
 800b0e6:	e033      	b.n	800b150 <__gethex+0x3f4>
 800b0e8:	f04f 0a01 	mov.w	sl, #1
 800b0ec:	e7d0      	b.n	800b090 <__gethex+0x334>
 800b0ee:	2701      	movs	r7, #1
 800b0f0:	e7e2      	b.n	800b0b8 <__gethex+0x35c>
 800b0f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b0f4:	f1c3 0301 	rsb	r3, r3, #1
 800b0f8:	9315      	str	r3, [sp, #84]	; 0x54
 800b0fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d0f0      	beq.n	800b0e2 <__gethex+0x386>
 800b100:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b104:	f104 0314 	add.w	r3, r4, #20
 800b108:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b10c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b110:	f04f 0c00 	mov.w	ip, #0
 800b114:	4618      	mov	r0, r3
 800b116:	f853 2b04 	ldr.w	r2, [r3], #4
 800b11a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b11e:	d01c      	beq.n	800b15a <__gethex+0x3fe>
 800b120:	3201      	adds	r2, #1
 800b122:	6002      	str	r2, [r0, #0]
 800b124:	2f02      	cmp	r7, #2
 800b126:	f104 0314 	add.w	r3, r4, #20
 800b12a:	d13f      	bne.n	800b1ac <__gethex+0x450>
 800b12c:	f8d8 2000 	ldr.w	r2, [r8]
 800b130:	3a01      	subs	r2, #1
 800b132:	42b2      	cmp	r2, r6
 800b134:	d10a      	bne.n	800b14c <__gethex+0x3f0>
 800b136:	1171      	asrs	r1, r6, #5
 800b138:	2201      	movs	r2, #1
 800b13a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b13e:	f006 061f 	and.w	r6, r6, #31
 800b142:	fa02 f606 	lsl.w	r6, r2, r6
 800b146:	421e      	tst	r6, r3
 800b148:	bf18      	it	ne
 800b14a:	4617      	movne	r7, r2
 800b14c:	f047 0720 	orr.w	r7, r7, #32
 800b150:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b152:	601c      	str	r4, [r3, #0]
 800b154:	9b04      	ldr	r3, [sp, #16]
 800b156:	601d      	str	r5, [r3, #0]
 800b158:	e695      	b.n	800ae86 <__gethex+0x12a>
 800b15a:	4299      	cmp	r1, r3
 800b15c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b160:	d8d8      	bhi.n	800b114 <__gethex+0x3b8>
 800b162:	68a3      	ldr	r3, [r4, #8]
 800b164:	459b      	cmp	fp, r3
 800b166:	db19      	blt.n	800b19c <__gethex+0x440>
 800b168:	6861      	ldr	r1, [r4, #4]
 800b16a:	ee18 0a10 	vmov	r0, s16
 800b16e:	3101      	adds	r1, #1
 800b170:	f000 f982 	bl	800b478 <_Balloc>
 800b174:	4681      	mov	r9, r0
 800b176:	b918      	cbnz	r0, 800b180 <__gethex+0x424>
 800b178:	4b1a      	ldr	r3, [pc, #104]	; (800b1e4 <__gethex+0x488>)
 800b17a:	4602      	mov	r2, r0
 800b17c:	2184      	movs	r1, #132	; 0x84
 800b17e:	e6a8      	b.n	800aed2 <__gethex+0x176>
 800b180:	6922      	ldr	r2, [r4, #16]
 800b182:	3202      	adds	r2, #2
 800b184:	f104 010c 	add.w	r1, r4, #12
 800b188:	0092      	lsls	r2, r2, #2
 800b18a:	300c      	adds	r0, #12
 800b18c:	f7fc fec0 	bl	8007f10 <memcpy>
 800b190:	4621      	mov	r1, r4
 800b192:	ee18 0a10 	vmov	r0, s16
 800b196:	f000 f9af 	bl	800b4f8 <_Bfree>
 800b19a:	464c      	mov	r4, r9
 800b19c:	6923      	ldr	r3, [r4, #16]
 800b19e:	1c5a      	adds	r2, r3, #1
 800b1a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b1a4:	6122      	str	r2, [r4, #16]
 800b1a6:	2201      	movs	r2, #1
 800b1a8:	615a      	str	r2, [r3, #20]
 800b1aa:	e7bb      	b.n	800b124 <__gethex+0x3c8>
 800b1ac:	6922      	ldr	r2, [r4, #16]
 800b1ae:	455a      	cmp	r2, fp
 800b1b0:	dd0b      	ble.n	800b1ca <__gethex+0x46e>
 800b1b2:	2101      	movs	r1, #1
 800b1b4:	4620      	mov	r0, r4
 800b1b6:	f7ff fd6a 	bl	800ac8e <rshift>
 800b1ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b1be:	3501      	adds	r5, #1
 800b1c0:	42ab      	cmp	r3, r5
 800b1c2:	f6ff aed0 	blt.w	800af66 <__gethex+0x20a>
 800b1c6:	2701      	movs	r7, #1
 800b1c8:	e7c0      	b.n	800b14c <__gethex+0x3f0>
 800b1ca:	f016 061f 	ands.w	r6, r6, #31
 800b1ce:	d0fa      	beq.n	800b1c6 <__gethex+0x46a>
 800b1d0:	449a      	add	sl, r3
 800b1d2:	f1c6 0620 	rsb	r6, r6, #32
 800b1d6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b1da:	f000 fa43 	bl	800b664 <__hi0bits>
 800b1de:	42b0      	cmp	r0, r6
 800b1e0:	dbe7      	blt.n	800b1b2 <__gethex+0x456>
 800b1e2:	e7f0      	b.n	800b1c6 <__gethex+0x46a>
 800b1e4:	0800cdb4 	.word	0x0800cdb4

0800b1e8 <L_shift>:
 800b1e8:	f1c2 0208 	rsb	r2, r2, #8
 800b1ec:	0092      	lsls	r2, r2, #2
 800b1ee:	b570      	push	{r4, r5, r6, lr}
 800b1f0:	f1c2 0620 	rsb	r6, r2, #32
 800b1f4:	6843      	ldr	r3, [r0, #4]
 800b1f6:	6804      	ldr	r4, [r0, #0]
 800b1f8:	fa03 f506 	lsl.w	r5, r3, r6
 800b1fc:	432c      	orrs	r4, r5
 800b1fe:	40d3      	lsrs	r3, r2
 800b200:	6004      	str	r4, [r0, #0]
 800b202:	f840 3f04 	str.w	r3, [r0, #4]!
 800b206:	4288      	cmp	r0, r1
 800b208:	d3f4      	bcc.n	800b1f4 <L_shift+0xc>
 800b20a:	bd70      	pop	{r4, r5, r6, pc}

0800b20c <__match>:
 800b20c:	b530      	push	{r4, r5, lr}
 800b20e:	6803      	ldr	r3, [r0, #0]
 800b210:	3301      	adds	r3, #1
 800b212:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b216:	b914      	cbnz	r4, 800b21e <__match+0x12>
 800b218:	6003      	str	r3, [r0, #0]
 800b21a:	2001      	movs	r0, #1
 800b21c:	bd30      	pop	{r4, r5, pc}
 800b21e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b222:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b226:	2d19      	cmp	r5, #25
 800b228:	bf98      	it	ls
 800b22a:	3220      	addls	r2, #32
 800b22c:	42a2      	cmp	r2, r4
 800b22e:	d0f0      	beq.n	800b212 <__match+0x6>
 800b230:	2000      	movs	r0, #0
 800b232:	e7f3      	b.n	800b21c <__match+0x10>

0800b234 <__hexnan>:
 800b234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b238:	680b      	ldr	r3, [r1, #0]
 800b23a:	6801      	ldr	r1, [r0, #0]
 800b23c:	115e      	asrs	r6, r3, #5
 800b23e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b242:	f013 031f 	ands.w	r3, r3, #31
 800b246:	b087      	sub	sp, #28
 800b248:	bf18      	it	ne
 800b24a:	3604      	addne	r6, #4
 800b24c:	2500      	movs	r5, #0
 800b24e:	1f37      	subs	r7, r6, #4
 800b250:	4682      	mov	sl, r0
 800b252:	4690      	mov	r8, r2
 800b254:	9301      	str	r3, [sp, #4]
 800b256:	f846 5c04 	str.w	r5, [r6, #-4]
 800b25a:	46b9      	mov	r9, r7
 800b25c:	463c      	mov	r4, r7
 800b25e:	9502      	str	r5, [sp, #8]
 800b260:	46ab      	mov	fp, r5
 800b262:	784a      	ldrb	r2, [r1, #1]
 800b264:	1c4b      	adds	r3, r1, #1
 800b266:	9303      	str	r3, [sp, #12]
 800b268:	b342      	cbz	r2, 800b2bc <__hexnan+0x88>
 800b26a:	4610      	mov	r0, r2
 800b26c:	9105      	str	r1, [sp, #20]
 800b26e:	9204      	str	r2, [sp, #16]
 800b270:	f7ff fd5f 	bl	800ad32 <__hexdig_fun>
 800b274:	2800      	cmp	r0, #0
 800b276:	d14f      	bne.n	800b318 <__hexnan+0xe4>
 800b278:	9a04      	ldr	r2, [sp, #16]
 800b27a:	9905      	ldr	r1, [sp, #20]
 800b27c:	2a20      	cmp	r2, #32
 800b27e:	d818      	bhi.n	800b2b2 <__hexnan+0x7e>
 800b280:	9b02      	ldr	r3, [sp, #8]
 800b282:	459b      	cmp	fp, r3
 800b284:	dd13      	ble.n	800b2ae <__hexnan+0x7a>
 800b286:	454c      	cmp	r4, r9
 800b288:	d206      	bcs.n	800b298 <__hexnan+0x64>
 800b28a:	2d07      	cmp	r5, #7
 800b28c:	dc04      	bgt.n	800b298 <__hexnan+0x64>
 800b28e:	462a      	mov	r2, r5
 800b290:	4649      	mov	r1, r9
 800b292:	4620      	mov	r0, r4
 800b294:	f7ff ffa8 	bl	800b1e8 <L_shift>
 800b298:	4544      	cmp	r4, r8
 800b29a:	d950      	bls.n	800b33e <__hexnan+0x10a>
 800b29c:	2300      	movs	r3, #0
 800b29e:	f1a4 0904 	sub.w	r9, r4, #4
 800b2a2:	f844 3c04 	str.w	r3, [r4, #-4]
 800b2a6:	f8cd b008 	str.w	fp, [sp, #8]
 800b2aa:	464c      	mov	r4, r9
 800b2ac:	461d      	mov	r5, r3
 800b2ae:	9903      	ldr	r1, [sp, #12]
 800b2b0:	e7d7      	b.n	800b262 <__hexnan+0x2e>
 800b2b2:	2a29      	cmp	r2, #41	; 0x29
 800b2b4:	d156      	bne.n	800b364 <__hexnan+0x130>
 800b2b6:	3102      	adds	r1, #2
 800b2b8:	f8ca 1000 	str.w	r1, [sl]
 800b2bc:	f1bb 0f00 	cmp.w	fp, #0
 800b2c0:	d050      	beq.n	800b364 <__hexnan+0x130>
 800b2c2:	454c      	cmp	r4, r9
 800b2c4:	d206      	bcs.n	800b2d4 <__hexnan+0xa0>
 800b2c6:	2d07      	cmp	r5, #7
 800b2c8:	dc04      	bgt.n	800b2d4 <__hexnan+0xa0>
 800b2ca:	462a      	mov	r2, r5
 800b2cc:	4649      	mov	r1, r9
 800b2ce:	4620      	mov	r0, r4
 800b2d0:	f7ff ff8a 	bl	800b1e8 <L_shift>
 800b2d4:	4544      	cmp	r4, r8
 800b2d6:	d934      	bls.n	800b342 <__hexnan+0x10e>
 800b2d8:	f1a8 0204 	sub.w	r2, r8, #4
 800b2dc:	4623      	mov	r3, r4
 800b2de:	f853 1b04 	ldr.w	r1, [r3], #4
 800b2e2:	f842 1f04 	str.w	r1, [r2, #4]!
 800b2e6:	429f      	cmp	r7, r3
 800b2e8:	d2f9      	bcs.n	800b2de <__hexnan+0xaa>
 800b2ea:	1b3b      	subs	r3, r7, r4
 800b2ec:	f023 0303 	bic.w	r3, r3, #3
 800b2f0:	3304      	adds	r3, #4
 800b2f2:	3401      	adds	r4, #1
 800b2f4:	3e03      	subs	r6, #3
 800b2f6:	42b4      	cmp	r4, r6
 800b2f8:	bf88      	it	hi
 800b2fa:	2304      	movhi	r3, #4
 800b2fc:	4443      	add	r3, r8
 800b2fe:	2200      	movs	r2, #0
 800b300:	f843 2b04 	str.w	r2, [r3], #4
 800b304:	429f      	cmp	r7, r3
 800b306:	d2fb      	bcs.n	800b300 <__hexnan+0xcc>
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	b91b      	cbnz	r3, 800b314 <__hexnan+0xe0>
 800b30c:	4547      	cmp	r7, r8
 800b30e:	d127      	bne.n	800b360 <__hexnan+0x12c>
 800b310:	2301      	movs	r3, #1
 800b312:	603b      	str	r3, [r7, #0]
 800b314:	2005      	movs	r0, #5
 800b316:	e026      	b.n	800b366 <__hexnan+0x132>
 800b318:	3501      	adds	r5, #1
 800b31a:	2d08      	cmp	r5, #8
 800b31c:	f10b 0b01 	add.w	fp, fp, #1
 800b320:	dd06      	ble.n	800b330 <__hexnan+0xfc>
 800b322:	4544      	cmp	r4, r8
 800b324:	d9c3      	bls.n	800b2ae <__hexnan+0x7a>
 800b326:	2300      	movs	r3, #0
 800b328:	f844 3c04 	str.w	r3, [r4, #-4]
 800b32c:	2501      	movs	r5, #1
 800b32e:	3c04      	subs	r4, #4
 800b330:	6822      	ldr	r2, [r4, #0]
 800b332:	f000 000f 	and.w	r0, r0, #15
 800b336:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b33a:	6022      	str	r2, [r4, #0]
 800b33c:	e7b7      	b.n	800b2ae <__hexnan+0x7a>
 800b33e:	2508      	movs	r5, #8
 800b340:	e7b5      	b.n	800b2ae <__hexnan+0x7a>
 800b342:	9b01      	ldr	r3, [sp, #4]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d0df      	beq.n	800b308 <__hexnan+0xd4>
 800b348:	f04f 32ff 	mov.w	r2, #4294967295
 800b34c:	f1c3 0320 	rsb	r3, r3, #32
 800b350:	fa22 f303 	lsr.w	r3, r2, r3
 800b354:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b358:	401a      	ands	r2, r3
 800b35a:	f846 2c04 	str.w	r2, [r6, #-4]
 800b35e:	e7d3      	b.n	800b308 <__hexnan+0xd4>
 800b360:	3f04      	subs	r7, #4
 800b362:	e7d1      	b.n	800b308 <__hexnan+0xd4>
 800b364:	2004      	movs	r0, #4
 800b366:	b007      	add	sp, #28
 800b368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b36c <_localeconv_r>:
 800b36c:	4800      	ldr	r0, [pc, #0]	; (800b370 <_localeconv_r+0x4>)
 800b36e:	4770      	bx	lr
 800b370:	2000016c 	.word	0x2000016c

0800b374 <__retarget_lock_init_recursive>:
 800b374:	4770      	bx	lr

0800b376 <__retarget_lock_acquire_recursive>:
 800b376:	4770      	bx	lr

0800b378 <__retarget_lock_release_recursive>:
 800b378:	4770      	bx	lr

0800b37a <__swhatbuf_r>:
 800b37a:	b570      	push	{r4, r5, r6, lr}
 800b37c:	460e      	mov	r6, r1
 800b37e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b382:	2900      	cmp	r1, #0
 800b384:	b096      	sub	sp, #88	; 0x58
 800b386:	4614      	mov	r4, r2
 800b388:	461d      	mov	r5, r3
 800b38a:	da07      	bge.n	800b39c <__swhatbuf_r+0x22>
 800b38c:	2300      	movs	r3, #0
 800b38e:	602b      	str	r3, [r5, #0]
 800b390:	89b3      	ldrh	r3, [r6, #12]
 800b392:	061a      	lsls	r2, r3, #24
 800b394:	d410      	bmi.n	800b3b8 <__swhatbuf_r+0x3e>
 800b396:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b39a:	e00e      	b.n	800b3ba <__swhatbuf_r+0x40>
 800b39c:	466a      	mov	r2, sp
 800b39e:	f001 fa13 	bl	800c7c8 <_fstat_r>
 800b3a2:	2800      	cmp	r0, #0
 800b3a4:	dbf2      	blt.n	800b38c <__swhatbuf_r+0x12>
 800b3a6:	9a01      	ldr	r2, [sp, #4]
 800b3a8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b3ac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b3b0:	425a      	negs	r2, r3
 800b3b2:	415a      	adcs	r2, r3
 800b3b4:	602a      	str	r2, [r5, #0]
 800b3b6:	e7ee      	b.n	800b396 <__swhatbuf_r+0x1c>
 800b3b8:	2340      	movs	r3, #64	; 0x40
 800b3ba:	2000      	movs	r0, #0
 800b3bc:	6023      	str	r3, [r4, #0]
 800b3be:	b016      	add	sp, #88	; 0x58
 800b3c0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b3c4 <__smakebuf_r>:
 800b3c4:	898b      	ldrh	r3, [r1, #12]
 800b3c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b3c8:	079d      	lsls	r5, r3, #30
 800b3ca:	4606      	mov	r6, r0
 800b3cc:	460c      	mov	r4, r1
 800b3ce:	d507      	bpl.n	800b3e0 <__smakebuf_r+0x1c>
 800b3d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b3d4:	6023      	str	r3, [r4, #0]
 800b3d6:	6123      	str	r3, [r4, #16]
 800b3d8:	2301      	movs	r3, #1
 800b3da:	6163      	str	r3, [r4, #20]
 800b3dc:	b002      	add	sp, #8
 800b3de:	bd70      	pop	{r4, r5, r6, pc}
 800b3e0:	ab01      	add	r3, sp, #4
 800b3e2:	466a      	mov	r2, sp
 800b3e4:	f7ff ffc9 	bl	800b37a <__swhatbuf_r>
 800b3e8:	9900      	ldr	r1, [sp, #0]
 800b3ea:	4605      	mov	r5, r0
 800b3ec:	4630      	mov	r0, r6
 800b3ee:	f000 fd5d 	bl	800beac <_malloc_r>
 800b3f2:	b948      	cbnz	r0, 800b408 <__smakebuf_r+0x44>
 800b3f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3f8:	059a      	lsls	r2, r3, #22
 800b3fa:	d4ef      	bmi.n	800b3dc <__smakebuf_r+0x18>
 800b3fc:	f023 0303 	bic.w	r3, r3, #3
 800b400:	f043 0302 	orr.w	r3, r3, #2
 800b404:	81a3      	strh	r3, [r4, #12]
 800b406:	e7e3      	b.n	800b3d0 <__smakebuf_r+0xc>
 800b408:	4b0d      	ldr	r3, [pc, #52]	; (800b440 <__smakebuf_r+0x7c>)
 800b40a:	62b3      	str	r3, [r6, #40]	; 0x28
 800b40c:	89a3      	ldrh	r3, [r4, #12]
 800b40e:	6020      	str	r0, [r4, #0]
 800b410:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b414:	81a3      	strh	r3, [r4, #12]
 800b416:	9b00      	ldr	r3, [sp, #0]
 800b418:	6163      	str	r3, [r4, #20]
 800b41a:	9b01      	ldr	r3, [sp, #4]
 800b41c:	6120      	str	r0, [r4, #16]
 800b41e:	b15b      	cbz	r3, 800b438 <__smakebuf_r+0x74>
 800b420:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b424:	4630      	mov	r0, r6
 800b426:	f001 f9e1 	bl	800c7ec <_isatty_r>
 800b42a:	b128      	cbz	r0, 800b438 <__smakebuf_r+0x74>
 800b42c:	89a3      	ldrh	r3, [r4, #12]
 800b42e:	f023 0303 	bic.w	r3, r3, #3
 800b432:	f043 0301 	orr.w	r3, r3, #1
 800b436:	81a3      	strh	r3, [r4, #12]
 800b438:	89a0      	ldrh	r0, [r4, #12]
 800b43a:	4305      	orrs	r5, r0
 800b43c:	81a5      	strh	r5, [r4, #12]
 800b43e:	e7cd      	b.n	800b3dc <__smakebuf_r+0x18>
 800b440:	0800aaed 	.word	0x0800aaed

0800b444 <malloc>:
 800b444:	4b02      	ldr	r3, [pc, #8]	; (800b450 <malloc+0xc>)
 800b446:	4601      	mov	r1, r0
 800b448:	6818      	ldr	r0, [r3, #0]
 800b44a:	f000 bd2f 	b.w	800beac <_malloc_r>
 800b44e:	bf00      	nop
 800b450:	20000014 	.word	0x20000014

0800b454 <__ascii_mbtowc>:
 800b454:	b082      	sub	sp, #8
 800b456:	b901      	cbnz	r1, 800b45a <__ascii_mbtowc+0x6>
 800b458:	a901      	add	r1, sp, #4
 800b45a:	b142      	cbz	r2, 800b46e <__ascii_mbtowc+0x1a>
 800b45c:	b14b      	cbz	r3, 800b472 <__ascii_mbtowc+0x1e>
 800b45e:	7813      	ldrb	r3, [r2, #0]
 800b460:	600b      	str	r3, [r1, #0]
 800b462:	7812      	ldrb	r2, [r2, #0]
 800b464:	1e10      	subs	r0, r2, #0
 800b466:	bf18      	it	ne
 800b468:	2001      	movne	r0, #1
 800b46a:	b002      	add	sp, #8
 800b46c:	4770      	bx	lr
 800b46e:	4610      	mov	r0, r2
 800b470:	e7fb      	b.n	800b46a <__ascii_mbtowc+0x16>
 800b472:	f06f 0001 	mvn.w	r0, #1
 800b476:	e7f8      	b.n	800b46a <__ascii_mbtowc+0x16>

0800b478 <_Balloc>:
 800b478:	b570      	push	{r4, r5, r6, lr}
 800b47a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b47c:	4604      	mov	r4, r0
 800b47e:	460d      	mov	r5, r1
 800b480:	b976      	cbnz	r6, 800b4a0 <_Balloc+0x28>
 800b482:	2010      	movs	r0, #16
 800b484:	f7ff ffde 	bl	800b444 <malloc>
 800b488:	4602      	mov	r2, r0
 800b48a:	6260      	str	r0, [r4, #36]	; 0x24
 800b48c:	b920      	cbnz	r0, 800b498 <_Balloc+0x20>
 800b48e:	4b18      	ldr	r3, [pc, #96]	; (800b4f0 <_Balloc+0x78>)
 800b490:	4818      	ldr	r0, [pc, #96]	; (800b4f4 <_Balloc+0x7c>)
 800b492:	2166      	movs	r1, #102	; 0x66
 800b494:	f001 f958 	bl	800c748 <__assert_func>
 800b498:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b49c:	6006      	str	r6, [r0, #0]
 800b49e:	60c6      	str	r6, [r0, #12]
 800b4a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b4a2:	68f3      	ldr	r3, [r6, #12]
 800b4a4:	b183      	cbz	r3, 800b4c8 <_Balloc+0x50>
 800b4a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b4a8:	68db      	ldr	r3, [r3, #12]
 800b4aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b4ae:	b9b8      	cbnz	r0, 800b4e0 <_Balloc+0x68>
 800b4b0:	2101      	movs	r1, #1
 800b4b2:	fa01 f605 	lsl.w	r6, r1, r5
 800b4b6:	1d72      	adds	r2, r6, #5
 800b4b8:	0092      	lsls	r2, r2, #2
 800b4ba:	4620      	mov	r0, r4
 800b4bc:	f000 fc97 	bl	800bdee <_calloc_r>
 800b4c0:	b160      	cbz	r0, 800b4dc <_Balloc+0x64>
 800b4c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b4c6:	e00e      	b.n	800b4e6 <_Balloc+0x6e>
 800b4c8:	2221      	movs	r2, #33	; 0x21
 800b4ca:	2104      	movs	r1, #4
 800b4cc:	4620      	mov	r0, r4
 800b4ce:	f000 fc8e 	bl	800bdee <_calloc_r>
 800b4d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b4d4:	60f0      	str	r0, [r6, #12]
 800b4d6:	68db      	ldr	r3, [r3, #12]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d1e4      	bne.n	800b4a6 <_Balloc+0x2e>
 800b4dc:	2000      	movs	r0, #0
 800b4de:	bd70      	pop	{r4, r5, r6, pc}
 800b4e0:	6802      	ldr	r2, [r0, #0]
 800b4e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b4ec:	e7f7      	b.n	800b4de <_Balloc+0x66>
 800b4ee:	bf00      	nop
 800b4f0:	0800cd3e 	.word	0x0800cd3e
 800b4f4:	0800cea8 	.word	0x0800cea8

0800b4f8 <_Bfree>:
 800b4f8:	b570      	push	{r4, r5, r6, lr}
 800b4fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b4fc:	4605      	mov	r5, r0
 800b4fe:	460c      	mov	r4, r1
 800b500:	b976      	cbnz	r6, 800b520 <_Bfree+0x28>
 800b502:	2010      	movs	r0, #16
 800b504:	f7ff ff9e 	bl	800b444 <malloc>
 800b508:	4602      	mov	r2, r0
 800b50a:	6268      	str	r0, [r5, #36]	; 0x24
 800b50c:	b920      	cbnz	r0, 800b518 <_Bfree+0x20>
 800b50e:	4b09      	ldr	r3, [pc, #36]	; (800b534 <_Bfree+0x3c>)
 800b510:	4809      	ldr	r0, [pc, #36]	; (800b538 <_Bfree+0x40>)
 800b512:	218a      	movs	r1, #138	; 0x8a
 800b514:	f001 f918 	bl	800c748 <__assert_func>
 800b518:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b51c:	6006      	str	r6, [r0, #0]
 800b51e:	60c6      	str	r6, [r0, #12]
 800b520:	b13c      	cbz	r4, 800b532 <_Bfree+0x3a>
 800b522:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b524:	6862      	ldr	r2, [r4, #4]
 800b526:	68db      	ldr	r3, [r3, #12]
 800b528:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b52c:	6021      	str	r1, [r4, #0]
 800b52e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b532:	bd70      	pop	{r4, r5, r6, pc}
 800b534:	0800cd3e 	.word	0x0800cd3e
 800b538:	0800cea8 	.word	0x0800cea8

0800b53c <__multadd>:
 800b53c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b540:	690e      	ldr	r6, [r1, #16]
 800b542:	4607      	mov	r7, r0
 800b544:	4698      	mov	r8, r3
 800b546:	460c      	mov	r4, r1
 800b548:	f101 0014 	add.w	r0, r1, #20
 800b54c:	2300      	movs	r3, #0
 800b54e:	6805      	ldr	r5, [r0, #0]
 800b550:	b2a9      	uxth	r1, r5
 800b552:	fb02 8101 	mla	r1, r2, r1, r8
 800b556:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b55a:	0c2d      	lsrs	r5, r5, #16
 800b55c:	fb02 c505 	mla	r5, r2, r5, ip
 800b560:	b289      	uxth	r1, r1
 800b562:	3301      	adds	r3, #1
 800b564:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b568:	429e      	cmp	r6, r3
 800b56a:	f840 1b04 	str.w	r1, [r0], #4
 800b56e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b572:	dcec      	bgt.n	800b54e <__multadd+0x12>
 800b574:	f1b8 0f00 	cmp.w	r8, #0
 800b578:	d022      	beq.n	800b5c0 <__multadd+0x84>
 800b57a:	68a3      	ldr	r3, [r4, #8]
 800b57c:	42b3      	cmp	r3, r6
 800b57e:	dc19      	bgt.n	800b5b4 <__multadd+0x78>
 800b580:	6861      	ldr	r1, [r4, #4]
 800b582:	4638      	mov	r0, r7
 800b584:	3101      	adds	r1, #1
 800b586:	f7ff ff77 	bl	800b478 <_Balloc>
 800b58a:	4605      	mov	r5, r0
 800b58c:	b928      	cbnz	r0, 800b59a <__multadd+0x5e>
 800b58e:	4602      	mov	r2, r0
 800b590:	4b0d      	ldr	r3, [pc, #52]	; (800b5c8 <__multadd+0x8c>)
 800b592:	480e      	ldr	r0, [pc, #56]	; (800b5cc <__multadd+0x90>)
 800b594:	21b5      	movs	r1, #181	; 0xb5
 800b596:	f001 f8d7 	bl	800c748 <__assert_func>
 800b59a:	6922      	ldr	r2, [r4, #16]
 800b59c:	3202      	adds	r2, #2
 800b59e:	f104 010c 	add.w	r1, r4, #12
 800b5a2:	0092      	lsls	r2, r2, #2
 800b5a4:	300c      	adds	r0, #12
 800b5a6:	f7fc fcb3 	bl	8007f10 <memcpy>
 800b5aa:	4621      	mov	r1, r4
 800b5ac:	4638      	mov	r0, r7
 800b5ae:	f7ff ffa3 	bl	800b4f8 <_Bfree>
 800b5b2:	462c      	mov	r4, r5
 800b5b4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b5b8:	3601      	adds	r6, #1
 800b5ba:	f8c3 8014 	str.w	r8, [r3, #20]
 800b5be:	6126      	str	r6, [r4, #16]
 800b5c0:	4620      	mov	r0, r4
 800b5c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5c6:	bf00      	nop
 800b5c8:	0800cdb4 	.word	0x0800cdb4
 800b5cc:	0800cea8 	.word	0x0800cea8

0800b5d0 <__s2b>:
 800b5d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5d4:	460c      	mov	r4, r1
 800b5d6:	4615      	mov	r5, r2
 800b5d8:	461f      	mov	r7, r3
 800b5da:	2209      	movs	r2, #9
 800b5dc:	3308      	adds	r3, #8
 800b5de:	4606      	mov	r6, r0
 800b5e0:	fb93 f3f2 	sdiv	r3, r3, r2
 800b5e4:	2100      	movs	r1, #0
 800b5e6:	2201      	movs	r2, #1
 800b5e8:	429a      	cmp	r2, r3
 800b5ea:	db09      	blt.n	800b600 <__s2b+0x30>
 800b5ec:	4630      	mov	r0, r6
 800b5ee:	f7ff ff43 	bl	800b478 <_Balloc>
 800b5f2:	b940      	cbnz	r0, 800b606 <__s2b+0x36>
 800b5f4:	4602      	mov	r2, r0
 800b5f6:	4b19      	ldr	r3, [pc, #100]	; (800b65c <__s2b+0x8c>)
 800b5f8:	4819      	ldr	r0, [pc, #100]	; (800b660 <__s2b+0x90>)
 800b5fa:	21ce      	movs	r1, #206	; 0xce
 800b5fc:	f001 f8a4 	bl	800c748 <__assert_func>
 800b600:	0052      	lsls	r2, r2, #1
 800b602:	3101      	adds	r1, #1
 800b604:	e7f0      	b.n	800b5e8 <__s2b+0x18>
 800b606:	9b08      	ldr	r3, [sp, #32]
 800b608:	6143      	str	r3, [r0, #20]
 800b60a:	2d09      	cmp	r5, #9
 800b60c:	f04f 0301 	mov.w	r3, #1
 800b610:	6103      	str	r3, [r0, #16]
 800b612:	dd16      	ble.n	800b642 <__s2b+0x72>
 800b614:	f104 0909 	add.w	r9, r4, #9
 800b618:	46c8      	mov	r8, r9
 800b61a:	442c      	add	r4, r5
 800b61c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b620:	4601      	mov	r1, r0
 800b622:	3b30      	subs	r3, #48	; 0x30
 800b624:	220a      	movs	r2, #10
 800b626:	4630      	mov	r0, r6
 800b628:	f7ff ff88 	bl	800b53c <__multadd>
 800b62c:	45a0      	cmp	r8, r4
 800b62e:	d1f5      	bne.n	800b61c <__s2b+0x4c>
 800b630:	f1a5 0408 	sub.w	r4, r5, #8
 800b634:	444c      	add	r4, r9
 800b636:	1b2d      	subs	r5, r5, r4
 800b638:	1963      	adds	r3, r4, r5
 800b63a:	42bb      	cmp	r3, r7
 800b63c:	db04      	blt.n	800b648 <__s2b+0x78>
 800b63e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b642:	340a      	adds	r4, #10
 800b644:	2509      	movs	r5, #9
 800b646:	e7f6      	b.n	800b636 <__s2b+0x66>
 800b648:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b64c:	4601      	mov	r1, r0
 800b64e:	3b30      	subs	r3, #48	; 0x30
 800b650:	220a      	movs	r2, #10
 800b652:	4630      	mov	r0, r6
 800b654:	f7ff ff72 	bl	800b53c <__multadd>
 800b658:	e7ee      	b.n	800b638 <__s2b+0x68>
 800b65a:	bf00      	nop
 800b65c:	0800cdb4 	.word	0x0800cdb4
 800b660:	0800cea8 	.word	0x0800cea8

0800b664 <__hi0bits>:
 800b664:	0c03      	lsrs	r3, r0, #16
 800b666:	041b      	lsls	r3, r3, #16
 800b668:	b9d3      	cbnz	r3, 800b6a0 <__hi0bits+0x3c>
 800b66a:	0400      	lsls	r0, r0, #16
 800b66c:	2310      	movs	r3, #16
 800b66e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b672:	bf04      	itt	eq
 800b674:	0200      	lsleq	r0, r0, #8
 800b676:	3308      	addeq	r3, #8
 800b678:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b67c:	bf04      	itt	eq
 800b67e:	0100      	lsleq	r0, r0, #4
 800b680:	3304      	addeq	r3, #4
 800b682:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b686:	bf04      	itt	eq
 800b688:	0080      	lsleq	r0, r0, #2
 800b68a:	3302      	addeq	r3, #2
 800b68c:	2800      	cmp	r0, #0
 800b68e:	db05      	blt.n	800b69c <__hi0bits+0x38>
 800b690:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b694:	f103 0301 	add.w	r3, r3, #1
 800b698:	bf08      	it	eq
 800b69a:	2320      	moveq	r3, #32
 800b69c:	4618      	mov	r0, r3
 800b69e:	4770      	bx	lr
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	e7e4      	b.n	800b66e <__hi0bits+0xa>

0800b6a4 <__lo0bits>:
 800b6a4:	6803      	ldr	r3, [r0, #0]
 800b6a6:	f013 0207 	ands.w	r2, r3, #7
 800b6aa:	4601      	mov	r1, r0
 800b6ac:	d00b      	beq.n	800b6c6 <__lo0bits+0x22>
 800b6ae:	07da      	lsls	r2, r3, #31
 800b6b0:	d424      	bmi.n	800b6fc <__lo0bits+0x58>
 800b6b2:	0798      	lsls	r0, r3, #30
 800b6b4:	bf49      	itett	mi
 800b6b6:	085b      	lsrmi	r3, r3, #1
 800b6b8:	089b      	lsrpl	r3, r3, #2
 800b6ba:	2001      	movmi	r0, #1
 800b6bc:	600b      	strmi	r3, [r1, #0]
 800b6be:	bf5c      	itt	pl
 800b6c0:	600b      	strpl	r3, [r1, #0]
 800b6c2:	2002      	movpl	r0, #2
 800b6c4:	4770      	bx	lr
 800b6c6:	b298      	uxth	r0, r3
 800b6c8:	b9b0      	cbnz	r0, 800b6f8 <__lo0bits+0x54>
 800b6ca:	0c1b      	lsrs	r3, r3, #16
 800b6cc:	2010      	movs	r0, #16
 800b6ce:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b6d2:	bf04      	itt	eq
 800b6d4:	0a1b      	lsreq	r3, r3, #8
 800b6d6:	3008      	addeq	r0, #8
 800b6d8:	071a      	lsls	r2, r3, #28
 800b6da:	bf04      	itt	eq
 800b6dc:	091b      	lsreq	r3, r3, #4
 800b6de:	3004      	addeq	r0, #4
 800b6e0:	079a      	lsls	r2, r3, #30
 800b6e2:	bf04      	itt	eq
 800b6e4:	089b      	lsreq	r3, r3, #2
 800b6e6:	3002      	addeq	r0, #2
 800b6e8:	07da      	lsls	r2, r3, #31
 800b6ea:	d403      	bmi.n	800b6f4 <__lo0bits+0x50>
 800b6ec:	085b      	lsrs	r3, r3, #1
 800b6ee:	f100 0001 	add.w	r0, r0, #1
 800b6f2:	d005      	beq.n	800b700 <__lo0bits+0x5c>
 800b6f4:	600b      	str	r3, [r1, #0]
 800b6f6:	4770      	bx	lr
 800b6f8:	4610      	mov	r0, r2
 800b6fa:	e7e8      	b.n	800b6ce <__lo0bits+0x2a>
 800b6fc:	2000      	movs	r0, #0
 800b6fe:	4770      	bx	lr
 800b700:	2020      	movs	r0, #32
 800b702:	4770      	bx	lr

0800b704 <__i2b>:
 800b704:	b510      	push	{r4, lr}
 800b706:	460c      	mov	r4, r1
 800b708:	2101      	movs	r1, #1
 800b70a:	f7ff feb5 	bl	800b478 <_Balloc>
 800b70e:	4602      	mov	r2, r0
 800b710:	b928      	cbnz	r0, 800b71e <__i2b+0x1a>
 800b712:	4b05      	ldr	r3, [pc, #20]	; (800b728 <__i2b+0x24>)
 800b714:	4805      	ldr	r0, [pc, #20]	; (800b72c <__i2b+0x28>)
 800b716:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b71a:	f001 f815 	bl	800c748 <__assert_func>
 800b71e:	2301      	movs	r3, #1
 800b720:	6144      	str	r4, [r0, #20]
 800b722:	6103      	str	r3, [r0, #16]
 800b724:	bd10      	pop	{r4, pc}
 800b726:	bf00      	nop
 800b728:	0800cdb4 	.word	0x0800cdb4
 800b72c:	0800cea8 	.word	0x0800cea8

0800b730 <__multiply>:
 800b730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b734:	4614      	mov	r4, r2
 800b736:	690a      	ldr	r2, [r1, #16]
 800b738:	6923      	ldr	r3, [r4, #16]
 800b73a:	429a      	cmp	r2, r3
 800b73c:	bfb8      	it	lt
 800b73e:	460b      	movlt	r3, r1
 800b740:	460d      	mov	r5, r1
 800b742:	bfbc      	itt	lt
 800b744:	4625      	movlt	r5, r4
 800b746:	461c      	movlt	r4, r3
 800b748:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b74c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b750:	68ab      	ldr	r3, [r5, #8]
 800b752:	6869      	ldr	r1, [r5, #4]
 800b754:	eb0a 0709 	add.w	r7, sl, r9
 800b758:	42bb      	cmp	r3, r7
 800b75a:	b085      	sub	sp, #20
 800b75c:	bfb8      	it	lt
 800b75e:	3101      	addlt	r1, #1
 800b760:	f7ff fe8a 	bl	800b478 <_Balloc>
 800b764:	b930      	cbnz	r0, 800b774 <__multiply+0x44>
 800b766:	4602      	mov	r2, r0
 800b768:	4b42      	ldr	r3, [pc, #264]	; (800b874 <__multiply+0x144>)
 800b76a:	4843      	ldr	r0, [pc, #268]	; (800b878 <__multiply+0x148>)
 800b76c:	f240 115d 	movw	r1, #349	; 0x15d
 800b770:	f000 ffea 	bl	800c748 <__assert_func>
 800b774:	f100 0614 	add.w	r6, r0, #20
 800b778:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b77c:	4633      	mov	r3, r6
 800b77e:	2200      	movs	r2, #0
 800b780:	4543      	cmp	r3, r8
 800b782:	d31e      	bcc.n	800b7c2 <__multiply+0x92>
 800b784:	f105 0c14 	add.w	ip, r5, #20
 800b788:	f104 0314 	add.w	r3, r4, #20
 800b78c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b790:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b794:	9202      	str	r2, [sp, #8]
 800b796:	ebac 0205 	sub.w	r2, ip, r5
 800b79a:	3a15      	subs	r2, #21
 800b79c:	f022 0203 	bic.w	r2, r2, #3
 800b7a0:	3204      	adds	r2, #4
 800b7a2:	f105 0115 	add.w	r1, r5, #21
 800b7a6:	458c      	cmp	ip, r1
 800b7a8:	bf38      	it	cc
 800b7aa:	2204      	movcc	r2, #4
 800b7ac:	9201      	str	r2, [sp, #4]
 800b7ae:	9a02      	ldr	r2, [sp, #8]
 800b7b0:	9303      	str	r3, [sp, #12]
 800b7b2:	429a      	cmp	r2, r3
 800b7b4:	d808      	bhi.n	800b7c8 <__multiply+0x98>
 800b7b6:	2f00      	cmp	r7, #0
 800b7b8:	dc55      	bgt.n	800b866 <__multiply+0x136>
 800b7ba:	6107      	str	r7, [r0, #16]
 800b7bc:	b005      	add	sp, #20
 800b7be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7c2:	f843 2b04 	str.w	r2, [r3], #4
 800b7c6:	e7db      	b.n	800b780 <__multiply+0x50>
 800b7c8:	f8b3 a000 	ldrh.w	sl, [r3]
 800b7cc:	f1ba 0f00 	cmp.w	sl, #0
 800b7d0:	d020      	beq.n	800b814 <__multiply+0xe4>
 800b7d2:	f105 0e14 	add.w	lr, r5, #20
 800b7d6:	46b1      	mov	r9, r6
 800b7d8:	2200      	movs	r2, #0
 800b7da:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b7de:	f8d9 b000 	ldr.w	fp, [r9]
 800b7e2:	b2a1      	uxth	r1, r4
 800b7e4:	fa1f fb8b 	uxth.w	fp, fp
 800b7e8:	fb0a b101 	mla	r1, sl, r1, fp
 800b7ec:	4411      	add	r1, r2
 800b7ee:	f8d9 2000 	ldr.w	r2, [r9]
 800b7f2:	0c24      	lsrs	r4, r4, #16
 800b7f4:	0c12      	lsrs	r2, r2, #16
 800b7f6:	fb0a 2404 	mla	r4, sl, r4, r2
 800b7fa:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b7fe:	b289      	uxth	r1, r1
 800b800:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b804:	45f4      	cmp	ip, lr
 800b806:	f849 1b04 	str.w	r1, [r9], #4
 800b80a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b80e:	d8e4      	bhi.n	800b7da <__multiply+0xaa>
 800b810:	9901      	ldr	r1, [sp, #4]
 800b812:	5072      	str	r2, [r6, r1]
 800b814:	9a03      	ldr	r2, [sp, #12]
 800b816:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b81a:	3304      	adds	r3, #4
 800b81c:	f1b9 0f00 	cmp.w	r9, #0
 800b820:	d01f      	beq.n	800b862 <__multiply+0x132>
 800b822:	6834      	ldr	r4, [r6, #0]
 800b824:	f105 0114 	add.w	r1, r5, #20
 800b828:	46b6      	mov	lr, r6
 800b82a:	f04f 0a00 	mov.w	sl, #0
 800b82e:	880a      	ldrh	r2, [r1, #0]
 800b830:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b834:	fb09 b202 	mla	r2, r9, r2, fp
 800b838:	4492      	add	sl, r2
 800b83a:	b2a4      	uxth	r4, r4
 800b83c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b840:	f84e 4b04 	str.w	r4, [lr], #4
 800b844:	f851 4b04 	ldr.w	r4, [r1], #4
 800b848:	f8be 2000 	ldrh.w	r2, [lr]
 800b84c:	0c24      	lsrs	r4, r4, #16
 800b84e:	fb09 2404 	mla	r4, r9, r4, r2
 800b852:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b856:	458c      	cmp	ip, r1
 800b858:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b85c:	d8e7      	bhi.n	800b82e <__multiply+0xfe>
 800b85e:	9a01      	ldr	r2, [sp, #4]
 800b860:	50b4      	str	r4, [r6, r2]
 800b862:	3604      	adds	r6, #4
 800b864:	e7a3      	b.n	800b7ae <__multiply+0x7e>
 800b866:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d1a5      	bne.n	800b7ba <__multiply+0x8a>
 800b86e:	3f01      	subs	r7, #1
 800b870:	e7a1      	b.n	800b7b6 <__multiply+0x86>
 800b872:	bf00      	nop
 800b874:	0800cdb4 	.word	0x0800cdb4
 800b878:	0800cea8 	.word	0x0800cea8

0800b87c <__pow5mult>:
 800b87c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b880:	4615      	mov	r5, r2
 800b882:	f012 0203 	ands.w	r2, r2, #3
 800b886:	4606      	mov	r6, r0
 800b888:	460f      	mov	r7, r1
 800b88a:	d007      	beq.n	800b89c <__pow5mult+0x20>
 800b88c:	4c25      	ldr	r4, [pc, #148]	; (800b924 <__pow5mult+0xa8>)
 800b88e:	3a01      	subs	r2, #1
 800b890:	2300      	movs	r3, #0
 800b892:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b896:	f7ff fe51 	bl	800b53c <__multadd>
 800b89a:	4607      	mov	r7, r0
 800b89c:	10ad      	asrs	r5, r5, #2
 800b89e:	d03d      	beq.n	800b91c <__pow5mult+0xa0>
 800b8a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b8a2:	b97c      	cbnz	r4, 800b8c4 <__pow5mult+0x48>
 800b8a4:	2010      	movs	r0, #16
 800b8a6:	f7ff fdcd 	bl	800b444 <malloc>
 800b8aa:	4602      	mov	r2, r0
 800b8ac:	6270      	str	r0, [r6, #36]	; 0x24
 800b8ae:	b928      	cbnz	r0, 800b8bc <__pow5mult+0x40>
 800b8b0:	4b1d      	ldr	r3, [pc, #116]	; (800b928 <__pow5mult+0xac>)
 800b8b2:	481e      	ldr	r0, [pc, #120]	; (800b92c <__pow5mult+0xb0>)
 800b8b4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b8b8:	f000 ff46 	bl	800c748 <__assert_func>
 800b8bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b8c0:	6004      	str	r4, [r0, #0]
 800b8c2:	60c4      	str	r4, [r0, #12]
 800b8c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b8c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b8cc:	b94c      	cbnz	r4, 800b8e2 <__pow5mult+0x66>
 800b8ce:	f240 2171 	movw	r1, #625	; 0x271
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	f7ff ff16 	bl	800b704 <__i2b>
 800b8d8:	2300      	movs	r3, #0
 800b8da:	f8c8 0008 	str.w	r0, [r8, #8]
 800b8de:	4604      	mov	r4, r0
 800b8e0:	6003      	str	r3, [r0, #0]
 800b8e2:	f04f 0900 	mov.w	r9, #0
 800b8e6:	07eb      	lsls	r3, r5, #31
 800b8e8:	d50a      	bpl.n	800b900 <__pow5mult+0x84>
 800b8ea:	4639      	mov	r1, r7
 800b8ec:	4622      	mov	r2, r4
 800b8ee:	4630      	mov	r0, r6
 800b8f0:	f7ff ff1e 	bl	800b730 <__multiply>
 800b8f4:	4639      	mov	r1, r7
 800b8f6:	4680      	mov	r8, r0
 800b8f8:	4630      	mov	r0, r6
 800b8fa:	f7ff fdfd 	bl	800b4f8 <_Bfree>
 800b8fe:	4647      	mov	r7, r8
 800b900:	106d      	asrs	r5, r5, #1
 800b902:	d00b      	beq.n	800b91c <__pow5mult+0xa0>
 800b904:	6820      	ldr	r0, [r4, #0]
 800b906:	b938      	cbnz	r0, 800b918 <__pow5mult+0x9c>
 800b908:	4622      	mov	r2, r4
 800b90a:	4621      	mov	r1, r4
 800b90c:	4630      	mov	r0, r6
 800b90e:	f7ff ff0f 	bl	800b730 <__multiply>
 800b912:	6020      	str	r0, [r4, #0]
 800b914:	f8c0 9000 	str.w	r9, [r0]
 800b918:	4604      	mov	r4, r0
 800b91a:	e7e4      	b.n	800b8e6 <__pow5mult+0x6a>
 800b91c:	4638      	mov	r0, r7
 800b91e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b922:	bf00      	nop
 800b924:	0800cff8 	.word	0x0800cff8
 800b928:	0800cd3e 	.word	0x0800cd3e
 800b92c:	0800cea8 	.word	0x0800cea8

0800b930 <__lshift>:
 800b930:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b934:	460c      	mov	r4, r1
 800b936:	6849      	ldr	r1, [r1, #4]
 800b938:	6923      	ldr	r3, [r4, #16]
 800b93a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b93e:	68a3      	ldr	r3, [r4, #8]
 800b940:	4607      	mov	r7, r0
 800b942:	4691      	mov	r9, r2
 800b944:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b948:	f108 0601 	add.w	r6, r8, #1
 800b94c:	42b3      	cmp	r3, r6
 800b94e:	db0b      	blt.n	800b968 <__lshift+0x38>
 800b950:	4638      	mov	r0, r7
 800b952:	f7ff fd91 	bl	800b478 <_Balloc>
 800b956:	4605      	mov	r5, r0
 800b958:	b948      	cbnz	r0, 800b96e <__lshift+0x3e>
 800b95a:	4602      	mov	r2, r0
 800b95c:	4b28      	ldr	r3, [pc, #160]	; (800ba00 <__lshift+0xd0>)
 800b95e:	4829      	ldr	r0, [pc, #164]	; (800ba04 <__lshift+0xd4>)
 800b960:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b964:	f000 fef0 	bl	800c748 <__assert_func>
 800b968:	3101      	adds	r1, #1
 800b96a:	005b      	lsls	r3, r3, #1
 800b96c:	e7ee      	b.n	800b94c <__lshift+0x1c>
 800b96e:	2300      	movs	r3, #0
 800b970:	f100 0114 	add.w	r1, r0, #20
 800b974:	f100 0210 	add.w	r2, r0, #16
 800b978:	4618      	mov	r0, r3
 800b97a:	4553      	cmp	r3, sl
 800b97c:	db33      	blt.n	800b9e6 <__lshift+0xb6>
 800b97e:	6920      	ldr	r0, [r4, #16]
 800b980:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b984:	f104 0314 	add.w	r3, r4, #20
 800b988:	f019 091f 	ands.w	r9, r9, #31
 800b98c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b990:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b994:	d02b      	beq.n	800b9ee <__lshift+0xbe>
 800b996:	f1c9 0e20 	rsb	lr, r9, #32
 800b99a:	468a      	mov	sl, r1
 800b99c:	2200      	movs	r2, #0
 800b99e:	6818      	ldr	r0, [r3, #0]
 800b9a0:	fa00 f009 	lsl.w	r0, r0, r9
 800b9a4:	4302      	orrs	r2, r0
 800b9a6:	f84a 2b04 	str.w	r2, [sl], #4
 800b9aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9ae:	459c      	cmp	ip, r3
 800b9b0:	fa22 f20e 	lsr.w	r2, r2, lr
 800b9b4:	d8f3      	bhi.n	800b99e <__lshift+0x6e>
 800b9b6:	ebac 0304 	sub.w	r3, ip, r4
 800b9ba:	3b15      	subs	r3, #21
 800b9bc:	f023 0303 	bic.w	r3, r3, #3
 800b9c0:	3304      	adds	r3, #4
 800b9c2:	f104 0015 	add.w	r0, r4, #21
 800b9c6:	4584      	cmp	ip, r0
 800b9c8:	bf38      	it	cc
 800b9ca:	2304      	movcc	r3, #4
 800b9cc:	50ca      	str	r2, [r1, r3]
 800b9ce:	b10a      	cbz	r2, 800b9d4 <__lshift+0xa4>
 800b9d0:	f108 0602 	add.w	r6, r8, #2
 800b9d4:	3e01      	subs	r6, #1
 800b9d6:	4638      	mov	r0, r7
 800b9d8:	612e      	str	r6, [r5, #16]
 800b9da:	4621      	mov	r1, r4
 800b9dc:	f7ff fd8c 	bl	800b4f8 <_Bfree>
 800b9e0:	4628      	mov	r0, r5
 800b9e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9e6:	f842 0f04 	str.w	r0, [r2, #4]!
 800b9ea:	3301      	adds	r3, #1
 800b9ec:	e7c5      	b.n	800b97a <__lshift+0x4a>
 800b9ee:	3904      	subs	r1, #4
 800b9f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9f4:	f841 2f04 	str.w	r2, [r1, #4]!
 800b9f8:	459c      	cmp	ip, r3
 800b9fa:	d8f9      	bhi.n	800b9f0 <__lshift+0xc0>
 800b9fc:	e7ea      	b.n	800b9d4 <__lshift+0xa4>
 800b9fe:	bf00      	nop
 800ba00:	0800cdb4 	.word	0x0800cdb4
 800ba04:	0800cea8 	.word	0x0800cea8

0800ba08 <__mcmp>:
 800ba08:	b530      	push	{r4, r5, lr}
 800ba0a:	6902      	ldr	r2, [r0, #16]
 800ba0c:	690c      	ldr	r4, [r1, #16]
 800ba0e:	1b12      	subs	r2, r2, r4
 800ba10:	d10e      	bne.n	800ba30 <__mcmp+0x28>
 800ba12:	f100 0314 	add.w	r3, r0, #20
 800ba16:	3114      	adds	r1, #20
 800ba18:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ba1c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ba20:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ba24:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ba28:	42a5      	cmp	r5, r4
 800ba2a:	d003      	beq.n	800ba34 <__mcmp+0x2c>
 800ba2c:	d305      	bcc.n	800ba3a <__mcmp+0x32>
 800ba2e:	2201      	movs	r2, #1
 800ba30:	4610      	mov	r0, r2
 800ba32:	bd30      	pop	{r4, r5, pc}
 800ba34:	4283      	cmp	r3, r0
 800ba36:	d3f3      	bcc.n	800ba20 <__mcmp+0x18>
 800ba38:	e7fa      	b.n	800ba30 <__mcmp+0x28>
 800ba3a:	f04f 32ff 	mov.w	r2, #4294967295
 800ba3e:	e7f7      	b.n	800ba30 <__mcmp+0x28>

0800ba40 <__mdiff>:
 800ba40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba44:	460c      	mov	r4, r1
 800ba46:	4606      	mov	r6, r0
 800ba48:	4611      	mov	r1, r2
 800ba4a:	4620      	mov	r0, r4
 800ba4c:	4617      	mov	r7, r2
 800ba4e:	f7ff ffdb 	bl	800ba08 <__mcmp>
 800ba52:	1e05      	subs	r5, r0, #0
 800ba54:	d110      	bne.n	800ba78 <__mdiff+0x38>
 800ba56:	4629      	mov	r1, r5
 800ba58:	4630      	mov	r0, r6
 800ba5a:	f7ff fd0d 	bl	800b478 <_Balloc>
 800ba5e:	b930      	cbnz	r0, 800ba6e <__mdiff+0x2e>
 800ba60:	4b39      	ldr	r3, [pc, #228]	; (800bb48 <__mdiff+0x108>)
 800ba62:	4602      	mov	r2, r0
 800ba64:	f240 2132 	movw	r1, #562	; 0x232
 800ba68:	4838      	ldr	r0, [pc, #224]	; (800bb4c <__mdiff+0x10c>)
 800ba6a:	f000 fe6d 	bl	800c748 <__assert_func>
 800ba6e:	2301      	movs	r3, #1
 800ba70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ba74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba78:	bfa4      	itt	ge
 800ba7a:	463b      	movge	r3, r7
 800ba7c:	4627      	movge	r7, r4
 800ba7e:	4630      	mov	r0, r6
 800ba80:	6879      	ldr	r1, [r7, #4]
 800ba82:	bfa6      	itte	ge
 800ba84:	461c      	movge	r4, r3
 800ba86:	2500      	movge	r5, #0
 800ba88:	2501      	movlt	r5, #1
 800ba8a:	f7ff fcf5 	bl	800b478 <_Balloc>
 800ba8e:	b920      	cbnz	r0, 800ba9a <__mdiff+0x5a>
 800ba90:	4b2d      	ldr	r3, [pc, #180]	; (800bb48 <__mdiff+0x108>)
 800ba92:	4602      	mov	r2, r0
 800ba94:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ba98:	e7e6      	b.n	800ba68 <__mdiff+0x28>
 800ba9a:	693e      	ldr	r6, [r7, #16]
 800ba9c:	60c5      	str	r5, [r0, #12]
 800ba9e:	6925      	ldr	r5, [r4, #16]
 800baa0:	f107 0114 	add.w	r1, r7, #20
 800baa4:	f104 0914 	add.w	r9, r4, #20
 800baa8:	f100 0e14 	add.w	lr, r0, #20
 800baac:	f107 0210 	add.w	r2, r7, #16
 800bab0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800bab4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800bab8:	46f2      	mov	sl, lr
 800baba:	2700      	movs	r7, #0
 800babc:	f859 3b04 	ldr.w	r3, [r9], #4
 800bac0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bac4:	fa1f f883 	uxth.w	r8, r3
 800bac8:	fa17 f78b 	uxtah	r7, r7, fp
 800bacc:	0c1b      	lsrs	r3, r3, #16
 800bace:	eba7 0808 	sub.w	r8, r7, r8
 800bad2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bad6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bada:	fa1f f888 	uxth.w	r8, r8
 800bade:	141f      	asrs	r7, r3, #16
 800bae0:	454d      	cmp	r5, r9
 800bae2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bae6:	f84a 3b04 	str.w	r3, [sl], #4
 800baea:	d8e7      	bhi.n	800babc <__mdiff+0x7c>
 800baec:	1b2b      	subs	r3, r5, r4
 800baee:	3b15      	subs	r3, #21
 800baf0:	f023 0303 	bic.w	r3, r3, #3
 800baf4:	3304      	adds	r3, #4
 800baf6:	3415      	adds	r4, #21
 800baf8:	42a5      	cmp	r5, r4
 800bafa:	bf38      	it	cc
 800bafc:	2304      	movcc	r3, #4
 800bafe:	4419      	add	r1, r3
 800bb00:	4473      	add	r3, lr
 800bb02:	469e      	mov	lr, r3
 800bb04:	460d      	mov	r5, r1
 800bb06:	4565      	cmp	r5, ip
 800bb08:	d30e      	bcc.n	800bb28 <__mdiff+0xe8>
 800bb0a:	f10c 0203 	add.w	r2, ip, #3
 800bb0e:	1a52      	subs	r2, r2, r1
 800bb10:	f022 0203 	bic.w	r2, r2, #3
 800bb14:	3903      	subs	r1, #3
 800bb16:	458c      	cmp	ip, r1
 800bb18:	bf38      	it	cc
 800bb1a:	2200      	movcc	r2, #0
 800bb1c:	441a      	add	r2, r3
 800bb1e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800bb22:	b17b      	cbz	r3, 800bb44 <__mdiff+0x104>
 800bb24:	6106      	str	r6, [r0, #16]
 800bb26:	e7a5      	b.n	800ba74 <__mdiff+0x34>
 800bb28:	f855 8b04 	ldr.w	r8, [r5], #4
 800bb2c:	fa17 f488 	uxtah	r4, r7, r8
 800bb30:	1422      	asrs	r2, r4, #16
 800bb32:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800bb36:	b2a4      	uxth	r4, r4
 800bb38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800bb3c:	f84e 4b04 	str.w	r4, [lr], #4
 800bb40:	1417      	asrs	r7, r2, #16
 800bb42:	e7e0      	b.n	800bb06 <__mdiff+0xc6>
 800bb44:	3e01      	subs	r6, #1
 800bb46:	e7ea      	b.n	800bb1e <__mdiff+0xde>
 800bb48:	0800cdb4 	.word	0x0800cdb4
 800bb4c:	0800cea8 	.word	0x0800cea8

0800bb50 <__ulp>:
 800bb50:	b082      	sub	sp, #8
 800bb52:	ed8d 0b00 	vstr	d0, [sp]
 800bb56:	9b01      	ldr	r3, [sp, #4]
 800bb58:	4912      	ldr	r1, [pc, #72]	; (800bba4 <__ulp+0x54>)
 800bb5a:	4019      	ands	r1, r3
 800bb5c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800bb60:	2900      	cmp	r1, #0
 800bb62:	dd05      	ble.n	800bb70 <__ulp+0x20>
 800bb64:	2200      	movs	r2, #0
 800bb66:	460b      	mov	r3, r1
 800bb68:	ec43 2b10 	vmov	d0, r2, r3
 800bb6c:	b002      	add	sp, #8
 800bb6e:	4770      	bx	lr
 800bb70:	4249      	negs	r1, r1
 800bb72:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800bb76:	ea4f 5021 	mov.w	r0, r1, asr #20
 800bb7a:	f04f 0200 	mov.w	r2, #0
 800bb7e:	f04f 0300 	mov.w	r3, #0
 800bb82:	da04      	bge.n	800bb8e <__ulp+0x3e>
 800bb84:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800bb88:	fa41 f300 	asr.w	r3, r1, r0
 800bb8c:	e7ec      	b.n	800bb68 <__ulp+0x18>
 800bb8e:	f1a0 0114 	sub.w	r1, r0, #20
 800bb92:	291e      	cmp	r1, #30
 800bb94:	bfda      	itte	le
 800bb96:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800bb9a:	fa20 f101 	lsrle.w	r1, r0, r1
 800bb9e:	2101      	movgt	r1, #1
 800bba0:	460a      	mov	r2, r1
 800bba2:	e7e1      	b.n	800bb68 <__ulp+0x18>
 800bba4:	7ff00000 	.word	0x7ff00000

0800bba8 <__b2d>:
 800bba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbaa:	6905      	ldr	r5, [r0, #16]
 800bbac:	f100 0714 	add.w	r7, r0, #20
 800bbb0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800bbb4:	1f2e      	subs	r6, r5, #4
 800bbb6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bbba:	4620      	mov	r0, r4
 800bbbc:	f7ff fd52 	bl	800b664 <__hi0bits>
 800bbc0:	f1c0 0320 	rsb	r3, r0, #32
 800bbc4:	280a      	cmp	r0, #10
 800bbc6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800bc44 <__b2d+0x9c>
 800bbca:	600b      	str	r3, [r1, #0]
 800bbcc:	dc14      	bgt.n	800bbf8 <__b2d+0x50>
 800bbce:	f1c0 0e0b 	rsb	lr, r0, #11
 800bbd2:	fa24 f10e 	lsr.w	r1, r4, lr
 800bbd6:	42b7      	cmp	r7, r6
 800bbd8:	ea41 030c 	orr.w	r3, r1, ip
 800bbdc:	bf34      	ite	cc
 800bbde:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bbe2:	2100      	movcs	r1, #0
 800bbe4:	3015      	adds	r0, #21
 800bbe6:	fa04 f000 	lsl.w	r0, r4, r0
 800bbea:	fa21 f10e 	lsr.w	r1, r1, lr
 800bbee:	ea40 0201 	orr.w	r2, r0, r1
 800bbf2:	ec43 2b10 	vmov	d0, r2, r3
 800bbf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbf8:	42b7      	cmp	r7, r6
 800bbfa:	bf3a      	itte	cc
 800bbfc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bc00:	f1a5 0608 	subcc.w	r6, r5, #8
 800bc04:	2100      	movcs	r1, #0
 800bc06:	380b      	subs	r0, #11
 800bc08:	d017      	beq.n	800bc3a <__b2d+0x92>
 800bc0a:	f1c0 0c20 	rsb	ip, r0, #32
 800bc0e:	fa04 f500 	lsl.w	r5, r4, r0
 800bc12:	42be      	cmp	r6, r7
 800bc14:	fa21 f40c 	lsr.w	r4, r1, ip
 800bc18:	ea45 0504 	orr.w	r5, r5, r4
 800bc1c:	bf8c      	ite	hi
 800bc1e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800bc22:	2400      	movls	r4, #0
 800bc24:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800bc28:	fa01 f000 	lsl.w	r0, r1, r0
 800bc2c:	fa24 f40c 	lsr.w	r4, r4, ip
 800bc30:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bc34:	ea40 0204 	orr.w	r2, r0, r4
 800bc38:	e7db      	b.n	800bbf2 <__b2d+0x4a>
 800bc3a:	ea44 030c 	orr.w	r3, r4, ip
 800bc3e:	460a      	mov	r2, r1
 800bc40:	e7d7      	b.n	800bbf2 <__b2d+0x4a>
 800bc42:	bf00      	nop
 800bc44:	3ff00000 	.word	0x3ff00000

0800bc48 <__d2b>:
 800bc48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bc4c:	4689      	mov	r9, r1
 800bc4e:	2101      	movs	r1, #1
 800bc50:	ec57 6b10 	vmov	r6, r7, d0
 800bc54:	4690      	mov	r8, r2
 800bc56:	f7ff fc0f 	bl	800b478 <_Balloc>
 800bc5a:	4604      	mov	r4, r0
 800bc5c:	b930      	cbnz	r0, 800bc6c <__d2b+0x24>
 800bc5e:	4602      	mov	r2, r0
 800bc60:	4b25      	ldr	r3, [pc, #148]	; (800bcf8 <__d2b+0xb0>)
 800bc62:	4826      	ldr	r0, [pc, #152]	; (800bcfc <__d2b+0xb4>)
 800bc64:	f240 310a 	movw	r1, #778	; 0x30a
 800bc68:	f000 fd6e 	bl	800c748 <__assert_func>
 800bc6c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800bc70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bc74:	bb35      	cbnz	r5, 800bcc4 <__d2b+0x7c>
 800bc76:	2e00      	cmp	r6, #0
 800bc78:	9301      	str	r3, [sp, #4]
 800bc7a:	d028      	beq.n	800bcce <__d2b+0x86>
 800bc7c:	4668      	mov	r0, sp
 800bc7e:	9600      	str	r6, [sp, #0]
 800bc80:	f7ff fd10 	bl	800b6a4 <__lo0bits>
 800bc84:	9900      	ldr	r1, [sp, #0]
 800bc86:	b300      	cbz	r0, 800bcca <__d2b+0x82>
 800bc88:	9a01      	ldr	r2, [sp, #4]
 800bc8a:	f1c0 0320 	rsb	r3, r0, #32
 800bc8e:	fa02 f303 	lsl.w	r3, r2, r3
 800bc92:	430b      	orrs	r3, r1
 800bc94:	40c2      	lsrs	r2, r0
 800bc96:	6163      	str	r3, [r4, #20]
 800bc98:	9201      	str	r2, [sp, #4]
 800bc9a:	9b01      	ldr	r3, [sp, #4]
 800bc9c:	61a3      	str	r3, [r4, #24]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	bf14      	ite	ne
 800bca2:	2202      	movne	r2, #2
 800bca4:	2201      	moveq	r2, #1
 800bca6:	6122      	str	r2, [r4, #16]
 800bca8:	b1d5      	cbz	r5, 800bce0 <__d2b+0x98>
 800bcaa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bcae:	4405      	add	r5, r0
 800bcb0:	f8c9 5000 	str.w	r5, [r9]
 800bcb4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bcb8:	f8c8 0000 	str.w	r0, [r8]
 800bcbc:	4620      	mov	r0, r4
 800bcbe:	b003      	add	sp, #12
 800bcc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bcc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bcc8:	e7d5      	b.n	800bc76 <__d2b+0x2e>
 800bcca:	6161      	str	r1, [r4, #20]
 800bccc:	e7e5      	b.n	800bc9a <__d2b+0x52>
 800bcce:	a801      	add	r0, sp, #4
 800bcd0:	f7ff fce8 	bl	800b6a4 <__lo0bits>
 800bcd4:	9b01      	ldr	r3, [sp, #4]
 800bcd6:	6163      	str	r3, [r4, #20]
 800bcd8:	2201      	movs	r2, #1
 800bcda:	6122      	str	r2, [r4, #16]
 800bcdc:	3020      	adds	r0, #32
 800bcde:	e7e3      	b.n	800bca8 <__d2b+0x60>
 800bce0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bce4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bce8:	f8c9 0000 	str.w	r0, [r9]
 800bcec:	6918      	ldr	r0, [r3, #16]
 800bcee:	f7ff fcb9 	bl	800b664 <__hi0bits>
 800bcf2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bcf6:	e7df      	b.n	800bcb8 <__d2b+0x70>
 800bcf8:	0800cdb4 	.word	0x0800cdb4
 800bcfc:	0800cea8 	.word	0x0800cea8

0800bd00 <__ratio>:
 800bd00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd04:	4688      	mov	r8, r1
 800bd06:	4669      	mov	r1, sp
 800bd08:	4681      	mov	r9, r0
 800bd0a:	f7ff ff4d 	bl	800bba8 <__b2d>
 800bd0e:	a901      	add	r1, sp, #4
 800bd10:	4640      	mov	r0, r8
 800bd12:	ec55 4b10 	vmov	r4, r5, d0
 800bd16:	f7ff ff47 	bl	800bba8 <__b2d>
 800bd1a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bd1e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bd22:	eba3 0c02 	sub.w	ip, r3, r2
 800bd26:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bd2a:	1a9b      	subs	r3, r3, r2
 800bd2c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800bd30:	ec51 0b10 	vmov	r0, r1, d0
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	bfd6      	itet	le
 800bd38:	460a      	movle	r2, r1
 800bd3a:	462a      	movgt	r2, r5
 800bd3c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bd40:	468b      	mov	fp, r1
 800bd42:	462f      	mov	r7, r5
 800bd44:	bfd4      	ite	le
 800bd46:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800bd4a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bd4e:	4620      	mov	r0, r4
 800bd50:	ee10 2a10 	vmov	r2, s0
 800bd54:	465b      	mov	r3, fp
 800bd56:	4639      	mov	r1, r7
 800bd58:	f7f4 fd78 	bl	800084c <__aeabi_ddiv>
 800bd5c:	ec41 0b10 	vmov	d0, r0, r1
 800bd60:	b003      	add	sp, #12
 800bd62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bd66 <__copybits>:
 800bd66:	3901      	subs	r1, #1
 800bd68:	b570      	push	{r4, r5, r6, lr}
 800bd6a:	1149      	asrs	r1, r1, #5
 800bd6c:	6914      	ldr	r4, [r2, #16]
 800bd6e:	3101      	adds	r1, #1
 800bd70:	f102 0314 	add.w	r3, r2, #20
 800bd74:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bd78:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bd7c:	1f05      	subs	r5, r0, #4
 800bd7e:	42a3      	cmp	r3, r4
 800bd80:	d30c      	bcc.n	800bd9c <__copybits+0x36>
 800bd82:	1aa3      	subs	r3, r4, r2
 800bd84:	3b11      	subs	r3, #17
 800bd86:	f023 0303 	bic.w	r3, r3, #3
 800bd8a:	3211      	adds	r2, #17
 800bd8c:	42a2      	cmp	r2, r4
 800bd8e:	bf88      	it	hi
 800bd90:	2300      	movhi	r3, #0
 800bd92:	4418      	add	r0, r3
 800bd94:	2300      	movs	r3, #0
 800bd96:	4288      	cmp	r0, r1
 800bd98:	d305      	bcc.n	800bda6 <__copybits+0x40>
 800bd9a:	bd70      	pop	{r4, r5, r6, pc}
 800bd9c:	f853 6b04 	ldr.w	r6, [r3], #4
 800bda0:	f845 6f04 	str.w	r6, [r5, #4]!
 800bda4:	e7eb      	b.n	800bd7e <__copybits+0x18>
 800bda6:	f840 3b04 	str.w	r3, [r0], #4
 800bdaa:	e7f4      	b.n	800bd96 <__copybits+0x30>

0800bdac <__any_on>:
 800bdac:	f100 0214 	add.w	r2, r0, #20
 800bdb0:	6900      	ldr	r0, [r0, #16]
 800bdb2:	114b      	asrs	r3, r1, #5
 800bdb4:	4298      	cmp	r0, r3
 800bdb6:	b510      	push	{r4, lr}
 800bdb8:	db11      	blt.n	800bdde <__any_on+0x32>
 800bdba:	dd0a      	ble.n	800bdd2 <__any_on+0x26>
 800bdbc:	f011 011f 	ands.w	r1, r1, #31
 800bdc0:	d007      	beq.n	800bdd2 <__any_on+0x26>
 800bdc2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bdc6:	fa24 f001 	lsr.w	r0, r4, r1
 800bdca:	fa00 f101 	lsl.w	r1, r0, r1
 800bdce:	428c      	cmp	r4, r1
 800bdd0:	d10b      	bne.n	800bdea <__any_on+0x3e>
 800bdd2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bdd6:	4293      	cmp	r3, r2
 800bdd8:	d803      	bhi.n	800bde2 <__any_on+0x36>
 800bdda:	2000      	movs	r0, #0
 800bddc:	bd10      	pop	{r4, pc}
 800bdde:	4603      	mov	r3, r0
 800bde0:	e7f7      	b.n	800bdd2 <__any_on+0x26>
 800bde2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bde6:	2900      	cmp	r1, #0
 800bde8:	d0f5      	beq.n	800bdd6 <__any_on+0x2a>
 800bdea:	2001      	movs	r0, #1
 800bdec:	e7f6      	b.n	800bddc <__any_on+0x30>

0800bdee <_calloc_r>:
 800bdee:	b513      	push	{r0, r1, r4, lr}
 800bdf0:	434a      	muls	r2, r1
 800bdf2:	4611      	mov	r1, r2
 800bdf4:	9201      	str	r2, [sp, #4]
 800bdf6:	f000 f859 	bl	800beac <_malloc_r>
 800bdfa:	4604      	mov	r4, r0
 800bdfc:	b118      	cbz	r0, 800be06 <_calloc_r+0x18>
 800bdfe:	9a01      	ldr	r2, [sp, #4]
 800be00:	2100      	movs	r1, #0
 800be02:	f7fc f893 	bl	8007f2c <memset>
 800be06:	4620      	mov	r0, r4
 800be08:	b002      	add	sp, #8
 800be0a:	bd10      	pop	{r4, pc}

0800be0c <_free_r>:
 800be0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800be0e:	2900      	cmp	r1, #0
 800be10:	d048      	beq.n	800bea4 <_free_r+0x98>
 800be12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be16:	9001      	str	r0, [sp, #4]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	f1a1 0404 	sub.w	r4, r1, #4
 800be1e:	bfb8      	it	lt
 800be20:	18e4      	addlt	r4, r4, r3
 800be22:	f000 fd1f 	bl	800c864 <__malloc_lock>
 800be26:	4a20      	ldr	r2, [pc, #128]	; (800bea8 <_free_r+0x9c>)
 800be28:	9801      	ldr	r0, [sp, #4]
 800be2a:	6813      	ldr	r3, [r2, #0]
 800be2c:	4615      	mov	r5, r2
 800be2e:	b933      	cbnz	r3, 800be3e <_free_r+0x32>
 800be30:	6063      	str	r3, [r4, #4]
 800be32:	6014      	str	r4, [r2, #0]
 800be34:	b003      	add	sp, #12
 800be36:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800be3a:	f000 bd19 	b.w	800c870 <__malloc_unlock>
 800be3e:	42a3      	cmp	r3, r4
 800be40:	d90b      	bls.n	800be5a <_free_r+0x4e>
 800be42:	6821      	ldr	r1, [r4, #0]
 800be44:	1862      	adds	r2, r4, r1
 800be46:	4293      	cmp	r3, r2
 800be48:	bf04      	itt	eq
 800be4a:	681a      	ldreq	r2, [r3, #0]
 800be4c:	685b      	ldreq	r3, [r3, #4]
 800be4e:	6063      	str	r3, [r4, #4]
 800be50:	bf04      	itt	eq
 800be52:	1852      	addeq	r2, r2, r1
 800be54:	6022      	streq	r2, [r4, #0]
 800be56:	602c      	str	r4, [r5, #0]
 800be58:	e7ec      	b.n	800be34 <_free_r+0x28>
 800be5a:	461a      	mov	r2, r3
 800be5c:	685b      	ldr	r3, [r3, #4]
 800be5e:	b10b      	cbz	r3, 800be64 <_free_r+0x58>
 800be60:	42a3      	cmp	r3, r4
 800be62:	d9fa      	bls.n	800be5a <_free_r+0x4e>
 800be64:	6811      	ldr	r1, [r2, #0]
 800be66:	1855      	adds	r5, r2, r1
 800be68:	42a5      	cmp	r5, r4
 800be6a:	d10b      	bne.n	800be84 <_free_r+0x78>
 800be6c:	6824      	ldr	r4, [r4, #0]
 800be6e:	4421      	add	r1, r4
 800be70:	1854      	adds	r4, r2, r1
 800be72:	42a3      	cmp	r3, r4
 800be74:	6011      	str	r1, [r2, #0]
 800be76:	d1dd      	bne.n	800be34 <_free_r+0x28>
 800be78:	681c      	ldr	r4, [r3, #0]
 800be7a:	685b      	ldr	r3, [r3, #4]
 800be7c:	6053      	str	r3, [r2, #4]
 800be7e:	4421      	add	r1, r4
 800be80:	6011      	str	r1, [r2, #0]
 800be82:	e7d7      	b.n	800be34 <_free_r+0x28>
 800be84:	d902      	bls.n	800be8c <_free_r+0x80>
 800be86:	230c      	movs	r3, #12
 800be88:	6003      	str	r3, [r0, #0]
 800be8a:	e7d3      	b.n	800be34 <_free_r+0x28>
 800be8c:	6825      	ldr	r5, [r4, #0]
 800be8e:	1961      	adds	r1, r4, r5
 800be90:	428b      	cmp	r3, r1
 800be92:	bf04      	itt	eq
 800be94:	6819      	ldreq	r1, [r3, #0]
 800be96:	685b      	ldreq	r3, [r3, #4]
 800be98:	6063      	str	r3, [r4, #4]
 800be9a:	bf04      	itt	eq
 800be9c:	1949      	addeq	r1, r1, r5
 800be9e:	6021      	streq	r1, [r4, #0]
 800bea0:	6054      	str	r4, [r2, #4]
 800bea2:	e7c7      	b.n	800be34 <_free_r+0x28>
 800bea4:	b003      	add	sp, #12
 800bea6:	bd30      	pop	{r4, r5, pc}
 800bea8:	20000a5c 	.word	0x20000a5c

0800beac <_malloc_r>:
 800beac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beae:	1ccd      	adds	r5, r1, #3
 800beb0:	f025 0503 	bic.w	r5, r5, #3
 800beb4:	3508      	adds	r5, #8
 800beb6:	2d0c      	cmp	r5, #12
 800beb8:	bf38      	it	cc
 800beba:	250c      	movcc	r5, #12
 800bebc:	2d00      	cmp	r5, #0
 800bebe:	4606      	mov	r6, r0
 800bec0:	db01      	blt.n	800bec6 <_malloc_r+0x1a>
 800bec2:	42a9      	cmp	r1, r5
 800bec4:	d903      	bls.n	800bece <_malloc_r+0x22>
 800bec6:	230c      	movs	r3, #12
 800bec8:	6033      	str	r3, [r6, #0]
 800beca:	2000      	movs	r0, #0
 800becc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bece:	f000 fcc9 	bl	800c864 <__malloc_lock>
 800bed2:	4921      	ldr	r1, [pc, #132]	; (800bf58 <_malloc_r+0xac>)
 800bed4:	680a      	ldr	r2, [r1, #0]
 800bed6:	4614      	mov	r4, r2
 800bed8:	b99c      	cbnz	r4, 800bf02 <_malloc_r+0x56>
 800beda:	4f20      	ldr	r7, [pc, #128]	; (800bf5c <_malloc_r+0xb0>)
 800bedc:	683b      	ldr	r3, [r7, #0]
 800bede:	b923      	cbnz	r3, 800beea <_malloc_r+0x3e>
 800bee0:	4621      	mov	r1, r4
 800bee2:	4630      	mov	r0, r6
 800bee4:	f000 fafc 	bl	800c4e0 <_sbrk_r>
 800bee8:	6038      	str	r0, [r7, #0]
 800beea:	4629      	mov	r1, r5
 800beec:	4630      	mov	r0, r6
 800beee:	f000 faf7 	bl	800c4e0 <_sbrk_r>
 800bef2:	1c43      	adds	r3, r0, #1
 800bef4:	d123      	bne.n	800bf3e <_malloc_r+0x92>
 800bef6:	230c      	movs	r3, #12
 800bef8:	6033      	str	r3, [r6, #0]
 800befa:	4630      	mov	r0, r6
 800befc:	f000 fcb8 	bl	800c870 <__malloc_unlock>
 800bf00:	e7e3      	b.n	800beca <_malloc_r+0x1e>
 800bf02:	6823      	ldr	r3, [r4, #0]
 800bf04:	1b5b      	subs	r3, r3, r5
 800bf06:	d417      	bmi.n	800bf38 <_malloc_r+0x8c>
 800bf08:	2b0b      	cmp	r3, #11
 800bf0a:	d903      	bls.n	800bf14 <_malloc_r+0x68>
 800bf0c:	6023      	str	r3, [r4, #0]
 800bf0e:	441c      	add	r4, r3
 800bf10:	6025      	str	r5, [r4, #0]
 800bf12:	e004      	b.n	800bf1e <_malloc_r+0x72>
 800bf14:	6863      	ldr	r3, [r4, #4]
 800bf16:	42a2      	cmp	r2, r4
 800bf18:	bf0c      	ite	eq
 800bf1a:	600b      	streq	r3, [r1, #0]
 800bf1c:	6053      	strne	r3, [r2, #4]
 800bf1e:	4630      	mov	r0, r6
 800bf20:	f000 fca6 	bl	800c870 <__malloc_unlock>
 800bf24:	f104 000b 	add.w	r0, r4, #11
 800bf28:	1d23      	adds	r3, r4, #4
 800bf2a:	f020 0007 	bic.w	r0, r0, #7
 800bf2e:	1ac2      	subs	r2, r0, r3
 800bf30:	d0cc      	beq.n	800becc <_malloc_r+0x20>
 800bf32:	1a1b      	subs	r3, r3, r0
 800bf34:	50a3      	str	r3, [r4, r2]
 800bf36:	e7c9      	b.n	800becc <_malloc_r+0x20>
 800bf38:	4622      	mov	r2, r4
 800bf3a:	6864      	ldr	r4, [r4, #4]
 800bf3c:	e7cc      	b.n	800bed8 <_malloc_r+0x2c>
 800bf3e:	1cc4      	adds	r4, r0, #3
 800bf40:	f024 0403 	bic.w	r4, r4, #3
 800bf44:	42a0      	cmp	r0, r4
 800bf46:	d0e3      	beq.n	800bf10 <_malloc_r+0x64>
 800bf48:	1a21      	subs	r1, r4, r0
 800bf4a:	4630      	mov	r0, r6
 800bf4c:	f000 fac8 	bl	800c4e0 <_sbrk_r>
 800bf50:	3001      	adds	r0, #1
 800bf52:	d1dd      	bne.n	800bf10 <_malloc_r+0x64>
 800bf54:	e7cf      	b.n	800bef6 <_malloc_r+0x4a>
 800bf56:	bf00      	nop
 800bf58:	20000a5c 	.word	0x20000a5c
 800bf5c:	20000a60 	.word	0x20000a60

0800bf60 <__ssputs_r>:
 800bf60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf64:	688e      	ldr	r6, [r1, #8]
 800bf66:	429e      	cmp	r6, r3
 800bf68:	4682      	mov	sl, r0
 800bf6a:	460c      	mov	r4, r1
 800bf6c:	4690      	mov	r8, r2
 800bf6e:	461f      	mov	r7, r3
 800bf70:	d838      	bhi.n	800bfe4 <__ssputs_r+0x84>
 800bf72:	898a      	ldrh	r2, [r1, #12]
 800bf74:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bf78:	d032      	beq.n	800bfe0 <__ssputs_r+0x80>
 800bf7a:	6825      	ldr	r5, [r4, #0]
 800bf7c:	6909      	ldr	r1, [r1, #16]
 800bf7e:	eba5 0901 	sub.w	r9, r5, r1
 800bf82:	6965      	ldr	r5, [r4, #20]
 800bf84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bf88:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bf8c:	3301      	adds	r3, #1
 800bf8e:	444b      	add	r3, r9
 800bf90:	106d      	asrs	r5, r5, #1
 800bf92:	429d      	cmp	r5, r3
 800bf94:	bf38      	it	cc
 800bf96:	461d      	movcc	r5, r3
 800bf98:	0553      	lsls	r3, r2, #21
 800bf9a:	d531      	bpl.n	800c000 <__ssputs_r+0xa0>
 800bf9c:	4629      	mov	r1, r5
 800bf9e:	f7ff ff85 	bl	800beac <_malloc_r>
 800bfa2:	4606      	mov	r6, r0
 800bfa4:	b950      	cbnz	r0, 800bfbc <__ssputs_r+0x5c>
 800bfa6:	230c      	movs	r3, #12
 800bfa8:	f8ca 3000 	str.w	r3, [sl]
 800bfac:	89a3      	ldrh	r3, [r4, #12]
 800bfae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfb2:	81a3      	strh	r3, [r4, #12]
 800bfb4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfbc:	6921      	ldr	r1, [r4, #16]
 800bfbe:	464a      	mov	r2, r9
 800bfc0:	f7fb ffa6 	bl	8007f10 <memcpy>
 800bfc4:	89a3      	ldrh	r3, [r4, #12]
 800bfc6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bfca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bfce:	81a3      	strh	r3, [r4, #12]
 800bfd0:	6126      	str	r6, [r4, #16]
 800bfd2:	6165      	str	r5, [r4, #20]
 800bfd4:	444e      	add	r6, r9
 800bfd6:	eba5 0509 	sub.w	r5, r5, r9
 800bfda:	6026      	str	r6, [r4, #0]
 800bfdc:	60a5      	str	r5, [r4, #8]
 800bfde:	463e      	mov	r6, r7
 800bfe0:	42be      	cmp	r6, r7
 800bfe2:	d900      	bls.n	800bfe6 <__ssputs_r+0x86>
 800bfe4:	463e      	mov	r6, r7
 800bfe6:	4632      	mov	r2, r6
 800bfe8:	6820      	ldr	r0, [r4, #0]
 800bfea:	4641      	mov	r1, r8
 800bfec:	f000 fc20 	bl	800c830 <memmove>
 800bff0:	68a3      	ldr	r3, [r4, #8]
 800bff2:	6822      	ldr	r2, [r4, #0]
 800bff4:	1b9b      	subs	r3, r3, r6
 800bff6:	4432      	add	r2, r6
 800bff8:	60a3      	str	r3, [r4, #8]
 800bffa:	6022      	str	r2, [r4, #0]
 800bffc:	2000      	movs	r0, #0
 800bffe:	e7db      	b.n	800bfb8 <__ssputs_r+0x58>
 800c000:	462a      	mov	r2, r5
 800c002:	f000 fc3b 	bl	800c87c <_realloc_r>
 800c006:	4606      	mov	r6, r0
 800c008:	2800      	cmp	r0, #0
 800c00a:	d1e1      	bne.n	800bfd0 <__ssputs_r+0x70>
 800c00c:	6921      	ldr	r1, [r4, #16]
 800c00e:	4650      	mov	r0, sl
 800c010:	f7ff fefc 	bl	800be0c <_free_r>
 800c014:	e7c7      	b.n	800bfa6 <__ssputs_r+0x46>
	...

0800c018 <_svfiprintf_r>:
 800c018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c01c:	4698      	mov	r8, r3
 800c01e:	898b      	ldrh	r3, [r1, #12]
 800c020:	061b      	lsls	r3, r3, #24
 800c022:	b09d      	sub	sp, #116	; 0x74
 800c024:	4607      	mov	r7, r0
 800c026:	460d      	mov	r5, r1
 800c028:	4614      	mov	r4, r2
 800c02a:	d50e      	bpl.n	800c04a <_svfiprintf_r+0x32>
 800c02c:	690b      	ldr	r3, [r1, #16]
 800c02e:	b963      	cbnz	r3, 800c04a <_svfiprintf_r+0x32>
 800c030:	2140      	movs	r1, #64	; 0x40
 800c032:	f7ff ff3b 	bl	800beac <_malloc_r>
 800c036:	6028      	str	r0, [r5, #0]
 800c038:	6128      	str	r0, [r5, #16]
 800c03a:	b920      	cbnz	r0, 800c046 <_svfiprintf_r+0x2e>
 800c03c:	230c      	movs	r3, #12
 800c03e:	603b      	str	r3, [r7, #0]
 800c040:	f04f 30ff 	mov.w	r0, #4294967295
 800c044:	e0d1      	b.n	800c1ea <_svfiprintf_r+0x1d2>
 800c046:	2340      	movs	r3, #64	; 0x40
 800c048:	616b      	str	r3, [r5, #20]
 800c04a:	2300      	movs	r3, #0
 800c04c:	9309      	str	r3, [sp, #36]	; 0x24
 800c04e:	2320      	movs	r3, #32
 800c050:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c054:	f8cd 800c 	str.w	r8, [sp, #12]
 800c058:	2330      	movs	r3, #48	; 0x30
 800c05a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c204 <_svfiprintf_r+0x1ec>
 800c05e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c062:	f04f 0901 	mov.w	r9, #1
 800c066:	4623      	mov	r3, r4
 800c068:	469a      	mov	sl, r3
 800c06a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c06e:	b10a      	cbz	r2, 800c074 <_svfiprintf_r+0x5c>
 800c070:	2a25      	cmp	r2, #37	; 0x25
 800c072:	d1f9      	bne.n	800c068 <_svfiprintf_r+0x50>
 800c074:	ebba 0b04 	subs.w	fp, sl, r4
 800c078:	d00b      	beq.n	800c092 <_svfiprintf_r+0x7a>
 800c07a:	465b      	mov	r3, fp
 800c07c:	4622      	mov	r2, r4
 800c07e:	4629      	mov	r1, r5
 800c080:	4638      	mov	r0, r7
 800c082:	f7ff ff6d 	bl	800bf60 <__ssputs_r>
 800c086:	3001      	adds	r0, #1
 800c088:	f000 80aa 	beq.w	800c1e0 <_svfiprintf_r+0x1c8>
 800c08c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c08e:	445a      	add	r2, fp
 800c090:	9209      	str	r2, [sp, #36]	; 0x24
 800c092:	f89a 3000 	ldrb.w	r3, [sl]
 800c096:	2b00      	cmp	r3, #0
 800c098:	f000 80a2 	beq.w	800c1e0 <_svfiprintf_r+0x1c8>
 800c09c:	2300      	movs	r3, #0
 800c09e:	f04f 32ff 	mov.w	r2, #4294967295
 800c0a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0a6:	f10a 0a01 	add.w	sl, sl, #1
 800c0aa:	9304      	str	r3, [sp, #16]
 800c0ac:	9307      	str	r3, [sp, #28]
 800c0ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c0b2:	931a      	str	r3, [sp, #104]	; 0x68
 800c0b4:	4654      	mov	r4, sl
 800c0b6:	2205      	movs	r2, #5
 800c0b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0bc:	4851      	ldr	r0, [pc, #324]	; (800c204 <_svfiprintf_r+0x1ec>)
 800c0be:	f7f4 f887 	bl	80001d0 <memchr>
 800c0c2:	9a04      	ldr	r2, [sp, #16]
 800c0c4:	b9d8      	cbnz	r0, 800c0fe <_svfiprintf_r+0xe6>
 800c0c6:	06d0      	lsls	r0, r2, #27
 800c0c8:	bf44      	itt	mi
 800c0ca:	2320      	movmi	r3, #32
 800c0cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c0d0:	0711      	lsls	r1, r2, #28
 800c0d2:	bf44      	itt	mi
 800c0d4:	232b      	movmi	r3, #43	; 0x2b
 800c0d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c0da:	f89a 3000 	ldrb.w	r3, [sl]
 800c0de:	2b2a      	cmp	r3, #42	; 0x2a
 800c0e0:	d015      	beq.n	800c10e <_svfiprintf_r+0xf6>
 800c0e2:	9a07      	ldr	r2, [sp, #28]
 800c0e4:	4654      	mov	r4, sl
 800c0e6:	2000      	movs	r0, #0
 800c0e8:	f04f 0c0a 	mov.w	ip, #10
 800c0ec:	4621      	mov	r1, r4
 800c0ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c0f2:	3b30      	subs	r3, #48	; 0x30
 800c0f4:	2b09      	cmp	r3, #9
 800c0f6:	d94e      	bls.n	800c196 <_svfiprintf_r+0x17e>
 800c0f8:	b1b0      	cbz	r0, 800c128 <_svfiprintf_r+0x110>
 800c0fa:	9207      	str	r2, [sp, #28]
 800c0fc:	e014      	b.n	800c128 <_svfiprintf_r+0x110>
 800c0fe:	eba0 0308 	sub.w	r3, r0, r8
 800c102:	fa09 f303 	lsl.w	r3, r9, r3
 800c106:	4313      	orrs	r3, r2
 800c108:	9304      	str	r3, [sp, #16]
 800c10a:	46a2      	mov	sl, r4
 800c10c:	e7d2      	b.n	800c0b4 <_svfiprintf_r+0x9c>
 800c10e:	9b03      	ldr	r3, [sp, #12]
 800c110:	1d19      	adds	r1, r3, #4
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	9103      	str	r1, [sp, #12]
 800c116:	2b00      	cmp	r3, #0
 800c118:	bfbb      	ittet	lt
 800c11a:	425b      	neglt	r3, r3
 800c11c:	f042 0202 	orrlt.w	r2, r2, #2
 800c120:	9307      	strge	r3, [sp, #28]
 800c122:	9307      	strlt	r3, [sp, #28]
 800c124:	bfb8      	it	lt
 800c126:	9204      	strlt	r2, [sp, #16]
 800c128:	7823      	ldrb	r3, [r4, #0]
 800c12a:	2b2e      	cmp	r3, #46	; 0x2e
 800c12c:	d10c      	bne.n	800c148 <_svfiprintf_r+0x130>
 800c12e:	7863      	ldrb	r3, [r4, #1]
 800c130:	2b2a      	cmp	r3, #42	; 0x2a
 800c132:	d135      	bne.n	800c1a0 <_svfiprintf_r+0x188>
 800c134:	9b03      	ldr	r3, [sp, #12]
 800c136:	1d1a      	adds	r2, r3, #4
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	9203      	str	r2, [sp, #12]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	bfb8      	it	lt
 800c140:	f04f 33ff 	movlt.w	r3, #4294967295
 800c144:	3402      	adds	r4, #2
 800c146:	9305      	str	r3, [sp, #20]
 800c148:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c214 <_svfiprintf_r+0x1fc>
 800c14c:	7821      	ldrb	r1, [r4, #0]
 800c14e:	2203      	movs	r2, #3
 800c150:	4650      	mov	r0, sl
 800c152:	f7f4 f83d 	bl	80001d0 <memchr>
 800c156:	b140      	cbz	r0, 800c16a <_svfiprintf_r+0x152>
 800c158:	2340      	movs	r3, #64	; 0x40
 800c15a:	eba0 000a 	sub.w	r0, r0, sl
 800c15e:	fa03 f000 	lsl.w	r0, r3, r0
 800c162:	9b04      	ldr	r3, [sp, #16]
 800c164:	4303      	orrs	r3, r0
 800c166:	3401      	adds	r4, #1
 800c168:	9304      	str	r3, [sp, #16]
 800c16a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c16e:	4826      	ldr	r0, [pc, #152]	; (800c208 <_svfiprintf_r+0x1f0>)
 800c170:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c174:	2206      	movs	r2, #6
 800c176:	f7f4 f82b 	bl	80001d0 <memchr>
 800c17a:	2800      	cmp	r0, #0
 800c17c:	d038      	beq.n	800c1f0 <_svfiprintf_r+0x1d8>
 800c17e:	4b23      	ldr	r3, [pc, #140]	; (800c20c <_svfiprintf_r+0x1f4>)
 800c180:	bb1b      	cbnz	r3, 800c1ca <_svfiprintf_r+0x1b2>
 800c182:	9b03      	ldr	r3, [sp, #12]
 800c184:	3307      	adds	r3, #7
 800c186:	f023 0307 	bic.w	r3, r3, #7
 800c18a:	3308      	adds	r3, #8
 800c18c:	9303      	str	r3, [sp, #12]
 800c18e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c190:	4433      	add	r3, r6
 800c192:	9309      	str	r3, [sp, #36]	; 0x24
 800c194:	e767      	b.n	800c066 <_svfiprintf_r+0x4e>
 800c196:	fb0c 3202 	mla	r2, ip, r2, r3
 800c19a:	460c      	mov	r4, r1
 800c19c:	2001      	movs	r0, #1
 800c19e:	e7a5      	b.n	800c0ec <_svfiprintf_r+0xd4>
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	3401      	adds	r4, #1
 800c1a4:	9305      	str	r3, [sp, #20]
 800c1a6:	4619      	mov	r1, r3
 800c1a8:	f04f 0c0a 	mov.w	ip, #10
 800c1ac:	4620      	mov	r0, r4
 800c1ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1b2:	3a30      	subs	r2, #48	; 0x30
 800c1b4:	2a09      	cmp	r2, #9
 800c1b6:	d903      	bls.n	800c1c0 <_svfiprintf_r+0x1a8>
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d0c5      	beq.n	800c148 <_svfiprintf_r+0x130>
 800c1bc:	9105      	str	r1, [sp, #20]
 800c1be:	e7c3      	b.n	800c148 <_svfiprintf_r+0x130>
 800c1c0:	fb0c 2101 	mla	r1, ip, r1, r2
 800c1c4:	4604      	mov	r4, r0
 800c1c6:	2301      	movs	r3, #1
 800c1c8:	e7f0      	b.n	800c1ac <_svfiprintf_r+0x194>
 800c1ca:	ab03      	add	r3, sp, #12
 800c1cc:	9300      	str	r3, [sp, #0]
 800c1ce:	462a      	mov	r2, r5
 800c1d0:	4b0f      	ldr	r3, [pc, #60]	; (800c210 <_svfiprintf_r+0x1f8>)
 800c1d2:	a904      	add	r1, sp, #16
 800c1d4:	4638      	mov	r0, r7
 800c1d6:	f7fb ff51 	bl	800807c <_printf_float>
 800c1da:	1c42      	adds	r2, r0, #1
 800c1dc:	4606      	mov	r6, r0
 800c1de:	d1d6      	bne.n	800c18e <_svfiprintf_r+0x176>
 800c1e0:	89ab      	ldrh	r3, [r5, #12]
 800c1e2:	065b      	lsls	r3, r3, #25
 800c1e4:	f53f af2c 	bmi.w	800c040 <_svfiprintf_r+0x28>
 800c1e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c1ea:	b01d      	add	sp, #116	; 0x74
 800c1ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1f0:	ab03      	add	r3, sp, #12
 800c1f2:	9300      	str	r3, [sp, #0]
 800c1f4:	462a      	mov	r2, r5
 800c1f6:	4b06      	ldr	r3, [pc, #24]	; (800c210 <_svfiprintf_r+0x1f8>)
 800c1f8:	a904      	add	r1, sp, #16
 800c1fa:	4638      	mov	r0, r7
 800c1fc:	f7fc f9e2 	bl	80085c4 <_printf_i>
 800c200:	e7eb      	b.n	800c1da <_svfiprintf_r+0x1c2>
 800c202:	bf00      	nop
 800c204:	0800d004 	.word	0x0800d004
 800c208:	0800d00e 	.word	0x0800d00e
 800c20c:	0800807d 	.word	0x0800807d
 800c210:	0800bf61 	.word	0x0800bf61
 800c214:	0800d00a 	.word	0x0800d00a

0800c218 <__sfputc_r>:
 800c218:	6893      	ldr	r3, [r2, #8]
 800c21a:	3b01      	subs	r3, #1
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	b410      	push	{r4}
 800c220:	6093      	str	r3, [r2, #8]
 800c222:	da08      	bge.n	800c236 <__sfputc_r+0x1e>
 800c224:	6994      	ldr	r4, [r2, #24]
 800c226:	42a3      	cmp	r3, r4
 800c228:	db01      	blt.n	800c22e <__sfputc_r+0x16>
 800c22a:	290a      	cmp	r1, #10
 800c22c:	d103      	bne.n	800c236 <__sfputc_r+0x1e>
 800c22e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c232:	f000 b9a9 	b.w	800c588 <__swbuf_r>
 800c236:	6813      	ldr	r3, [r2, #0]
 800c238:	1c58      	adds	r0, r3, #1
 800c23a:	6010      	str	r0, [r2, #0]
 800c23c:	7019      	strb	r1, [r3, #0]
 800c23e:	4608      	mov	r0, r1
 800c240:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c244:	4770      	bx	lr

0800c246 <__sfputs_r>:
 800c246:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c248:	4606      	mov	r6, r0
 800c24a:	460f      	mov	r7, r1
 800c24c:	4614      	mov	r4, r2
 800c24e:	18d5      	adds	r5, r2, r3
 800c250:	42ac      	cmp	r4, r5
 800c252:	d101      	bne.n	800c258 <__sfputs_r+0x12>
 800c254:	2000      	movs	r0, #0
 800c256:	e007      	b.n	800c268 <__sfputs_r+0x22>
 800c258:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c25c:	463a      	mov	r2, r7
 800c25e:	4630      	mov	r0, r6
 800c260:	f7ff ffda 	bl	800c218 <__sfputc_r>
 800c264:	1c43      	adds	r3, r0, #1
 800c266:	d1f3      	bne.n	800c250 <__sfputs_r+0xa>
 800c268:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c26c <_vfiprintf_r>:
 800c26c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c270:	460d      	mov	r5, r1
 800c272:	b09d      	sub	sp, #116	; 0x74
 800c274:	4614      	mov	r4, r2
 800c276:	4698      	mov	r8, r3
 800c278:	4606      	mov	r6, r0
 800c27a:	b118      	cbz	r0, 800c284 <_vfiprintf_r+0x18>
 800c27c:	6983      	ldr	r3, [r0, #24]
 800c27e:	b90b      	cbnz	r3, 800c284 <_vfiprintf_r+0x18>
 800c280:	f7fe fc68 	bl	800ab54 <__sinit>
 800c284:	4b89      	ldr	r3, [pc, #548]	; (800c4ac <_vfiprintf_r+0x240>)
 800c286:	429d      	cmp	r5, r3
 800c288:	d11b      	bne.n	800c2c2 <_vfiprintf_r+0x56>
 800c28a:	6875      	ldr	r5, [r6, #4]
 800c28c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c28e:	07d9      	lsls	r1, r3, #31
 800c290:	d405      	bmi.n	800c29e <_vfiprintf_r+0x32>
 800c292:	89ab      	ldrh	r3, [r5, #12]
 800c294:	059a      	lsls	r2, r3, #22
 800c296:	d402      	bmi.n	800c29e <_vfiprintf_r+0x32>
 800c298:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c29a:	f7ff f86c 	bl	800b376 <__retarget_lock_acquire_recursive>
 800c29e:	89ab      	ldrh	r3, [r5, #12]
 800c2a0:	071b      	lsls	r3, r3, #28
 800c2a2:	d501      	bpl.n	800c2a8 <_vfiprintf_r+0x3c>
 800c2a4:	692b      	ldr	r3, [r5, #16]
 800c2a6:	b9eb      	cbnz	r3, 800c2e4 <_vfiprintf_r+0x78>
 800c2a8:	4629      	mov	r1, r5
 800c2aa:	4630      	mov	r0, r6
 800c2ac:	f000 f9de 	bl	800c66c <__swsetup_r>
 800c2b0:	b1c0      	cbz	r0, 800c2e4 <_vfiprintf_r+0x78>
 800c2b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c2b4:	07dc      	lsls	r4, r3, #31
 800c2b6:	d50e      	bpl.n	800c2d6 <_vfiprintf_r+0x6a>
 800c2b8:	f04f 30ff 	mov.w	r0, #4294967295
 800c2bc:	b01d      	add	sp, #116	; 0x74
 800c2be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2c2:	4b7b      	ldr	r3, [pc, #492]	; (800c4b0 <_vfiprintf_r+0x244>)
 800c2c4:	429d      	cmp	r5, r3
 800c2c6:	d101      	bne.n	800c2cc <_vfiprintf_r+0x60>
 800c2c8:	68b5      	ldr	r5, [r6, #8]
 800c2ca:	e7df      	b.n	800c28c <_vfiprintf_r+0x20>
 800c2cc:	4b79      	ldr	r3, [pc, #484]	; (800c4b4 <_vfiprintf_r+0x248>)
 800c2ce:	429d      	cmp	r5, r3
 800c2d0:	bf08      	it	eq
 800c2d2:	68f5      	ldreq	r5, [r6, #12]
 800c2d4:	e7da      	b.n	800c28c <_vfiprintf_r+0x20>
 800c2d6:	89ab      	ldrh	r3, [r5, #12]
 800c2d8:	0598      	lsls	r0, r3, #22
 800c2da:	d4ed      	bmi.n	800c2b8 <_vfiprintf_r+0x4c>
 800c2dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c2de:	f7ff f84b 	bl	800b378 <__retarget_lock_release_recursive>
 800c2e2:	e7e9      	b.n	800c2b8 <_vfiprintf_r+0x4c>
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	9309      	str	r3, [sp, #36]	; 0x24
 800c2e8:	2320      	movs	r3, #32
 800c2ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c2ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800c2f2:	2330      	movs	r3, #48	; 0x30
 800c2f4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c4b8 <_vfiprintf_r+0x24c>
 800c2f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c2fc:	f04f 0901 	mov.w	r9, #1
 800c300:	4623      	mov	r3, r4
 800c302:	469a      	mov	sl, r3
 800c304:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c308:	b10a      	cbz	r2, 800c30e <_vfiprintf_r+0xa2>
 800c30a:	2a25      	cmp	r2, #37	; 0x25
 800c30c:	d1f9      	bne.n	800c302 <_vfiprintf_r+0x96>
 800c30e:	ebba 0b04 	subs.w	fp, sl, r4
 800c312:	d00b      	beq.n	800c32c <_vfiprintf_r+0xc0>
 800c314:	465b      	mov	r3, fp
 800c316:	4622      	mov	r2, r4
 800c318:	4629      	mov	r1, r5
 800c31a:	4630      	mov	r0, r6
 800c31c:	f7ff ff93 	bl	800c246 <__sfputs_r>
 800c320:	3001      	adds	r0, #1
 800c322:	f000 80aa 	beq.w	800c47a <_vfiprintf_r+0x20e>
 800c326:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c328:	445a      	add	r2, fp
 800c32a:	9209      	str	r2, [sp, #36]	; 0x24
 800c32c:	f89a 3000 	ldrb.w	r3, [sl]
 800c330:	2b00      	cmp	r3, #0
 800c332:	f000 80a2 	beq.w	800c47a <_vfiprintf_r+0x20e>
 800c336:	2300      	movs	r3, #0
 800c338:	f04f 32ff 	mov.w	r2, #4294967295
 800c33c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c340:	f10a 0a01 	add.w	sl, sl, #1
 800c344:	9304      	str	r3, [sp, #16]
 800c346:	9307      	str	r3, [sp, #28]
 800c348:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c34c:	931a      	str	r3, [sp, #104]	; 0x68
 800c34e:	4654      	mov	r4, sl
 800c350:	2205      	movs	r2, #5
 800c352:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c356:	4858      	ldr	r0, [pc, #352]	; (800c4b8 <_vfiprintf_r+0x24c>)
 800c358:	f7f3 ff3a 	bl	80001d0 <memchr>
 800c35c:	9a04      	ldr	r2, [sp, #16]
 800c35e:	b9d8      	cbnz	r0, 800c398 <_vfiprintf_r+0x12c>
 800c360:	06d1      	lsls	r1, r2, #27
 800c362:	bf44      	itt	mi
 800c364:	2320      	movmi	r3, #32
 800c366:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c36a:	0713      	lsls	r3, r2, #28
 800c36c:	bf44      	itt	mi
 800c36e:	232b      	movmi	r3, #43	; 0x2b
 800c370:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c374:	f89a 3000 	ldrb.w	r3, [sl]
 800c378:	2b2a      	cmp	r3, #42	; 0x2a
 800c37a:	d015      	beq.n	800c3a8 <_vfiprintf_r+0x13c>
 800c37c:	9a07      	ldr	r2, [sp, #28]
 800c37e:	4654      	mov	r4, sl
 800c380:	2000      	movs	r0, #0
 800c382:	f04f 0c0a 	mov.w	ip, #10
 800c386:	4621      	mov	r1, r4
 800c388:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c38c:	3b30      	subs	r3, #48	; 0x30
 800c38e:	2b09      	cmp	r3, #9
 800c390:	d94e      	bls.n	800c430 <_vfiprintf_r+0x1c4>
 800c392:	b1b0      	cbz	r0, 800c3c2 <_vfiprintf_r+0x156>
 800c394:	9207      	str	r2, [sp, #28]
 800c396:	e014      	b.n	800c3c2 <_vfiprintf_r+0x156>
 800c398:	eba0 0308 	sub.w	r3, r0, r8
 800c39c:	fa09 f303 	lsl.w	r3, r9, r3
 800c3a0:	4313      	orrs	r3, r2
 800c3a2:	9304      	str	r3, [sp, #16]
 800c3a4:	46a2      	mov	sl, r4
 800c3a6:	e7d2      	b.n	800c34e <_vfiprintf_r+0xe2>
 800c3a8:	9b03      	ldr	r3, [sp, #12]
 800c3aa:	1d19      	adds	r1, r3, #4
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	9103      	str	r1, [sp, #12]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	bfbb      	ittet	lt
 800c3b4:	425b      	neglt	r3, r3
 800c3b6:	f042 0202 	orrlt.w	r2, r2, #2
 800c3ba:	9307      	strge	r3, [sp, #28]
 800c3bc:	9307      	strlt	r3, [sp, #28]
 800c3be:	bfb8      	it	lt
 800c3c0:	9204      	strlt	r2, [sp, #16]
 800c3c2:	7823      	ldrb	r3, [r4, #0]
 800c3c4:	2b2e      	cmp	r3, #46	; 0x2e
 800c3c6:	d10c      	bne.n	800c3e2 <_vfiprintf_r+0x176>
 800c3c8:	7863      	ldrb	r3, [r4, #1]
 800c3ca:	2b2a      	cmp	r3, #42	; 0x2a
 800c3cc:	d135      	bne.n	800c43a <_vfiprintf_r+0x1ce>
 800c3ce:	9b03      	ldr	r3, [sp, #12]
 800c3d0:	1d1a      	adds	r2, r3, #4
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	9203      	str	r2, [sp, #12]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	bfb8      	it	lt
 800c3da:	f04f 33ff 	movlt.w	r3, #4294967295
 800c3de:	3402      	adds	r4, #2
 800c3e0:	9305      	str	r3, [sp, #20]
 800c3e2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c4c8 <_vfiprintf_r+0x25c>
 800c3e6:	7821      	ldrb	r1, [r4, #0]
 800c3e8:	2203      	movs	r2, #3
 800c3ea:	4650      	mov	r0, sl
 800c3ec:	f7f3 fef0 	bl	80001d0 <memchr>
 800c3f0:	b140      	cbz	r0, 800c404 <_vfiprintf_r+0x198>
 800c3f2:	2340      	movs	r3, #64	; 0x40
 800c3f4:	eba0 000a 	sub.w	r0, r0, sl
 800c3f8:	fa03 f000 	lsl.w	r0, r3, r0
 800c3fc:	9b04      	ldr	r3, [sp, #16]
 800c3fe:	4303      	orrs	r3, r0
 800c400:	3401      	adds	r4, #1
 800c402:	9304      	str	r3, [sp, #16]
 800c404:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c408:	482c      	ldr	r0, [pc, #176]	; (800c4bc <_vfiprintf_r+0x250>)
 800c40a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c40e:	2206      	movs	r2, #6
 800c410:	f7f3 fede 	bl	80001d0 <memchr>
 800c414:	2800      	cmp	r0, #0
 800c416:	d03f      	beq.n	800c498 <_vfiprintf_r+0x22c>
 800c418:	4b29      	ldr	r3, [pc, #164]	; (800c4c0 <_vfiprintf_r+0x254>)
 800c41a:	bb1b      	cbnz	r3, 800c464 <_vfiprintf_r+0x1f8>
 800c41c:	9b03      	ldr	r3, [sp, #12]
 800c41e:	3307      	adds	r3, #7
 800c420:	f023 0307 	bic.w	r3, r3, #7
 800c424:	3308      	adds	r3, #8
 800c426:	9303      	str	r3, [sp, #12]
 800c428:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c42a:	443b      	add	r3, r7
 800c42c:	9309      	str	r3, [sp, #36]	; 0x24
 800c42e:	e767      	b.n	800c300 <_vfiprintf_r+0x94>
 800c430:	fb0c 3202 	mla	r2, ip, r2, r3
 800c434:	460c      	mov	r4, r1
 800c436:	2001      	movs	r0, #1
 800c438:	e7a5      	b.n	800c386 <_vfiprintf_r+0x11a>
 800c43a:	2300      	movs	r3, #0
 800c43c:	3401      	adds	r4, #1
 800c43e:	9305      	str	r3, [sp, #20]
 800c440:	4619      	mov	r1, r3
 800c442:	f04f 0c0a 	mov.w	ip, #10
 800c446:	4620      	mov	r0, r4
 800c448:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c44c:	3a30      	subs	r2, #48	; 0x30
 800c44e:	2a09      	cmp	r2, #9
 800c450:	d903      	bls.n	800c45a <_vfiprintf_r+0x1ee>
 800c452:	2b00      	cmp	r3, #0
 800c454:	d0c5      	beq.n	800c3e2 <_vfiprintf_r+0x176>
 800c456:	9105      	str	r1, [sp, #20]
 800c458:	e7c3      	b.n	800c3e2 <_vfiprintf_r+0x176>
 800c45a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c45e:	4604      	mov	r4, r0
 800c460:	2301      	movs	r3, #1
 800c462:	e7f0      	b.n	800c446 <_vfiprintf_r+0x1da>
 800c464:	ab03      	add	r3, sp, #12
 800c466:	9300      	str	r3, [sp, #0]
 800c468:	462a      	mov	r2, r5
 800c46a:	4b16      	ldr	r3, [pc, #88]	; (800c4c4 <_vfiprintf_r+0x258>)
 800c46c:	a904      	add	r1, sp, #16
 800c46e:	4630      	mov	r0, r6
 800c470:	f7fb fe04 	bl	800807c <_printf_float>
 800c474:	4607      	mov	r7, r0
 800c476:	1c78      	adds	r0, r7, #1
 800c478:	d1d6      	bne.n	800c428 <_vfiprintf_r+0x1bc>
 800c47a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c47c:	07d9      	lsls	r1, r3, #31
 800c47e:	d405      	bmi.n	800c48c <_vfiprintf_r+0x220>
 800c480:	89ab      	ldrh	r3, [r5, #12]
 800c482:	059a      	lsls	r2, r3, #22
 800c484:	d402      	bmi.n	800c48c <_vfiprintf_r+0x220>
 800c486:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c488:	f7fe ff76 	bl	800b378 <__retarget_lock_release_recursive>
 800c48c:	89ab      	ldrh	r3, [r5, #12]
 800c48e:	065b      	lsls	r3, r3, #25
 800c490:	f53f af12 	bmi.w	800c2b8 <_vfiprintf_r+0x4c>
 800c494:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c496:	e711      	b.n	800c2bc <_vfiprintf_r+0x50>
 800c498:	ab03      	add	r3, sp, #12
 800c49a:	9300      	str	r3, [sp, #0]
 800c49c:	462a      	mov	r2, r5
 800c49e:	4b09      	ldr	r3, [pc, #36]	; (800c4c4 <_vfiprintf_r+0x258>)
 800c4a0:	a904      	add	r1, sp, #16
 800c4a2:	4630      	mov	r0, r6
 800c4a4:	f7fc f88e 	bl	80085c4 <_printf_i>
 800c4a8:	e7e4      	b.n	800c474 <_vfiprintf_r+0x208>
 800c4aa:	bf00      	nop
 800c4ac:	0800cde8 	.word	0x0800cde8
 800c4b0:	0800ce08 	.word	0x0800ce08
 800c4b4:	0800cdc8 	.word	0x0800cdc8
 800c4b8:	0800d004 	.word	0x0800d004
 800c4bc:	0800d00e 	.word	0x0800d00e
 800c4c0:	0800807d 	.word	0x0800807d
 800c4c4:	0800c247 	.word	0x0800c247
 800c4c8:	0800d00a 	.word	0x0800d00a
 800c4cc:	00000000 	.word	0x00000000

0800c4d0 <nan>:
 800c4d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c4d8 <nan+0x8>
 800c4d4:	4770      	bx	lr
 800c4d6:	bf00      	nop
 800c4d8:	00000000 	.word	0x00000000
 800c4dc:	7ff80000 	.word	0x7ff80000

0800c4e0 <_sbrk_r>:
 800c4e0:	b538      	push	{r3, r4, r5, lr}
 800c4e2:	4d06      	ldr	r5, [pc, #24]	; (800c4fc <_sbrk_r+0x1c>)
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	4604      	mov	r4, r0
 800c4e8:	4608      	mov	r0, r1
 800c4ea:	602b      	str	r3, [r5, #0]
 800c4ec:	f7f6 fe68 	bl	80031c0 <_sbrk>
 800c4f0:	1c43      	adds	r3, r0, #1
 800c4f2:	d102      	bne.n	800c4fa <_sbrk_r+0x1a>
 800c4f4:	682b      	ldr	r3, [r5, #0]
 800c4f6:	b103      	cbz	r3, 800c4fa <_sbrk_r+0x1a>
 800c4f8:	6023      	str	r3, [r4, #0]
 800c4fa:	bd38      	pop	{r3, r4, r5, pc}
 800c4fc:	20003760 	.word	0x20003760

0800c500 <__sread>:
 800c500:	b510      	push	{r4, lr}
 800c502:	460c      	mov	r4, r1
 800c504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c508:	f000 f9de 	bl	800c8c8 <_read_r>
 800c50c:	2800      	cmp	r0, #0
 800c50e:	bfab      	itete	ge
 800c510:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c512:	89a3      	ldrhlt	r3, [r4, #12]
 800c514:	181b      	addge	r3, r3, r0
 800c516:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c51a:	bfac      	ite	ge
 800c51c:	6563      	strge	r3, [r4, #84]	; 0x54
 800c51e:	81a3      	strhlt	r3, [r4, #12]
 800c520:	bd10      	pop	{r4, pc}

0800c522 <__swrite>:
 800c522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c526:	461f      	mov	r7, r3
 800c528:	898b      	ldrh	r3, [r1, #12]
 800c52a:	05db      	lsls	r3, r3, #23
 800c52c:	4605      	mov	r5, r0
 800c52e:	460c      	mov	r4, r1
 800c530:	4616      	mov	r6, r2
 800c532:	d505      	bpl.n	800c540 <__swrite+0x1e>
 800c534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c538:	2302      	movs	r3, #2
 800c53a:	2200      	movs	r2, #0
 800c53c:	f000 f966 	bl	800c80c <_lseek_r>
 800c540:	89a3      	ldrh	r3, [r4, #12]
 800c542:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c546:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c54a:	81a3      	strh	r3, [r4, #12]
 800c54c:	4632      	mov	r2, r6
 800c54e:	463b      	mov	r3, r7
 800c550:	4628      	mov	r0, r5
 800c552:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c556:	f000 b877 	b.w	800c648 <_write_r>

0800c55a <__sseek>:
 800c55a:	b510      	push	{r4, lr}
 800c55c:	460c      	mov	r4, r1
 800c55e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c562:	f000 f953 	bl	800c80c <_lseek_r>
 800c566:	1c43      	adds	r3, r0, #1
 800c568:	89a3      	ldrh	r3, [r4, #12]
 800c56a:	bf15      	itete	ne
 800c56c:	6560      	strne	r0, [r4, #84]	; 0x54
 800c56e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c572:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c576:	81a3      	strheq	r3, [r4, #12]
 800c578:	bf18      	it	ne
 800c57a:	81a3      	strhne	r3, [r4, #12]
 800c57c:	bd10      	pop	{r4, pc}

0800c57e <__sclose>:
 800c57e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c582:	f000 b8ff 	b.w	800c784 <_close_r>
	...

0800c588 <__swbuf_r>:
 800c588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c58a:	460e      	mov	r6, r1
 800c58c:	4614      	mov	r4, r2
 800c58e:	4605      	mov	r5, r0
 800c590:	b118      	cbz	r0, 800c59a <__swbuf_r+0x12>
 800c592:	6983      	ldr	r3, [r0, #24]
 800c594:	b90b      	cbnz	r3, 800c59a <__swbuf_r+0x12>
 800c596:	f7fe fadd 	bl	800ab54 <__sinit>
 800c59a:	4b21      	ldr	r3, [pc, #132]	; (800c620 <__swbuf_r+0x98>)
 800c59c:	429c      	cmp	r4, r3
 800c59e:	d12b      	bne.n	800c5f8 <__swbuf_r+0x70>
 800c5a0:	686c      	ldr	r4, [r5, #4]
 800c5a2:	69a3      	ldr	r3, [r4, #24]
 800c5a4:	60a3      	str	r3, [r4, #8]
 800c5a6:	89a3      	ldrh	r3, [r4, #12]
 800c5a8:	071a      	lsls	r2, r3, #28
 800c5aa:	d52f      	bpl.n	800c60c <__swbuf_r+0x84>
 800c5ac:	6923      	ldr	r3, [r4, #16]
 800c5ae:	b36b      	cbz	r3, 800c60c <__swbuf_r+0x84>
 800c5b0:	6923      	ldr	r3, [r4, #16]
 800c5b2:	6820      	ldr	r0, [r4, #0]
 800c5b4:	1ac0      	subs	r0, r0, r3
 800c5b6:	6963      	ldr	r3, [r4, #20]
 800c5b8:	b2f6      	uxtb	r6, r6
 800c5ba:	4283      	cmp	r3, r0
 800c5bc:	4637      	mov	r7, r6
 800c5be:	dc04      	bgt.n	800c5ca <__swbuf_r+0x42>
 800c5c0:	4621      	mov	r1, r4
 800c5c2:	4628      	mov	r0, r5
 800c5c4:	f7fe fa32 	bl	800aa2c <_fflush_r>
 800c5c8:	bb30      	cbnz	r0, 800c618 <__swbuf_r+0x90>
 800c5ca:	68a3      	ldr	r3, [r4, #8]
 800c5cc:	3b01      	subs	r3, #1
 800c5ce:	60a3      	str	r3, [r4, #8]
 800c5d0:	6823      	ldr	r3, [r4, #0]
 800c5d2:	1c5a      	adds	r2, r3, #1
 800c5d4:	6022      	str	r2, [r4, #0]
 800c5d6:	701e      	strb	r6, [r3, #0]
 800c5d8:	6963      	ldr	r3, [r4, #20]
 800c5da:	3001      	adds	r0, #1
 800c5dc:	4283      	cmp	r3, r0
 800c5de:	d004      	beq.n	800c5ea <__swbuf_r+0x62>
 800c5e0:	89a3      	ldrh	r3, [r4, #12]
 800c5e2:	07db      	lsls	r3, r3, #31
 800c5e4:	d506      	bpl.n	800c5f4 <__swbuf_r+0x6c>
 800c5e6:	2e0a      	cmp	r6, #10
 800c5e8:	d104      	bne.n	800c5f4 <__swbuf_r+0x6c>
 800c5ea:	4621      	mov	r1, r4
 800c5ec:	4628      	mov	r0, r5
 800c5ee:	f7fe fa1d 	bl	800aa2c <_fflush_r>
 800c5f2:	b988      	cbnz	r0, 800c618 <__swbuf_r+0x90>
 800c5f4:	4638      	mov	r0, r7
 800c5f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5f8:	4b0a      	ldr	r3, [pc, #40]	; (800c624 <__swbuf_r+0x9c>)
 800c5fa:	429c      	cmp	r4, r3
 800c5fc:	d101      	bne.n	800c602 <__swbuf_r+0x7a>
 800c5fe:	68ac      	ldr	r4, [r5, #8]
 800c600:	e7cf      	b.n	800c5a2 <__swbuf_r+0x1a>
 800c602:	4b09      	ldr	r3, [pc, #36]	; (800c628 <__swbuf_r+0xa0>)
 800c604:	429c      	cmp	r4, r3
 800c606:	bf08      	it	eq
 800c608:	68ec      	ldreq	r4, [r5, #12]
 800c60a:	e7ca      	b.n	800c5a2 <__swbuf_r+0x1a>
 800c60c:	4621      	mov	r1, r4
 800c60e:	4628      	mov	r0, r5
 800c610:	f000 f82c 	bl	800c66c <__swsetup_r>
 800c614:	2800      	cmp	r0, #0
 800c616:	d0cb      	beq.n	800c5b0 <__swbuf_r+0x28>
 800c618:	f04f 37ff 	mov.w	r7, #4294967295
 800c61c:	e7ea      	b.n	800c5f4 <__swbuf_r+0x6c>
 800c61e:	bf00      	nop
 800c620:	0800cde8 	.word	0x0800cde8
 800c624:	0800ce08 	.word	0x0800ce08
 800c628:	0800cdc8 	.word	0x0800cdc8

0800c62c <__ascii_wctomb>:
 800c62c:	b149      	cbz	r1, 800c642 <__ascii_wctomb+0x16>
 800c62e:	2aff      	cmp	r2, #255	; 0xff
 800c630:	bf85      	ittet	hi
 800c632:	238a      	movhi	r3, #138	; 0x8a
 800c634:	6003      	strhi	r3, [r0, #0]
 800c636:	700a      	strbls	r2, [r1, #0]
 800c638:	f04f 30ff 	movhi.w	r0, #4294967295
 800c63c:	bf98      	it	ls
 800c63e:	2001      	movls	r0, #1
 800c640:	4770      	bx	lr
 800c642:	4608      	mov	r0, r1
 800c644:	4770      	bx	lr
	...

0800c648 <_write_r>:
 800c648:	b538      	push	{r3, r4, r5, lr}
 800c64a:	4d07      	ldr	r5, [pc, #28]	; (800c668 <_write_r+0x20>)
 800c64c:	4604      	mov	r4, r0
 800c64e:	4608      	mov	r0, r1
 800c650:	4611      	mov	r1, r2
 800c652:	2200      	movs	r2, #0
 800c654:	602a      	str	r2, [r5, #0]
 800c656:	461a      	mov	r2, r3
 800c658:	f7f6 fa74 	bl	8002b44 <_write>
 800c65c:	1c43      	adds	r3, r0, #1
 800c65e:	d102      	bne.n	800c666 <_write_r+0x1e>
 800c660:	682b      	ldr	r3, [r5, #0]
 800c662:	b103      	cbz	r3, 800c666 <_write_r+0x1e>
 800c664:	6023      	str	r3, [r4, #0]
 800c666:	bd38      	pop	{r3, r4, r5, pc}
 800c668:	20003760 	.word	0x20003760

0800c66c <__swsetup_r>:
 800c66c:	4b32      	ldr	r3, [pc, #200]	; (800c738 <__swsetup_r+0xcc>)
 800c66e:	b570      	push	{r4, r5, r6, lr}
 800c670:	681d      	ldr	r5, [r3, #0]
 800c672:	4606      	mov	r6, r0
 800c674:	460c      	mov	r4, r1
 800c676:	b125      	cbz	r5, 800c682 <__swsetup_r+0x16>
 800c678:	69ab      	ldr	r3, [r5, #24]
 800c67a:	b913      	cbnz	r3, 800c682 <__swsetup_r+0x16>
 800c67c:	4628      	mov	r0, r5
 800c67e:	f7fe fa69 	bl	800ab54 <__sinit>
 800c682:	4b2e      	ldr	r3, [pc, #184]	; (800c73c <__swsetup_r+0xd0>)
 800c684:	429c      	cmp	r4, r3
 800c686:	d10f      	bne.n	800c6a8 <__swsetup_r+0x3c>
 800c688:	686c      	ldr	r4, [r5, #4]
 800c68a:	89a3      	ldrh	r3, [r4, #12]
 800c68c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c690:	0719      	lsls	r1, r3, #28
 800c692:	d42c      	bmi.n	800c6ee <__swsetup_r+0x82>
 800c694:	06dd      	lsls	r5, r3, #27
 800c696:	d411      	bmi.n	800c6bc <__swsetup_r+0x50>
 800c698:	2309      	movs	r3, #9
 800c69a:	6033      	str	r3, [r6, #0]
 800c69c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c6a0:	81a3      	strh	r3, [r4, #12]
 800c6a2:	f04f 30ff 	mov.w	r0, #4294967295
 800c6a6:	e03e      	b.n	800c726 <__swsetup_r+0xba>
 800c6a8:	4b25      	ldr	r3, [pc, #148]	; (800c740 <__swsetup_r+0xd4>)
 800c6aa:	429c      	cmp	r4, r3
 800c6ac:	d101      	bne.n	800c6b2 <__swsetup_r+0x46>
 800c6ae:	68ac      	ldr	r4, [r5, #8]
 800c6b0:	e7eb      	b.n	800c68a <__swsetup_r+0x1e>
 800c6b2:	4b24      	ldr	r3, [pc, #144]	; (800c744 <__swsetup_r+0xd8>)
 800c6b4:	429c      	cmp	r4, r3
 800c6b6:	bf08      	it	eq
 800c6b8:	68ec      	ldreq	r4, [r5, #12]
 800c6ba:	e7e6      	b.n	800c68a <__swsetup_r+0x1e>
 800c6bc:	0758      	lsls	r0, r3, #29
 800c6be:	d512      	bpl.n	800c6e6 <__swsetup_r+0x7a>
 800c6c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c6c2:	b141      	cbz	r1, 800c6d6 <__swsetup_r+0x6a>
 800c6c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c6c8:	4299      	cmp	r1, r3
 800c6ca:	d002      	beq.n	800c6d2 <__swsetup_r+0x66>
 800c6cc:	4630      	mov	r0, r6
 800c6ce:	f7ff fb9d 	bl	800be0c <_free_r>
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	6363      	str	r3, [r4, #52]	; 0x34
 800c6d6:	89a3      	ldrh	r3, [r4, #12]
 800c6d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c6dc:	81a3      	strh	r3, [r4, #12]
 800c6de:	2300      	movs	r3, #0
 800c6e0:	6063      	str	r3, [r4, #4]
 800c6e2:	6923      	ldr	r3, [r4, #16]
 800c6e4:	6023      	str	r3, [r4, #0]
 800c6e6:	89a3      	ldrh	r3, [r4, #12]
 800c6e8:	f043 0308 	orr.w	r3, r3, #8
 800c6ec:	81a3      	strh	r3, [r4, #12]
 800c6ee:	6923      	ldr	r3, [r4, #16]
 800c6f0:	b94b      	cbnz	r3, 800c706 <__swsetup_r+0x9a>
 800c6f2:	89a3      	ldrh	r3, [r4, #12]
 800c6f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c6f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c6fc:	d003      	beq.n	800c706 <__swsetup_r+0x9a>
 800c6fe:	4621      	mov	r1, r4
 800c700:	4630      	mov	r0, r6
 800c702:	f7fe fe5f 	bl	800b3c4 <__smakebuf_r>
 800c706:	89a0      	ldrh	r0, [r4, #12]
 800c708:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c70c:	f010 0301 	ands.w	r3, r0, #1
 800c710:	d00a      	beq.n	800c728 <__swsetup_r+0xbc>
 800c712:	2300      	movs	r3, #0
 800c714:	60a3      	str	r3, [r4, #8]
 800c716:	6963      	ldr	r3, [r4, #20]
 800c718:	425b      	negs	r3, r3
 800c71a:	61a3      	str	r3, [r4, #24]
 800c71c:	6923      	ldr	r3, [r4, #16]
 800c71e:	b943      	cbnz	r3, 800c732 <__swsetup_r+0xc6>
 800c720:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c724:	d1ba      	bne.n	800c69c <__swsetup_r+0x30>
 800c726:	bd70      	pop	{r4, r5, r6, pc}
 800c728:	0781      	lsls	r1, r0, #30
 800c72a:	bf58      	it	pl
 800c72c:	6963      	ldrpl	r3, [r4, #20]
 800c72e:	60a3      	str	r3, [r4, #8]
 800c730:	e7f4      	b.n	800c71c <__swsetup_r+0xb0>
 800c732:	2000      	movs	r0, #0
 800c734:	e7f7      	b.n	800c726 <__swsetup_r+0xba>
 800c736:	bf00      	nop
 800c738:	20000014 	.word	0x20000014
 800c73c:	0800cde8 	.word	0x0800cde8
 800c740:	0800ce08 	.word	0x0800ce08
 800c744:	0800cdc8 	.word	0x0800cdc8

0800c748 <__assert_func>:
 800c748:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c74a:	4614      	mov	r4, r2
 800c74c:	461a      	mov	r2, r3
 800c74e:	4b09      	ldr	r3, [pc, #36]	; (800c774 <__assert_func+0x2c>)
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	4605      	mov	r5, r0
 800c754:	68d8      	ldr	r0, [r3, #12]
 800c756:	b14c      	cbz	r4, 800c76c <__assert_func+0x24>
 800c758:	4b07      	ldr	r3, [pc, #28]	; (800c778 <__assert_func+0x30>)
 800c75a:	9100      	str	r1, [sp, #0]
 800c75c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c760:	4906      	ldr	r1, [pc, #24]	; (800c77c <__assert_func+0x34>)
 800c762:	462b      	mov	r3, r5
 800c764:	f000 f81e 	bl	800c7a4 <fiprintf>
 800c768:	f000 f8c0 	bl	800c8ec <abort>
 800c76c:	4b04      	ldr	r3, [pc, #16]	; (800c780 <__assert_func+0x38>)
 800c76e:	461c      	mov	r4, r3
 800c770:	e7f3      	b.n	800c75a <__assert_func+0x12>
 800c772:	bf00      	nop
 800c774:	20000014 	.word	0x20000014
 800c778:	0800d015 	.word	0x0800d015
 800c77c:	0800d022 	.word	0x0800d022
 800c780:	0800d050 	.word	0x0800d050

0800c784 <_close_r>:
 800c784:	b538      	push	{r3, r4, r5, lr}
 800c786:	4d06      	ldr	r5, [pc, #24]	; (800c7a0 <_close_r+0x1c>)
 800c788:	2300      	movs	r3, #0
 800c78a:	4604      	mov	r4, r0
 800c78c:	4608      	mov	r0, r1
 800c78e:	602b      	str	r3, [r5, #0]
 800c790:	f7f6 fa04 	bl	8002b9c <_close>
 800c794:	1c43      	adds	r3, r0, #1
 800c796:	d102      	bne.n	800c79e <_close_r+0x1a>
 800c798:	682b      	ldr	r3, [r5, #0]
 800c79a:	b103      	cbz	r3, 800c79e <_close_r+0x1a>
 800c79c:	6023      	str	r3, [r4, #0]
 800c79e:	bd38      	pop	{r3, r4, r5, pc}
 800c7a0:	20003760 	.word	0x20003760

0800c7a4 <fiprintf>:
 800c7a4:	b40e      	push	{r1, r2, r3}
 800c7a6:	b503      	push	{r0, r1, lr}
 800c7a8:	4601      	mov	r1, r0
 800c7aa:	ab03      	add	r3, sp, #12
 800c7ac:	4805      	ldr	r0, [pc, #20]	; (800c7c4 <fiprintf+0x20>)
 800c7ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7b2:	6800      	ldr	r0, [r0, #0]
 800c7b4:	9301      	str	r3, [sp, #4]
 800c7b6:	f7ff fd59 	bl	800c26c <_vfiprintf_r>
 800c7ba:	b002      	add	sp, #8
 800c7bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c7c0:	b003      	add	sp, #12
 800c7c2:	4770      	bx	lr
 800c7c4:	20000014 	.word	0x20000014

0800c7c8 <_fstat_r>:
 800c7c8:	b538      	push	{r3, r4, r5, lr}
 800c7ca:	4d07      	ldr	r5, [pc, #28]	; (800c7e8 <_fstat_r+0x20>)
 800c7cc:	2300      	movs	r3, #0
 800c7ce:	4604      	mov	r4, r0
 800c7d0:	4608      	mov	r0, r1
 800c7d2:	4611      	mov	r1, r2
 800c7d4:	602b      	str	r3, [r5, #0]
 800c7d6:	f7f6 fa31 	bl	8002c3c <_fstat>
 800c7da:	1c43      	adds	r3, r0, #1
 800c7dc:	d102      	bne.n	800c7e4 <_fstat_r+0x1c>
 800c7de:	682b      	ldr	r3, [r5, #0]
 800c7e0:	b103      	cbz	r3, 800c7e4 <_fstat_r+0x1c>
 800c7e2:	6023      	str	r3, [r4, #0]
 800c7e4:	bd38      	pop	{r3, r4, r5, pc}
 800c7e6:	bf00      	nop
 800c7e8:	20003760 	.word	0x20003760

0800c7ec <_isatty_r>:
 800c7ec:	b538      	push	{r3, r4, r5, lr}
 800c7ee:	4d06      	ldr	r5, [pc, #24]	; (800c808 <_isatty_r+0x1c>)
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	4604      	mov	r4, r0
 800c7f4:	4608      	mov	r0, r1
 800c7f6:	602b      	str	r3, [r5, #0]
 800c7f8:	f7f6 f98e 	bl	8002b18 <_isatty>
 800c7fc:	1c43      	adds	r3, r0, #1
 800c7fe:	d102      	bne.n	800c806 <_isatty_r+0x1a>
 800c800:	682b      	ldr	r3, [r5, #0]
 800c802:	b103      	cbz	r3, 800c806 <_isatty_r+0x1a>
 800c804:	6023      	str	r3, [r4, #0]
 800c806:	bd38      	pop	{r3, r4, r5, pc}
 800c808:	20003760 	.word	0x20003760

0800c80c <_lseek_r>:
 800c80c:	b538      	push	{r3, r4, r5, lr}
 800c80e:	4d07      	ldr	r5, [pc, #28]	; (800c82c <_lseek_r+0x20>)
 800c810:	4604      	mov	r4, r0
 800c812:	4608      	mov	r0, r1
 800c814:	4611      	mov	r1, r2
 800c816:	2200      	movs	r2, #0
 800c818:	602a      	str	r2, [r5, #0]
 800c81a:	461a      	mov	r2, r3
 800c81c:	f7f6 f9d5 	bl	8002bca <_lseek>
 800c820:	1c43      	adds	r3, r0, #1
 800c822:	d102      	bne.n	800c82a <_lseek_r+0x1e>
 800c824:	682b      	ldr	r3, [r5, #0]
 800c826:	b103      	cbz	r3, 800c82a <_lseek_r+0x1e>
 800c828:	6023      	str	r3, [r4, #0]
 800c82a:	bd38      	pop	{r3, r4, r5, pc}
 800c82c:	20003760 	.word	0x20003760

0800c830 <memmove>:
 800c830:	4288      	cmp	r0, r1
 800c832:	b510      	push	{r4, lr}
 800c834:	eb01 0402 	add.w	r4, r1, r2
 800c838:	d902      	bls.n	800c840 <memmove+0x10>
 800c83a:	4284      	cmp	r4, r0
 800c83c:	4623      	mov	r3, r4
 800c83e:	d807      	bhi.n	800c850 <memmove+0x20>
 800c840:	1e43      	subs	r3, r0, #1
 800c842:	42a1      	cmp	r1, r4
 800c844:	d008      	beq.n	800c858 <memmove+0x28>
 800c846:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c84a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c84e:	e7f8      	b.n	800c842 <memmove+0x12>
 800c850:	4402      	add	r2, r0
 800c852:	4601      	mov	r1, r0
 800c854:	428a      	cmp	r2, r1
 800c856:	d100      	bne.n	800c85a <memmove+0x2a>
 800c858:	bd10      	pop	{r4, pc}
 800c85a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c85e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c862:	e7f7      	b.n	800c854 <memmove+0x24>

0800c864 <__malloc_lock>:
 800c864:	4801      	ldr	r0, [pc, #4]	; (800c86c <__malloc_lock+0x8>)
 800c866:	f7fe bd86 	b.w	800b376 <__retarget_lock_acquire_recursive>
 800c86a:	bf00      	nop
 800c86c:	20003758 	.word	0x20003758

0800c870 <__malloc_unlock>:
 800c870:	4801      	ldr	r0, [pc, #4]	; (800c878 <__malloc_unlock+0x8>)
 800c872:	f7fe bd81 	b.w	800b378 <__retarget_lock_release_recursive>
 800c876:	bf00      	nop
 800c878:	20003758 	.word	0x20003758

0800c87c <_realloc_r>:
 800c87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c87e:	4607      	mov	r7, r0
 800c880:	4614      	mov	r4, r2
 800c882:	460e      	mov	r6, r1
 800c884:	b921      	cbnz	r1, 800c890 <_realloc_r+0x14>
 800c886:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c88a:	4611      	mov	r1, r2
 800c88c:	f7ff bb0e 	b.w	800beac <_malloc_r>
 800c890:	b922      	cbnz	r2, 800c89c <_realloc_r+0x20>
 800c892:	f7ff fabb 	bl	800be0c <_free_r>
 800c896:	4625      	mov	r5, r4
 800c898:	4628      	mov	r0, r5
 800c89a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c89c:	f000 f82d 	bl	800c8fa <_malloc_usable_size_r>
 800c8a0:	42a0      	cmp	r0, r4
 800c8a2:	d20f      	bcs.n	800c8c4 <_realloc_r+0x48>
 800c8a4:	4621      	mov	r1, r4
 800c8a6:	4638      	mov	r0, r7
 800c8a8:	f7ff fb00 	bl	800beac <_malloc_r>
 800c8ac:	4605      	mov	r5, r0
 800c8ae:	2800      	cmp	r0, #0
 800c8b0:	d0f2      	beq.n	800c898 <_realloc_r+0x1c>
 800c8b2:	4631      	mov	r1, r6
 800c8b4:	4622      	mov	r2, r4
 800c8b6:	f7fb fb2b 	bl	8007f10 <memcpy>
 800c8ba:	4631      	mov	r1, r6
 800c8bc:	4638      	mov	r0, r7
 800c8be:	f7ff faa5 	bl	800be0c <_free_r>
 800c8c2:	e7e9      	b.n	800c898 <_realloc_r+0x1c>
 800c8c4:	4635      	mov	r5, r6
 800c8c6:	e7e7      	b.n	800c898 <_realloc_r+0x1c>

0800c8c8 <_read_r>:
 800c8c8:	b538      	push	{r3, r4, r5, lr}
 800c8ca:	4d07      	ldr	r5, [pc, #28]	; (800c8e8 <_read_r+0x20>)
 800c8cc:	4604      	mov	r4, r0
 800c8ce:	4608      	mov	r0, r1
 800c8d0:	4611      	mov	r1, r2
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	602a      	str	r2, [r5, #0]
 800c8d6:	461a      	mov	r2, r3
 800c8d8:	f7f6 f988 	bl	8002bec <_read>
 800c8dc:	1c43      	adds	r3, r0, #1
 800c8de:	d102      	bne.n	800c8e6 <_read_r+0x1e>
 800c8e0:	682b      	ldr	r3, [r5, #0]
 800c8e2:	b103      	cbz	r3, 800c8e6 <_read_r+0x1e>
 800c8e4:	6023      	str	r3, [r4, #0]
 800c8e6:	bd38      	pop	{r3, r4, r5, pc}
 800c8e8:	20003760 	.word	0x20003760

0800c8ec <abort>:
 800c8ec:	b508      	push	{r3, lr}
 800c8ee:	2006      	movs	r0, #6
 800c8f0:	f000 f834 	bl	800c95c <raise>
 800c8f4:	2001      	movs	r0, #1
 800c8f6:	f000 f85d 	bl	800c9b4 <_exit>

0800c8fa <_malloc_usable_size_r>:
 800c8fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8fe:	1f18      	subs	r0, r3, #4
 800c900:	2b00      	cmp	r3, #0
 800c902:	bfbc      	itt	lt
 800c904:	580b      	ldrlt	r3, [r1, r0]
 800c906:	18c0      	addlt	r0, r0, r3
 800c908:	4770      	bx	lr

0800c90a <_raise_r>:
 800c90a:	291f      	cmp	r1, #31
 800c90c:	b538      	push	{r3, r4, r5, lr}
 800c90e:	4604      	mov	r4, r0
 800c910:	460d      	mov	r5, r1
 800c912:	d904      	bls.n	800c91e <_raise_r+0x14>
 800c914:	2316      	movs	r3, #22
 800c916:	6003      	str	r3, [r0, #0]
 800c918:	f04f 30ff 	mov.w	r0, #4294967295
 800c91c:	bd38      	pop	{r3, r4, r5, pc}
 800c91e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c920:	b112      	cbz	r2, 800c928 <_raise_r+0x1e>
 800c922:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c926:	b94b      	cbnz	r3, 800c93c <_raise_r+0x32>
 800c928:	4620      	mov	r0, r4
 800c92a:	f000 f831 	bl	800c990 <_getpid_r>
 800c92e:	462a      	mov	r2, r5
 800c930:	4601      	mov	r1, r0
 800c932:	4620      	mov	r0, r4
 800c934:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c938:	f000 b818 	b.w	800c96c <_kill_r>
 800c93c:	2b01      	cmp	r3, #1
 800c93e:	d00a      	beq.n	800c956 <_raise_r+0x4c>
 800c940:	1c59      	adds	r1, r3, #1
 800c942:	d103      	bne.n	800c94c <_raise_r+0x42>
 800c944:	2316      	movs	r3, #22
 800c946:	6003      	str	r3, [r0, #0]
 800c948:	2001      	movs	r0, #1
 800c94a:	e7e7      	b.n	800c91c <_raise_r+0x12>
 800c94c:	2400      	movs	r4, #0
 800c94e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c952:	4628      	mov	r0, r5
 800c954:	4798      	blx	r3
 800c956:	2000      	movs	r0, #0
 800c958:	e7e0      	b.n	800c91c <_raise_r+0x12>
	...

0800c95c <raise>:
 800c95c:	4b02      	ldr	r3, [pc, #8]	; (800c968 <raise+0xc>)
 800c95e:	4601      	mov	r1, r0
 800c960:	6818      	ldr	r0, [r3, #0]
 800c962:	f7ff bfd2 	b.w	800c90a <_raise_r>
 800c966:	bf00      	nop
 800c968:	20000014 	.word	0x20000014

0800c96c <_kill_r>:
 800c96c:	b538      	push	{r3, r4, r5, lr}
 800c96e:	4d07      	ldr	r5, [pc, #28]	; (800c98c <_kill_r+0x20>)
 800c970:	2300      	movs	r3, #0
 800c972:	4604      	mov	r4, r0
 800c974:	4608      	mov	r0, r1
 800c976:	4611      	mov	r1, r2
 800c978:	602b      	str	r3, [r5, #0]
 800c97a:	f000 f813 	bl	800c9a4 <_kill>
 800c97e:	1c43      	adds	r3, r0, #1
 800c980:	d102      	bne.n	800c988 <_kill_r+0x1c>
 800c982:	682b      	ldr	r3, [r5, #0]
 800c984:	b103      	cbz	r3, 800c988 <_kill_r+0x1c>
 800c986:	6023      	str	r3, [r4, #0]
 800c988:	bd38      	pop	{r3, r4, r5, pc}
 800c98a:	bf00      	nop
 800c98c:	20003760 	.word	0x20003760

0800c990 <_getpid_r>:
 800c990:	f000 b800 	b.w	800c994 <_getpid>

0800c994 <_getpid>:
 800c994:	4b02      	ldr	r3, [pc, #8]	; (800c9a0 <_getpid+0xc>)
 800c996:	2258      	movs	r2, #88	; 0x58
 800c998:	601a      	str	r2, [r3, #0]
 800c99a:	f04f 30ff 	mov.w	r0, #4294967295
 800c99e:	4770      	bx	lr
 800c9a0:	20003760 	.word	0x20003760

0800c9a4 <_kill>:
 800c9a4:	4b02      	ldr	r3, [pc, #8]	; (800c9b0 <_kill+0xc>)
 800c9a6:	2258      	movs	r2, #88	; 0x58
 800c9a8:	601a      	str	r2, [r3, #0]
 800c9aa:	f04f 30ff 	mov.w	r0, #4294967295
 800c9ae:	4770      	bx	lr
 800c9b0:	20003760 	.word	0x20003760

0800c9b4 <_exit>:
 800c9b4:	e7fe      	b.n	800c9b4 <_exit>
	...

0800c9b8 <_init>:
 800c9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ba:	bf00      	nop
 800c9bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9be:	bc08      	pop	{r3}
 800c9c0:	469e      	mov	lr, r3
 800c9c2:	4770      	bx	lr

0800c9c4 <_fini>:
 800c9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9c6:	bf00      	nop
 800c9c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9ca:	bc08      	pop	{r3}
 800c9cc:	469e      	mov	lr, r3
 800c9ce:	4770      	bx	lr
