{
  "Top": "Bert_layer",
  "RtlTop": "Bert_layer",
  "RtlPrefix": "",
  "RtlSubPrefix": "Bert_layer_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "v242": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v242_address0",
          "name": "v242_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v242_ce0",
          "name": "v242_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v242_q0",
          "name": "v242_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v243": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v243_address0",
          "name": "v243_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v243_ce0",
          "name": "v243_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v243_q0",
          "name": "v243_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v244": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v244_address0",
          "name": "v244_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v244_ce0",
          "name": "v244_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v244_q0",
          "name": "v244_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v245": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v245_address0",
          "name": "v245_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v245_ce0",
          "name": "v245_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v245_q0",
          "name": "v245_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v246": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v246_address0",
          "name": "v246_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v246_ce0",
          "name": "v246_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v246_q0",
          "name": "v246_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v247": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v247_address0",
          "name": "v247_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v247_ce0",
          "name": "v247_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v247_q0",
          "name": "v247_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v248": {
      "index": "6",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v248_address0",
          "name": "v248_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v248_ce0",
          "name": "v248_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v248_q0",
          "name": "v248_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v249": {
      "index": "7",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v249_address0",
          "name": "v249_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v249_ce0",
          "name": "v249_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v249_q0",
          "name": "v249_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v250": {
      "index": "8",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v250_address0",
          "name": "v250_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v250_ce0",
          "name": "v250_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v250_q0",
          "name": "v250_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v251": {
      "index": "9",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v251_address0",
          "name": "v251_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v251_ce0",
          "name": "v251_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v251_q0",
          "name": "v251_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v252": {
      "index": "10",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v252_address0",
          "name": "v252_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v252_ce0",
          "name": "v252_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v252_q0",
          "name": "v252_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v253": {
      "index": "11",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v253_address0",
          "name": "v253_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v253_ce0",
          "name": "v253_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v253_q0",
          "name": "v253_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v254": {
      "index": "12",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v254_address0",
          "name": "v254_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v254_ce0",
          "name": "v254_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v254_q0",
          "name": "v254_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v255": {
      "index": "13",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v255_address0",
          "name": "v255_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v255_ce0",
          "name": "v255_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v255_q0",
          "name": "v255_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v256": {
      "index": "14",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v256_address0",
          "name": "v256_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v256_ce0",
          "name": "v256_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v256_q0",
          "name": "v256_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v257": {
      "index": "15",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v257_address0",
          "name": "v257_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v257_ce0",
          "name": "v257_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v257_q0",
          "name": "v257_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v258": {
      "index": "16",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v258_address0",
          "name": "v258_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v258_ce0",
          "name": "v258_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v258_q0",
          "name": "v258_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v259": {
      "index": "17",
      "direction": "out",
      "srcType": "ap_fixed<24, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v259_address0",
          "name": "v259_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v259_ce0",
          "name": "v259_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v259_we0",
          "name": "v259_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v259_d0",
          "name": "v259_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top Bert_layer -name Bert_layer"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Bert_layer"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "86122061",
    "Latency": "86122060"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Bert_layer",
    "Version": "1.0",
    "DisplayName": "Bert_layer",
    "Revision": "2113191140",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Bert_layer_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/kernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Attention_layer.vhd",
      "impl\/vhdl\/Attention_layer_obkb.vhd",
      "impl\/vhdl\/Bert_layer_Attention_layer.vhd",
      "impl\/vhdl\/Bert_layer_Attention_layer_outp_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Attention_layer_Pipeline_l_gemm_i2_l_j2.vhd",
      "impl\/vhdl\/Bert_layer_Attention_layer_Pipeline_l_norm_i3_l_j3.vhd",
      "impl\/vhdl\/Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.vhd",
      "impl\/vhdl\/Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_bias_i10_l_j10.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_bias_i19_l_j18.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k3.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k5.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2.vhd",
      "impl\/vhdl\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2.vhd",
      "impl\/vhdl\/Bert_layer_dadd_6pcA.vhd",
      "impl\/vhdl\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_dmul_60iy.vhd",
      "impl\/vhdl\/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_exp_generic_double_s.vhd",
      "impl\/vhdl\/Bert_layer_fadd_3eOg.vhd",
      "impl\/vhdl\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_faddfsmb6.vhd",
      "impl\/vhdl\/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fcmp_3Zio.vhd",
      "impl\/vhdl\/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fdiv_3fYi.vhd",
      "impl\/vhdl\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_fexp_3hbi.vhd",
      "impl\/vhdl\/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Bert_layer_fmul_3cud.vhd",
      "impl\/vhdl\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fpext_32ns_64_2_no_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_fpext_g8j.vhd",
      "impl\/vhdl\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x.vhd",
      "impl\/vhdl\/Bert_layer_fptrunncg.vhd",
      "impl\/vhdl\/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_fsqrt_ocq.vhd",
      "impl\/vhdl\/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/Bert_layer_generic_tanh_float_s.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1_Pipeline_l_j12.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1_Pipeline_l_j13.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1_Pipeline_l_mean_var_i13.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_250_1.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_254_2.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_mean_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_Pipeline_l_j12.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_Pipeline_l_j13.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_Pipeline_l_mean_var_i13.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_250_1.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_254_2.vhd",
      "impl\/vhdl\/Bert_layer_Layer_norm_var_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_ds1.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_ds1_outp1_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_ds1_Pipeline_l_S_k_0_k4.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_0_k.vhd",
      "impl\/vhdl\/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2.vhd",
      "impl\/vhdl\/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/Bert_layer_mac_muShg.vhd",
      "impl\/vhdl\/Bert_layer_mul_12s_80ns_90_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_13s_71s_71_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_36Xh4.vhd",
      "impl\/vhdl\/Bert_layer_mul_40ns_40ns_80_2_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_40s_40s_72_2_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_43ns_36ns_79_3_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_43PgM.vhd",
      "impl\/vhdl\/Bert_layer_mul_44Yie.vhd",
      "impl\/vhdl\/Bert_layer_mul_49ns_44ns_93_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_49QgW.vhd",
      "impl\/vhdl\/Bert_layer_mul_50ns_50ns_100_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_50Rg6.vhd",
      "impl\/vhdl\/Bert_layer_mul_54DeQ.vhd",
      "impl\/vhdl\/Bert_layer_mul_54Mgi.vhd",
      "impl\/vhdl\/Bert_layer_mul_54s_6ns_54_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_55Ngs.vhd",
      "impl\/vhdl\/Bert_layer_mul_71Ee0.vhd",
      "impl\/vhdl\/Bert_layer_mul_71ns_4ns_75_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_72OgC.vhd",
      "impl\/vhdl\/Bert_layer_mul_72WhU.vhd",
      "impl\/vhdl\/Bert_layer_mul_73Ffa.vhd",
      "impl\/vhdl\/Bert_layer_mul_73ns_6ns_79_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_77KfY.vhd",
      "impl\/vhdl\/Bert_layer_mul_77ns_6ns_83_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_77s_54ns_130_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_77s_55ns_130_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_80Lf8.vhd",
      "impl\/vhdl\/Bert_layer_mul_82JfO.vhd",
      "impl\/vhdl\/Bert_layer_mul_82ns_6ns_88_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_83Gfk.vhd",
      "impl\/vhdl\/Bert_layer_mul_83ns_6ns_89_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_87IfE.vhd",
      "impl\/vhdl\/Bert_layer_mul_87ns_6ns_93_5_1.vhd",
      "impl\/vhdl\/Bert_layer_mul_92Hfu.vhd",
      "impl\/vhdl\/Bert_layer_mul_92ns_6ns_98_5_1.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.vhd",
      "impl\/vhdl\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_exp_sum_i4.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_gemm_i6_l_j6.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_mh_merge_i8_l_j8.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_mh_separate_i7_l_j7.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_l_update_i5.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_100_1.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_Q_h_V_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_v95_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_v97_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_Self_attention_V_h_V_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_v260_V.vhd",
      "impl\/vhdl\/Bert_layer_v260_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_v263_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_v265.vhd",
      "impl\/vhdl\/Bert_layer_v265_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Bert_layer_v267.vhd",
      "impl\/vhdl\/Bert_layer_v267_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Context_layer.vhd",
      "impl\/vhdl\/exp_generic_double_s.vhd",
      "impl\/vhdl\/Gelu_layer.vhd",
      "impl\/vhdl\/generic_tanh_float_s.vhd",
      "impl\/vhdl\/Layer_norm.vhd",
      "impl\/vhdl\/Linear_layer_ds0.vhd",
      "impl\/vhdl\/Linear_layer_ds1.vhd",
      "impl\/vhdl\/Linear_layer_ds1_qcK.vhd",
      "impl\/vhdl\/Linear_layer_ds2.vhd",
      "impl\/vhdl\/Linear_layer_qkv.vhd",
      "impl\/vhdl\/pow_generic_doublAem.vhd",
      "impl\/vhdl\/pow_generic_doublBew.vhd",
      "impl\/vhdl\/pow_generic_doublCeG.vhd",
      "impl\/vhdl\/pow_generic_double_s.vhd",
      "impl\/vhdl\/pow_generic_doublrcU.vhd",
      "impl\/vhdl\/pow_generic_doublsc4.vhd",
      "impl\/vhdl\/pow_generic_doubltde.vhd",
      "impl\/vhdl\/pow_generic_doubludo.vhd",
      "impl\/vhdl\/pow_generic_doublvdy.vhd",
      "impl\/vhdl\/pow_generic_doublwdI.vhd",
      "impl\/vhdl\/pow_generic_doublxdS.vhd",
      "impl\/vhdl\/pow_generic_doublyd2.vhd",
      "impl\/vhdl\/pow_generic_doublzec.vhd",
      "impl\/vhdl\/Res_layer.vhd",
      "impl\/vhdl\/Self_attention.vhd",
      "impl\/vhdl\/Self_attention_Q_ibs.vhd",
      "impl\/vhdl\/Self_attention_v95.vhd",
      "impl\/vhdl\/Softmax_layer.vhd",
      "impl\/vhdl\/Softmax_layer_inpdEe.vhd",
      "impl\/vhdl\/Bert_layer.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Attention_layer.v",
      "impl\/verilog\/Attention_layer_obkb.v",
      "impl\/verilog\/Bert_layer_Attention_layer.v",
      "impl\/verilog\/Bert_layer_Attention_layer_outp_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Attention_layer_Pipeline_l_gemm_i2_l_j2.v",
      "impl\/verilog\/Bert_layer_Attention_layer_Pipeline_l_norm_i3_l_j3.v",
      "impl\/verilog\/Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.v",
      "impl\/verilog\/Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_bias_i10_l_j10.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_bias_i19_l_j18.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k3.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k5.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2.v",
      "impl\/verilog\/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2.v",
      "impl\/verilog\/Bert_layer_dadd_6pcA.v",
      "impl\/verilog\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_dmul_60iy.v",
      "impl\/verilog\/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1.v",
      "impl\/verilog\/Bert_layer_exp_generic_double_s.v",
      "impl\/verilog\/Bert_layer_fadd_3eOg.v",
      "impl\/verilog\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_faddfsmb6.v",
      "impl\/verilog\/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_fcmp_3Zio.v",
      "impl\/verilog\/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fdiv_3fYi.v",
      "impl\/verilog\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_fexp_3hbi.v",
      "impl\/verilog\/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Bert_layer_fmul_3cud.v",
      "impl\/verilog\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fpext_32ns_64_2_no_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_fpext_g8j.v",
      "impl\/verilog\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x.v",
      "impl\/verilog\/Bert_layer_fptrunncg.v",
      "impl\/verilog\/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/Bert_layer_fsqrt_ocq.v",
      "impl\/verilog\/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/Bert_layer_generic_tanh_float_s.v",
      "impl\/verilog\/Bert_layer_Layer_norm.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1_Pipeline_l_j12.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1_Pipeline_l_j13.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1_Pipeline_l_mean_var_i13.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_250_1.v",
      "impl\/verilog\/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_254_2.v",
      "impl\/verilog\/Bert_layer_Layer_norm_mean_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Layer_norm_Pipeline_l_j12.v",
      "impl\/verilog\/Bert_layer_Layer_norm_Pipeline_l_j13.v",
      "impl\/verilog\/Bert_layer_Layer_norm_Pipeline_l_mean_var_i13.v",
      "impl\/verilog\/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_250_1.v",
      "impl\/verilog\/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_254_2.v",
      "impl\/verilog\/Bert_layer_Layer_norm_var_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Linear_layer_ds1.v",
      "impl\/verilog\/Bert_layer_Linear_layer_ds1_outp1_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15.v",
      "impl\/verilog\/Bert_layer_Linear_layer_ds1_Pipeline_l_S_k_0_k4.v",
      "impl\/verilog\/Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2.v",
      "impl\/verilog\/Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_0_k.v",
      "impl\/verilog\/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2.v",
      "impl\/verilog\/Bert_layer_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/Bert_layer_mac_muShg.v",
      "impl\/verilog\/Bert_layer_mul_12s_80ns_90_5_1.v",
      "impl\/verilog\/Bert_layer_mul_13s_71s_71_5_1.v",
      "impl\/verilog\/Bert_layer_mul_36Xh4.v",
      "impl\/verilog\/Bert_layer_mul_40ns_40ns_80_2_1.v",
      "impl\/verilog\/Bert_layer_mul_40s_40s_72_2_1.v",
      "impl\/verilog\/Bert_layer_mul_43ns_36ns_79_3_1.v",
      "impl\/verilog\/Bert_layer_mul_43PgM.v",
      "impl\/verilog\/Bert_layer_mul_44Yie.v",
      "impl\/verilog\/Bert_layer_mul_49ns_44ns_93_5_1.v",
      "impl\/verilog\/Bert_layer_mul_49QgW.v",
      "impl\/verilog\/Bert_layer_mul_50ns_50ns_100_5_1.v",
      "impl\/verilog\/Bert_layer_mul_50Rg6.v",
      "impl\/verilog\/Bert_layer_mul_54DeQ.v",
      "impl\/verilog\/Bert_layer_mul_54Mgi.v",
      "impl\/verilog\/Bert_layer_mul_54s_6ns_54_5_1.v",
      "impl\/verilog\/Bert_layer_mul_55Ngs.v",
      "impl\/verilog\/Bert_layer_mul_71Ee0.v",
      "impl\/verilog\/Bert_layer_mul_71ns_4ns_75_5_1.v",
      "impl\/verilog\/Bert_layer_mul_72OgC.v",
      "impl\/verilog\/Bert_layer_mul_72WhU.v",
      "impl\/verilog\/Bert_layer_mul_73Ffa.v",
      "impl\/verilog\/Bert_layer_mul_73ns_6ns_79_5_1.v",
      "impl\/verilog\/Bert_layer_mul_77KfY.v",
      "impl\/verilog\/Bert_layer_mul_77ns_6ns_83_5_1.v",
      "impl\/verilog\/Bert_layer_mul_77s_54ns_130_5_1.v",
      "impl\/verilog\/Bert_layer_mul_77s_55ns_130_5_1.v",
      "impl\/verilog\/Bert_layer_mul_80Lf8.v",
      "impl\/verilog\/Bert_layer_mul_82JfO.v",
      "impl\/verilog\/Bert_layer_mul_82ns_6ns_88_5_1.v",
      "impl\/verilog\/Bert_layer_mul_83Gfk.v",
      "impl\/verilog\/Bert_layer_mul_83ns_6ns_89_5_1.v",
      "impl\/verilog\/Bert_layer_mul_87IfE.v",
      "impl\/verilog\/Bert_layer_mul_87ns_6ns_93_5_1.v",
      "impl\/verilog\/Bert_layer_mul_92Hfu.v",
      "impl\/verilog\/Bert_layer_mul_92ns_6ns_98_5_1.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.v",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.dat",
      "impl\/verilog\/Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.v",
      "impl\/verilog\/Bert_layer_Self_attention.v",
      "impl\/verilog\/Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_exp_sum_i4.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_gemm_i6_l_j6.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_mh_merge_i8_l_j8.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_mh_separate_i7_l_j7.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_l_update_i5.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_100_1.v",
      "impl\/verilog\/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2.v",
      "impl\/verilog\/Bert_layer_Self_attention_Q_h_V_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_v95_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_v97_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_Self_attention_V_h_V_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_v260_V.v",
      "impl\/verilog\/Bert_layer_v260_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_v263_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_v265.v",
      "impl\/verilog\/Bert_layer_v265_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Bert_layer_v267.v",
      "impl\/verilog\/Bert_layer_v267_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Context_layer.v",
      "impl\/verilog\/exp_generic_double_s.v",
      "impl\/verilog\/Gelu_layer.v",
      "impl\/verilog\/generic_tanh_float_s.v",
      "impl\/verilog\/Layer_norm.v",
      "impl\/verilog\/Linear_layer_ds0.v",
      "impl\/verilog\/Linear_layer_ds1.v",
      "impl\/verilog\/Linear_layer_ds1_qcK.v",
      "impl\/verilog\/Linear_layer_ds2.v",
      "impl\/verilog\/Linear_layer_qkv.v",
      "impl\/verilog\/pow_generic_doublAem.v",
      "impl\/verilog\/pow_generic_doublAem_rom.dat",
      "impl\/verilog\/pow_generic_doublBew.v",
      "impl\/verilog\/pow_generic_doublBew_rom.dat",
      "impl\/verilog\/pow_generic_doublCeG.v",
      "impl\/verilog\/pow_generic_doublCeG_rom.dat",
      "impl\/verilog\/pow_generic_double_s.v",
      "impl\/verilog\/pow_generic_doublrcU.v",
      "impl\/verilog\/pow_generic_doublrcU_rom.dat",
      "impl\/verilog\/pow_generic_doublsc4.v",
      "impl\/verilog\/pow_generic_doublsc4_rom.dat",
      "impl\/verilog\/pow_generic_doubltde.v",
      "impl\/verilog\/pow_generic_doubltde_rom.dat",
      "impl\/verilog\/pow_generic_doubludo.v",
      "impl\/verilog\/pow_generic_doubludo_rom.dat",
      "impl\/verilog\/pow_generic_doublvdy.v",
      "impl\/verilog\/pow_generic_doublvdy_rom.dat",
      "impl\/verilog\/pow_generic_doublwdI.v",
      "impl\/verilog\/pow_generic_doublwdI_rom.dat",
      "impl\/verilog\/pow_generic_doublxdS.v",
      "impl\/verilog\/pow_generic_doublxdS_rom.dat",
      "impl\/verilog\/pow_generic_doublyd2.v",
      "impl\/verilog\/pow_generic_doublyd2_rom.dat",
      "impl\/verilog\/pow_generic_doublzec.v",
      "impl\/verilog\/pow_generic_doublzec_rom.dat",
      "impl\/verilog\/Res_layer.v",
      "impl\/verilog\/Self_attention.v",
      "impl\/verilog\/Self_attention_Q_ibs.v",
      "impl\/verilog\/Self_attention_v95.v",
      "impl\/verilog\/Softmax_layer.v",
      "impl\/verilog\/Softmax_layer_inpdEe.v",
      "impl\/verilog\/Bert_layer.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Bert_layer_ap_dadd_3_full_dsp_64_ip.tcl",
      "impl\/misc\/Bert_layer_ap_dmul_4_max_dsp_64_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fexp_7_full_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fptrunc_0_no_dsp_64_ip.tcl",
      "impl\/misc\/Bert_layer_ap_fsqrt_10_no_dsp_32_ip.tcl",
      "impl\/misc\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip.tcl",
      "impl\/misc\/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Bert_layer.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "Bert_layer_ap_dadd_3_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_ap_dadd_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_dmul_4_max_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_ap_dmul_4_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fadd_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_faddfsub_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fcmp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name Bert_layer_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fdiv_14_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fexp_7_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_fexp_7_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fpext_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fptrunc_0_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_fptrunc_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_ap_fsqrt_10_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_ap_fsqrt_10_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "v242_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"v242_address0": "DATA"},
      "ports": ["v242_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v242"
        }]
    },
    "v242_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"v242_q0": "DATA"},
      "ports": ["v242_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v242"
        }]
    },
    "v243_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"v243_address0": "DATA"},
      "ports": ["v243_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v243"
        }]
    },
    "v243_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"v243_q0": "DATA"},
      "ports": ["v243_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v243"
        }]
    },
    "v244_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v244_address0": "DATA"},
      "ports": ["v244_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v244"
        }]
    },
    "v244_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"v244_q0": "DATA"},
      "ports": ["v244_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v244"
        }]
    },
    "v245_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"v245_address0": "DATA"},
      "ports": ["v245_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v245"
        }]
    },
    "v245_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"v245_q0": "DATA"},
      "ports": ["v245_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v245"
        }]
    },
    "v246_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v246_address0": "DATA"},
      "ports": ["v246_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v246"
        }]
    },
    "v246_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"v246_q0": "DATA"},
      "ports": ["v246_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v246"
        }]
    },
    "v247_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"v247_address0": "DATA"},
      "ports": ["v247_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v247"
        }]
    },
    "v247_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"v247_q0": "DATA"},
      "ports": ["v247_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v247"
        }]
    },
    "v248_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v248_address0": "DATA"},
      "ports": ["v248_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v248"
        }]
    },
    "v248_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"v248_q0": "DATA"},
      "ports": ["v248_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v248"
        }]
    },
    "v249_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"v249_address0": "DATA"},
      "ports": ["v249_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v249"
        }]
    },
    "v249_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"v249_q0": "DATA"},
      "ports": ["v249_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v249"
        }]
    },
    "v250_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v250_address0": "DATA"},
      "ports": ["v250_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v250"
        }]
    },
    "v250_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"v250_q0": "DATA"},
      "ports": ["v250_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v250"
        }]
    },
    "v251_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "22",
      "portMap": {"v251_address0": "DATA"},
      "ports": ["v251_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v251"
        }]
    },
    "v251_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"v251_q0": "DATA"},
      "ports": ["v251_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v251"
        }]
    },
    "v252_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"v252_address0": "DATA"},
      "ports": ["v252_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v252"
        }]
    },
    "v252_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"v252_q0": "DATA"},
      "ports": ["v252_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v252"
        }]
    },
    "v253_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "22",
      "portMap": {"v253_address0": "DATA"},
      "ports": ["v253_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v253"
        }]
    },
    "v253_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"v253_q0": "DATA"},
      "ports": ["v253_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v253"
        }]
    },
    "v254_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v254_address0": "DATA"},
      "ports": ["v254_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v254"
        }]
    },
    "v254_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"v254_q0": "DATA"},
      "ports": ["v254_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v254"
        }]
    },
    "v255_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v255_address0": "DATA"},
      "ports": ["v255_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v255"
        }]
    },
    "v255_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v255_q0": "DATA"},
      "ports": ["v255_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v255"
        }]
    },
    "v256_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v256_address0": "DATA"},
      "ports": ["v256_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v256"
        }]
    },
    "v256_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v256_q0": "DATA"},
      "ports": ["v256_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v256"
        }]
    },
    "v257_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v257_address0": "DATA"},
      "ports": ["v257_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v257"
        }]
    },
    "v257_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v257_q0": "DATA"},
      "ports": ["v257_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v257"
        }]
    },
    "v258_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"v258_address0": "DATA"},
      "ports": ["v258_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v258"
        }]
    },
    "v258_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v258_q0": "DATA"},
      "ports": ["v258_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v258"
        }]
    },
    "v259_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"v259_address0": "DATA"},
      "ports": ["v259_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v259"
        }]
    },
    "v259_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"v259_d0": "DATA"},
      "ports": ["v259_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v259"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "v242_address0": {
      "dir": "out",
      "width": "14"
    },
    "v242_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v242_q0": {
      "dir": "in",
      "width": "24"
    },
    "v243_address0": {
      "dir": "out",
      "width": "20"
    },
    "v243_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v243_q0": {
      "dir": "in",
      "width": "24"
    },
    "v244_address0": {
      "dir": "out",
      "width": "10"
    },
    "v244_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v244_q0": {
      "dir": "in",
      "width": "24"
    },
    "v245_address0": {
      "dir": "out",
      "width": "20"
    },
    "v245_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v245_q0": {
      "dir": "in",
      "width": "24"
    },
    "v246_address0": {
      "dir": "out",
      "width": "10"
    },
    "v246_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v246_q0": {
      "dir": "in",
      "width": "24"
    },
    "v247_address0": {
      "dir": "out",
      "width": "20"
    },
    "v247_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v247_q0": {
      "dir": "in",
      "width": "24"
    },
    "v248_address0": {
      "dir": "out",
      "width": "10"
    },
    "v248_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v248_q0": {
      "dir": "in",
      "width": "24"
    },
    "v249_address0": {
      "dir": "out",
      "width": "20"
    },
    "v249_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v249_q0": {
      "dir": "in",
      "width": "24"
    },
    "v250_address0": {
      "dir": "out",
      "width": "10"
    },
    "v250_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v250_q0": {
      "dir": "in",
      "width": "24"
    },
    "v251_address0": {
      "dir": "out",
      "width": "22"
    },
    "v251_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v251_q0": {
      "dir": "in",
      "width": "24"
    },
    "v252_address0": {
      "dir": "out",
      "width": "12"
    },
    "v252_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v252_q0": {
      "dir": "in",
      "width": "24"
    },
    "v253_address0": {
      "dir": "out",
      "width": "22"
    },
    "v253_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v253_q0": {
      "dir": "in",
      "width": "24"
    },
    "v254_address0": {
      "dir": "out",
      "width": "10"
    },
    "v254_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v254_q0": {
      "dir": "in",
      "width": "24"
    },
    "v255_address0": {
      "dir": "out",
      "width": "10"
    },
    "v255_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v255_q0": {
      "dir": "in",
      "width": "32"
    },
    "v256_address0": {
      "dir": "out",
      "width": "10"
    },
    "v256_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v256_q0": {
      "dir": "in",
      "width": "32"
    },
    "v257_address0": {
      "dir": "out",
      "width": "10"
    },
    "v257_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v257_q0": {
      "dir": "in",
      "width": "32"
    },
    "v258_address0": {
      "dir": "out",
      "width": "10"
    },
    "v258_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v258_q0": {
      "dir": "in",
      "width": "32"
    },
    "v259_address0": {
      "dir": "out",
      "width": "14"
    },
    "v259_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v259_we0": {
      "dir": "out",
      "width": "1"
    },
    "v259_d0": {
      "dir": "out",
      "width": "24"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Bert_layer",
      "Instances": [
        {
          "ModuleName": "Linear_layer_qkv",
          "InstanceName": "grp_Linear_layer_qkv_fu_254",
          "Instances": [
            {
              "ModuleName": "Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2",
              "InstanceName": "grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89"
            },
            {
              "ModuleName": "Linear_layer_qkv_Pipeline_l_bias_i1_l_j1",
              "InstanceName": "grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95"
            },
            {
              "ModuleName": "Linear_layer_qkv_Pipeline_l_S_k_0_k",
              "InstanceName": "grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103"
            }
          ]
        },
        {
          "ModuleName": "Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2",
          "InstanceName": "grp_Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2_fu_270"
        },
        {
          "ModuleName": "Self_attention",
          "InstanceName": "grp_Self_attention_fu_276",
          "Instances": [
            {
              "ModuleName": "Self_attention_Pipeline_l_mh_separate_i7_l_j7",
              "InstanceName": "grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122"
            },
            {
              "ModuleName": "Self_attention_Pipeline_VITIS_LOOP_100_1",
              "InstanceName": "grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136"
            },
            {
              "ModuleName": "Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2",
              "InstanceName": "grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141"
            },
            {
              "ModuleName": "Attention_layer",
              "InstanceName": "grp_Attention_layer_fu_146",
              "Instances": [
                {
                  "ModuleName": "Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2",
                  "InstanceName": "grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20"
                },
                {
                  "ModuleName": "Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4",
                  "InstanceName": "grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26"
                },
                {
                  "ModuleName": "Attention_layer_Pipeline_l_gemm_i2_l_j2",
                  "InstanceName": "grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32"
                },
                {
                  "ModuleName": "Attention_layer_Pipeline_l_norm_i3_l_j3",
                  "InstanceName": "grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41"
                }
              ]
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_exp_sum_i4",
              "InstanceName": "grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_update_i5",
              "InstanceName": "grp_Self_attention_Pipeline_l_update_i5_fu_159"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_gemm_i6_l_j6",
              "InstanceName": "grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177"
            },
            {
              "ModuleName": "Self_attention_Pipeline_l_mh_merge_i8_l_j8",
              "InstanceName": "grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195"
            }
          ]
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_bias_i10_l_j10",
          "InstanceName": "grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_284"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2",
          "InstanceName": "grp_Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2_fu_291"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_k_0_k3",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_296"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_308"
        },
        {
          "ModuleName": "Layer_norm",
          "InstanceName": "grp_Layer_norm_fu_316",
          "Instances": [
            {
              "ModuleName": "Layer_norm_Pipeline_VITIS_LOOP_250_1",
              "InstanceName": "grp_Layer_norm_Pipeline_VITIS_LOOP_250_1_fu_125"
            },
            {
              "ModuleName": "Layer_norm_Pipeline_VITIS_LOOP_254_2",
              "InstanceName": "grp_Layer_norm_Pipeline_VITIS_LOOP_254_2_fu_131"
            },
            {
              "ModuleName": "Layer_norm_Pipeline_l_mean_var_i13",
              "InstanceName": "grp_Layer_norm_Pipeline_l_mean_var_i13_fu_137"
            },
            {
              "ModuleName": "Layer_norm_Pipeline_l_j12",
              "InstanceName": "grp_Layer_norm_Pipeline_l_j12_fu_144"
            },
            {
              "ModuleName": "Layer_norm_Pipeline_l_j13",
              "InstanceName": "grp_Layer_norm_Pipeline_l_j13_fu_156"
            }
          ]
        },
        {
          "ModuleName": "Linear_layer_ds1",
          "InstanceName": "grp_Linear_layer_ds1_fu_326",
          "Instances": [
            {
              "ModuleName": "Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2",
              "InstanceName": "grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100"
            },
            {
              "ModuleName": "Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4",
              "InstanceName": "grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106"
            },
            {
              "ModuleName": "Linear_layer_ds1_Pipeline_l_bias_i16_l_j15",
              "InstanceName": "grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112"
            },
            {
              "ModuleName": "Linear_layer_ds1_Pipeline_l_S_k_0_k4",
              "InstanceName": "grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121"
            }
          ]
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_336",
          "Instances": [
            {
              "ModuleName": "pow_generic_double_s",
              "InstanceName": "grp_pow_generic_double_s_fu_164"
            },
            {
              "ModuleName": "generic_tanh_float_s",
              "InstanceName": "grp_generic_tanh_float_s_fu_193",
              "Instances": [{
                  "ModuleName": "exp_generic_double_s",
                  "InstanceName": "grp_exp_generic_double_s_fu_89"
                }]
            }
          ]
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_bias_i19_l_j18",
          "InstanceName": "grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_372"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_k_0_k5",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_379"
        },
        {
          "ModuleName": "Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119",
          "InstanceName": "grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119_fu_391"
        },
        {
          "ModuleName": "Layer_norm_1",
          "InstanceName": "grp_Layer_norm_1_fu_398",
          "Instances": [
            {
              "ModuleName": "Layer_norm_1_Pipeline_VITIS_LOOP_250_1",
              "InstanceName": "grp_Layer_norm_1_Pipeline_VITIS_LOOP_250_1_fu_125"
            },
            {
              "ModuleName": "Layer_norm_1_Pipeline_VITIS_LOOP_254_2",
              "InstanceName": "grp_Layer_norm_1_Pipeline_VITIS_LOOP_254_2_fu_131"
            },
            {
              "ModuleName": "Layer_norm_1_Pipeline_l_mean_var_i13",
              "InstanceName": "grp_Layer_norm_1_Pipeline_l_mean_var_i13_fu_137"
            },
            {
              "ModuleName": "Layer_norm_1_Pipeline_l_j12",
              "InstanceName": "grp_Layer_norm_1_Pipeline_l_j12_fu_144"
            },
            {
              "ModuleName": "Layer_norm_1_Pipeline_l_j13",
              "InstanceName": "grp_Layer_norm_1_Pipeline_l_j13_fu_156"
            }
          ]
        }
      ]
    },
    "Info": {
      "Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_qkv_Pipeline_l_S_k_0_k": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_qkv_Pipeline_l_bias_i1_l_j1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_qkv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_mh_separate_i7_l_j7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Attention_layer_Pipeline_l_gemm_i2_l_j2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Attention_layer_Pipeline_l_norm_i3_l_j3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Attention_layer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_VITIS_LOOP_100_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_exp_sum_i4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_update_i5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_gemm_i6_l_j6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention_Pipeline_l_mh_merge_i8_l_j8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Self_attention": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_k_0_k3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_bias_i10_l_j10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_Pipeline_VITIS_LOOP_250_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_Pipeline_VITIS_LOOP_254_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_Pipeline_l_j12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_Pipeline_l_mean_var_i13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_Pipeline_l_j13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_ds1_Pipeline_l_S_k_0_k4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_ds1_Pipeline_l_bias_i16_l_j15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Linear_layer_ds1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exp_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_tanh_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_k_0_k5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_bias_i19_l_j18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1_Pipeline_VITIS_LOOP_250_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1_Pipeline_VITIS_LOOP_254_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1_Pipeline_l_j12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1_Pipeline_l_mean_var_i13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1_Pipeline_l_j13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Layer_norm_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Bert_layer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9218",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.639"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_23_1_VITIS_LOOP_24_2",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "45",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "182",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_qkv_Pipeline_l_S_k_0_k": {
        "Latency": {
          "LatencyBest": "773",
          "LatencyAvg": "773",
          "LatencyWorst": "773",
          "PipelineII": "773",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "l_S_k_0_k",
            "TripCount": "768",
            "Latency": "771",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "470",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "302",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_qkv_Pipeline_l_bias_i1_l_j1": {
        "Latency": {
          "LatencyBest": "9220",
          "LatencyAvg": "9220",
          "LatencyWorst": "9220",
          "PipelineII": "9220",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.098"
        },
        "Loops": [{
            "Name": "l_bias_i1_l_j1",
            "TripCount": "9216",
            "Latency": "9218",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "101",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "213",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_qkv": {
        "Latency": {
          "LatencyBest": "7188489",
          "LatencyAvg": "7188489",
          "LatencyWorst": "7188489",
          "PipelineII": "7188489",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.098"
        },
        "Loops": [{
            "Name": "l_gemm_i_l_j",
            "TripCount": "9216",
            "Latency": "7170048",
            "PipelineII": "",
            "PipelineDepth": "778"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "725",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1012",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_mh_separate_i7_l_j7": {
        "Latency": {
          "LatencyBest": "771",
          "LatencyAvg": "771",
          "LatencyWorst": "771",
          "PipelineII": "771",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.098"
        },
        "Loops": [{
            "Name": "l_mh_separate_i7_l_j7",
            "TripCount": "768",
            "Latency": "769",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "201",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_60_1_VITIS_LOOP_61_2",
            "TripCount": "144",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "159",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_65_3_VITIS_LOOP_66_4",
            "TripCount": "144",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "159",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Attention_layer_Pipeline_l_gemm_i2_l_j2": {
        "Latency": {
          "LatencyBest": "584",
          "LatencyAvg": "584",
          "LatencyWorst": "584",
          "PipelineII": "584",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "l_gemm_i2_l_j2",
            "TripCount": "144",
            "Latency": "582",
            "PipelineII": "4",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "208",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "94",
          "FF": "13224",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "9005",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "16",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Attention_layer_Pipeline_l_norm_i3_l_j3": {
        "Latency": {
          "LatencyBest": "156",
          "LatencyAvg": "156",
          "LatencyWorst": "156",
          "PipelineII": "156",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.972"
        },
        "Loops": [{
            "Name": "l_norm_i3_l_j3",
            "TripCount": "144",
            "Latency": "154",
            "PipelineII": "1",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "616",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1260",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Attention_layer": {
        "Latency": {
          "LatencyBest": "891",
          "LatencyAvg": "891",
          "LatencyWorst": "891",
          "PipelineII": "891",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.972"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "208",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "94",
          "FF": "13904",
          "AVAIL_FF": "106400",
          "UTIL_FF": "13",
          "LUT": "10863",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "20",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_VITIS_LOOP_100_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_100_1",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_exp_sum_i4": {
        "Latency": {
          "LatencyBest": "206",
          "LatencyAvg": "206",
          "LatencyWorst": "206",
          "PipelineII": "206",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.352"
        },
        "Loops": [{
            "Name": "l_exp_sum_i4",
            "TripCount": "12",
            "Latency": "204",
            "PipelineII": "12",
            "PipelineDepth": "73"
          }],
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "2133",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1929",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_update_i5": {
        "Latency": {
          "LatencyBest": "96",
          "LatencyAvg": "96",
          "LatencyWorst": "96",
          "PipelineII": "96",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.314"
        },
        "Loops": [{
            "Name": "l_update_i5",
            "TripCount": "12",
            "Latency": "94",
            "PipelineII": "6",
            "PipelineDepth": "29"
          }],
        "Area": {
          "FF": "3818",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "7775",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.940"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_131_1_VITIS_LOOP_132_2",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "35",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "160",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_gemm_i6_l_j6": {
        "Latency": {
          "LatencyBest": "777",
          "LatencyAvg": "777",
          "LatencyWorst": "777",
          "PipelineII": "777",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "l_gemm_i6_l_j6",
            "TripCount": "768",
            "Latency": "775",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "1563",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "695",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention_Pipeline_l_mh_merge_i8_l_j8": {
        "Latency": {
          "LatencyBest": "771",
          "LatencyAvg": "771",
          "LatencyWorst": "771",
          "PipelineII": "771",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "l_mh_merge_i8_l_j8",
            "TripCount": "768",
            "Latency": "769",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "201",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Self_attention": {
        "Latency": {
          "LatencyBest": "42289",
          "LatencyAvg": "42289",
          "LatencyWorst": "42289",
          "PipelineII": "42289",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.352"
        },
        "Loops": [{
            "Name": "l_S_h_0_h",
            "TripCount": "12",
            "Latency": "42288",
            "PipelineII": "",
            "PipelineDepth": "3524"
          }],
        "Area": {
          "BRAM_18K": "87",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "31",
          "DSP": "259",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "117",
          "FF": "24115",
          "AVAIL_FF": "106400",
          "UTIL_FF": "22",
          "LUT": "24669",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "46",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_196_2": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9218",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.639"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_195_1_VITIS_LOOP_196_2",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "45",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "182",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_k_0_k3": {
        "Latency": {
          "LatencyBest": "773",
          "LatencyAvg": "773",
          "LatencyWorst": "773",
          "PipelineII": "773",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "l_S_k_0_k3",
            "TripCount": "768",
            "Latency": "771",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "273",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "221",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_bias_i10_l_j10": {
        "Latency": {
          "LatencyBest": "9220",
          "LatencyAvg": "9220",
          "LatencyWorst": "9220",
          "PipelineII": "9220",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.098"
        },
        "Loops": [{
            "Name": "l_bias_i10_l_j10",
            "TripCount": "9216",
            "Latency": "9218",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "101",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "213",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11": {
        "Latency": {
          "LatencyBest": "9224",
          "LatencyAvg": "9224",
          "LatencyWorst": "9224",
          "PipelineII": "9224",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.972"
        },
        "Loops": [{
            "Name": "l_S_i_j_0_i11_l_j11",
            "TripCount": "9216",
            "Latency": "9222",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "668",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1284",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_Pipeline_VITIS_LOOP_250_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_250_1",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_Pipeline_VITIS_LOOP_254_2": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_254_2",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_Pipeline_l_j12": {
        "Latency": {
          "LatencyBest": "3848",
          "LatencyAvg": "3848",
          "LatencyWorst": "3848",
          "PipelineII": "3848",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_j12",
            "TripCount": "768",
            "Latency": "3846",
            "PipelineII": "5",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "333",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "276",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_Pipeline_l_mean_var_i13": {
        "Latency": {
          "LatencyBest": "40",
          "LatencyAvg": "40",
          "LatencyWorst": "40",
          "PipelineII": "40",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_mean_var_i13",
            "TripCount": "12",
            "Latency": "38",
            "PipelineII": "1",
            "PipelineDepth": "28"
          }],
        "Area": {
          "FF": "519",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "188",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_Pipeline_l_j13": {
        "Latency": {
          "LatencyBest": "806",
          "LatencyAvg": "806",
          "LatencyWorst": "806",
          "PipelineII": "806",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_j13",
            "TripCount": "768",
            "Latency": "804",
            "PipelineII": "1",
            "PipelineDepth": "38"
          }],
        "Area": {
          "FF": "956",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "838",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm": {
        "Latency": {
          "LatencyBest": "56314",
          "LatencyAvg": "56314",
          "LatencyWorst": "56314",
          "PipelineII": "56314",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [
          {
            "Name": "l_sum_i12",
            "TripCount": "12",
            "Latency": "46224",
            "PipelineII": "",
            "PipelineDepth": "3852"
          },
          {
            "Name": "l_norm_i14",
            "TripCount": "12",
            "Latency": "10032",
            "PipelineII": "",
            "PipelineDepth": "836"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "2306",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "2176",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2": {
        "Latency": {
          "LatencyBest": "36866",
          "LatencyAvg": "36866",
          "LatencyWorst": "36866",
          "PipelineII": "36866",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.917"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_311_1_VITIS_LOOP_312_2",
            "TripCount": "36864",
            "Latency": "36864",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "195",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4": {
        "Latency": {
          "LatencyBest": "36866",
          "LatencyAvg": "36866",
          "LatencyWorst": "36866",
          "PipelineII": "36866",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.917"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_316_3_VITIS_LOOP_317_4",
            "TripCount": "36864",
            "Latency": "36864",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "195",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_ds1_Pipeline_l_S_k_0_k4": {
        "Latency": {
          "LatencyBest": "773",
          "LatencyAvg": "773",
          "LatencyWorst": "773",
          "PipelineII": "773",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "l_S_k_0_k4",
            "TripCount": "768",
            "Latency": "771",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "277",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "223",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_ds1_Pipeline_l_bias_i16_l_j15": {
        "Latency": {
          "LatencyBest": "36872",
          "LatencyAvg": "36872",
          "LatencyWorst": "36872",
          "PipelineII": "36872",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.157"
        },
        "Loops": [{
            "Name": "l_bias_i16_l_j15",
            "TripCount": "36864",
            "Latency": "36870",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "676",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1297",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Linear_layer_ds1": {
        "Latency": {
          "LatencyBest": "28753933",
          "LatencyAvg": "28753933",
          "LatencyWorst": "28753933",
          "PipelineII": "28753933",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.157"
        },
        "Loops": [{
            "Name": "l_gemm_i15_l_j14",
            "TripCount": "36864",
            "Latency": "28680192",
            "PipelineII": "",
            "PipelineDepth": "778"
          }],
        "Area": {
          "BRAM_18K": "96",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "34",
          "FF": "1175",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2297",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "pow_generic_double_s": {
        "Latency": {
          "LatencyBest": "85",
          "LatencyAvg": "85",
          "LatencyWorst": "85",
          "PipelineII": "1",
          "PipelineDepth": "86",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.421"
        },
        "Area": {
          "BRAM_18K": "30",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "10",
          "DSP": "63",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "28",
          "FF": "14035",
          "AVAIL_FF": "106400",
          "UTIL_FF": "13",
          "LUT": "9091",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "17",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "exp_generic_double_s": {
        "Latency": {
          "LatencyBest": "28",
          "LatencyAvg": "28",
          "LatencyWorst": "28",
          "PipelineII": "1",
          "PipelineDepth": "29",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.080"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "3668",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "3506",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "generic_tanh_float_s": {
        "Latency": {
          "LatencyBest": "72",
          "LatencyAvg": "72",
          "LatencyWorst": "72",
          "PipelineII": "1",
          "PipelineDepth": "73",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "32",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "14",
          "FF": "10579",
          "AVAIL_FF": "106400",
          "UTIL_FF": "9",
          "LUT": "7692",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16": {
        "Latency": {
          "LatencyBest": "37072",
          "LatencyAvg": "37072",
          "LatencyWorst": "37072",
          "PipelineII": "37072",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.421"
        },
        "Loops": [{
            "Name": "l_S_i_j_0_i17_l_j16",
            "TripCount": "36864",
            "Latency": "37070",
            "PipelineII": "1",
            "PipelineDepth": "208"
          }],
        "Area": {
          "BRAM_18K": "35",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "12",
          "DSP": "120",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "54",
          "FF": "27143",
          "AVAIL_FF": "106400",
          "UTIL_FF": "25",
          "LUT": "19198",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "36",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_VITIS_LOOP_377_1_VITIS_LOOP_378_2": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9218",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.639"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_377_1_VITIS_LOOP_378_2",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "45",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "182",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_k_0_k5": {
        "Latency": {
          "LatencyBest": "3077",
          "LatencyAvg": "3077",
          "LatencyWorst": "3077",
          "PipelineII": "3077",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "l_S_k_0_k5",
            "TripCount": "3072",
            "Latency": "3075",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "275",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "230",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_bias_i19_l_j18": {
        "Latency": {
          "LatencyBest": "9220",
          "LatencyAvg": "9220",
          "LatencyWorst": "9220",
          "PipelineII": "9220",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.098"
        },
        "Loops": [{
            "Name": "l_bias_i19_l_j18",
            "TripCount": "9216",
            "Latency": "9218",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "101",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "213",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Bert_layer_Pipeline_l_S_i_j_0_i11_l_j119": {
        "Latency": {
          "LatencyBest": "9224",
          "LatencyAvg": "9224",
          "LatencyWorst": "9224",
          "PipelineII": "9224",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.972"
        },
        "Loops": [{
            "Name": "l_S_i_j_0_i11_l_j11",
            "TripCount": "9216",
            "Latency": "9222",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "668",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1284",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1_Pipeline_VITIS_LOOP_250_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_250_1",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1_Pipeline_VITIS_LOOP_254_2": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.624"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_254_2",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1_Pipeline_l_j12": {
        "Latency": {
          "LatencyBest": "3848",
          "LatencyAvg": "3848",
          "LatencyWorst": "3848",
          "PipelineII": "3848",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_j12",
            "TripCount": "768",
            "Latency": "3846",
            "PipelineII": "5",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "333",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "276",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1_Pipeline_l_mean_var_i13": {
        "Latency": {
          "LatencyBest": "40",
          "LatencyAvg": "40",
          "LatencyWorst": "40",
          "PipelineII": "40",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_mean_var_i13",
            "TripCount": "12",
            "Latency": "38",
            "PipelineII": "1",
            "PipelineDepth": "28"
          }],
        "Area": {
          "FF": "519",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "188",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1_Pipeline_l_j13": {
        "Latency": {
          "LatencyBest": "806",
          "LatencyAvg": "806",
          "LatencyWorst": "806",
          "PipelineII": "806",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "l_j13",
            "TripCount": "768",
            "Latency": "804",
            "PipelineII": "1",
            "PipelineDepth": "38"
          }],
        "Area": {
          "FF": "956",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "838",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Layer_norm_1": {
        "Latency": {
          "LatencyBest": "56314",
          "LatencyAvg": "56314",
          "LatencyWorst": "56314",
          "PipelineII": "56314",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [
          {
            "Name": "l_sum_i12",
            "TripCount": "12",
            "Latency": "46224",
            "PipelineII": "",
            "PipelineDepth": "3852"
          },
          {
            "Name": "l_norm_i14",
            "TripCount": "12",
            "Latency": "10032",
            "PipelineII": "",
            "PipelineDepth": "836"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "2306",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "2176",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "Bert_layer": {
        "Latency": {
          "LatencyBest": "86122060",
          "LatencyAvg": "86122060",
          "LatencyWorst": "86122060",
          "PipelineII": "86122061",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.352"
        },
        "Loops": [
          {
            "Name": "l_gemm_i9_l_j9",
            "TripCount": "9216",
            "Latency": "7170048",
            "PipelineII": "",
            "PipelineDepth": "778"
          },
          {
            "Name": "l_gemm_i18_l_j17",
            "TripCount": "9216",
            "Latency": "28403712",
            "PipelineII": "",
            "PipelineDepth": "3082"
          }
        ],
        "Area": {
          "BRAM_18K": "674",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "240",
          "DSP": "397",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "180",
          "FF": "61568",
          "AVAIL_FF": "106400",
          "UTIL_FF": "57",
          "LUT": "59554",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "111",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-09-03 07:20:51 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1.2"
  }
}
