Generating HDL for page 15.60.28.1 E CH REGISTERS WM BIT at 9/18/2020 5:45:13 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_15_60_28_1_E_CH_REGISTERS_WM_BIT_tb.vhdl, generating default test bench code.
Note: DOT Function at 3F has input level(s) of S, and output level(s) of S, Logic Function set to OR
Found combinatorial loop (need D FF) at output of gate at 3B
Found combinatorial loop (need D FF) at output of gate at 2B
Found combinatorial loop (need D FF) at output of gate at 3G
Found combinatorial loop (need D FF) at output of gate at 2G
Removed 2 outputs from Gate at 1F to ignored block(s) or identical signal names
Generating Statement for block at 4B with output pin(s) of OUT_4B_NoPin
	and inputs of MS_E1_INPUT_WM_BIT,PS_SET_E1_REG
	and logic function of NAND
Generating Statement for block at 3B with *latched* output pin(s) of OUT_3B_C_Latch, OUT_3B_C_Latch
	and inputs of OUT_4B_NoPin,OUT_2B_D
	and logic function of NAND
Generating Statement for block at 2B with *latched* output pin(s) of OUT_2B_D_Latch, OUT_2B_D_Latch
	and inputs of OUT_3B_C,OUT_4C_Q
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_1B_D, OUT_1B_D, OUT_1B_D
	and inputs of OUT_2B_D
	and logic function of NOT
Generating Statement for block at 4C with output pin(s) of OUT_4C_Q
	and inputs of PS_SET_E1_REG,PS_E1_INPUT_WM_BIT
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_C, OUT_2C_C, OUT_2C_C
	and inputs of OUT_3B_C
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_F
	and inputs of OUT_1B_D,PS_COPY_E1_WM_DOT_C_BIT,PS_SET_E2_REG
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_E
	and inputs of OUT_2C_C,PS_SET_E2_REG,PS_COPY_INV_E1_WM_DOT_C_BIT
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_P
	and inputs of OUT_4E_F,OUT_4F_E
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_C
	and inputs of OUT_DOT_3F
	and logic function of NOT
Generating Statement for block at 4G with output pin(s) of OUT_4G_D
	and inputs of OUT_2C_C,PS_SET_E2_REG,PS_COPY_E1_WM_DOT_C_BIT
	and logic function of NAND
Generating Statement for block at 3G with *latched* output pin(s) of OUT_3G_P_Latch
	and inputs of MS_SET_E2_WORD_SEPARATOR,OUT_2G_NoPin
	and logic function of NAND
Generating Statement for block at 2G with *latched* output pin(s) of OUT_2G_NoPin_Latch, OUT_2G_NoPin_Latch
	and inputs of OUT_4G_D,OUT_DOT_3F,OUT_4H_C
	and logic function of NAND
Generating Statement for block at 1G with output pin(s) of OUT_1G_B
	and inputs of OUT_2G_NoPin
	and logic function of NOT
Generating Statement for block at 4H with output pin(s) of OUT_4H_C
	and inputs of OUT_1B_D,PS_SET_E2_REG,PS_COPY_INV_E1_WM_DOT_C_BIT
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_DOT_3F, OUT_DOT_3F
	and inputs of OUT_3F_P,OUT_3G_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_E1_REG_NOT_WM_BIT
	from gate output OUT_1B_D
Generating output sheet edge signal assignment to 
	signal PS_E1_REG_WM_BIT
	from gate output OUT_2C_C
Generating output sheet edge signal assignment to 
	signal PS_E2_REG_WM_BIT
	from gate output OUT_1F_C
Generating output sheet edge signal assignment to 
	signal MS_E2_REG_WM_BIT
	from gate output OUT_1G_B
Generating D Flip Flop for block at 3B
Generating D Flip Flop for block at 2B
Generating D Flip Flop for block at 3G
Generating D Flip Flop for block at 2G
