TimeQuest Timing Analyzer report for cpu_prj
Thu Nov 09 16:27:39 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Recovery: 'clk'
 16. Slow 1200mV 85C Model Removal: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Hold: 'clk'
 31. Slow 1200mV 0C Model Recovery: 'clk'
 32. Slow 1200mV 0C Model Removal: 'clk'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Slow 1200mV 0C Model Metastability Report
 39. Fast 1200mV 0C Model Setup Summary
 40. Fast 1200mV 0C Model Hold Summary
 41. Fast 1200mV 0C Model Recovery Summary
 42. Fast 1200mV 0C Model Removal Summary
 43. Fast 1200mV 0C Model Minimum Pulse Width Summary
 44. Fast 1200mV 0C Model Setup: 'clk'
 45. Fast 1200mV 0C Model Hold: 'clk'
 46. Fast 1200mV 0C Model Recovery: 'clk'
 47. Fast 1200mV 0C Model Removal: 'clk'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Fast 1200mV 0C Model Metastability Report
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Board Trace Model Assignments
 60. Input Transition Times
 61. Signal Integrity Metrics (Slow 1200mv 0c Model)
 62. Signal Integrity Metrics (Slow 1200mv 85c Model)
 63. Signal Integrity Metrics (Fast 1200mv 0c Model)
 64. Setup Transfers
 65. Hold Transfers
 66. Recovery Transfers
 67. Removal Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; cpu_prj                                                            ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ; < 0.1%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; cpu_prj.sdc   ; OK     ; Thu Nov 09 16:27:36 2023 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 16.000 ; 62.5 MHz  ; 0.000 ; 8.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 33.63 MHz ; 33.63 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk   ; -13.735 ; -12370.153        ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; 12.006 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 2.766 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 7.652 ; 0.000                             ;
+-------+-------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                   ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                          ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.735 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 30.026     ;
; -13.733 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.227      ; 30.008     ;
; -13.702 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.225      ; 29.975     ;
; -13.700 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.245      ; 29.993     ;
; -13.698 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.251      ; 29.997     ;
; -13.688 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.252      ; 29.988     ;
; -13.683 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 29.974     ;
; -13.683 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.255      ; 29.986     ;
; -13.682 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.255      ; 29.985     ;
; -13.661 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.245      ; 29.954     ;
; -13.656 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.269      ; 29.973     ;
; -13.646 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.237      ; 29.931     ;
; -13.639 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.225      ; 29.912     ;
; -13.618 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.213      ; 29.879     ;
; -13.607 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.225      ; 29.880     ;
; -13.598 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.259      ; 29.905     ;
; -13.596 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.243      ; 29.887     ;
; -13.569 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.243      ; 29.860     ;
; -13.561 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.267      ; 29.876     ;
; -13.553 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.253      ; 29.854     ;
; -13.551 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.268      ; 29.867     ;
; -13.551 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.273      ; 29.872     ;
; -13.546 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.271      ; 29.865     ;
; -13.545 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.271      ; 29.864     ;
; -13.534 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.271      ; 29.853     ;
; -13.512 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.273      ; 29.833     ;
; -13.509 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.253      ; 29.810     ;
; -13.507 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.297      ; 29.852     ;
; -13.490 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.253      ; 29.791     ;
; -13.469 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.241      ; 29.758     ;
; -13.461 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.238      ; 29.747     ;
; -13.458 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.253      ; 29.759     ;
; -13.432 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.259      ; 29.739     ;
; -13.354 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.226      ; 29.628     ;
; -13.340 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.239      ; 29.627     ;
; -13.330 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.226      ; 29.604     ;
; -13.329 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.245      ; 29.622     ;
; -13.324 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.254      ; 29.626     ;
; -13.319 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.252      ; 29.619     ;
; -13.283 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 29.574     ;
; -13.256 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 29.532     ;
; -13.237 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.257      ; 29.542     ;
; -13.235 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.241      ; 29.524     ;
; -13.217 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.242      ; 29.507     ;
; -13.203 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.255      ; 29.506     ;
; -13.200 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.265      ; 29.513     ;
; -13.200 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.250      ; 29.498     ;
; -13.198 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.234      ; 29.480     ;
; -13.192 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.251      ; 29.491     ;
; -13.190 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.266      ; 29.504     ;
; -13.190 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.271      ; 29.509     ;
; -13.185 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.269      ; 29.502     ;
; -13.185 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.246      ; 29.479     ;
; -13.184 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.269      ; 29.501     ;
; -13.183 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.230      ; 29.461     ;
; -13.181 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.254      ; 29.483     ;
; -13.180 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.273      ; 29.501     ;
; -13.173 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.269      ; 29.490     ;
; -13.170 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.280      ; 29.498     ;
; -13.163 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.258      ; 29.469     ;
; -13.158 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.254      ; 29.460     ;
; -13.156 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.238      ; 29.442     ;
; -13.155 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.244      ; 29.447     ;
; -13.153 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.259      ; 29.460     ;
; -13.153 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.264      ; 29.465     ;
; -13.151 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.271      ; 29.470     ;
; -13.148 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.251      ; 29.447     ;
; -13.148 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.254      ; 29.450     ;
; -13.148 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.262      ; 29.458     ;
; -13.147 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.262      ; 29.457     ;
; -13.146 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.259      ; 29.453     ;
; -13.146 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.295      ; 29.489     ;
; -13.140 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.240      ; 29.428     ;
; -13.138 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.255      ; 29.441     ;
; -13.138 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.260      ; 29.446     ;
; -13.136 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.262      ; 29.446     ;
; -13.133 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.258      ; 29.439     ;
; -13.132 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.258      ; 29.438     ;
; -13.129 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.251      ; 29.428     ;
; -13.121 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.262      ; 29.431     ;
; -13.121 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.258      ; 29.427     ;
; -13.114 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.264      ; 29.426     ;
; -13.113 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.248      ; 29.409     ;
; -13.111 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.263      ; 29.422     ;
; -13.111 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.244      ; 29.403     ;
; -13.111 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.268      ; 29.427     ;
; -13.109 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.288      ; 29.445     ;
; -13.108 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.239      ; 29.395     ;
; -13.107 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.256      ; 29.411     ;
; -13.106 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.266      ; 29.420     ;
; -13.105 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.266      ; 29.419     ;
; -13.104 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.250      ; 29.402     ;
; -13.102 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.234      ; 29.384     ;
; -13.099 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.260      ; 29.407     ;
; -13.097 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.251      ; 29.396     ;
; -13.096 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.240      ; 29.384     ;
; -13.094 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.266      ; 29.408     ;
; -13.094 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.284      ; 29.426     ;
; -13.092 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.244      ; 29.384     ;
; -13.082 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.253      ; 29.383     ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|bit_cnt[1]                                  ; uart_debug:u_uart_debug|bit_cnt[1]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|bit_cnt[3]                                  ; uart_debug:u_uart_debug|bit_cnt[3]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|uart_state.END                              ; uart_debug:u_uart_debug|uart_state.END                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|byte_cnt[1]                                 ; uart_debug:u_uart_debug|byte_cnt[1]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; uart_debug:u_uart_debug|byte_cnt[2]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_rx_state.IDLE                                      ; uart:u_uart|uart_rx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_rx_state.BEGIN                                     ; uart:u_uart|uart_rx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|rx_bit_cnt[1]                                           ; uart:u_uart|rx_bit_cnt[1]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|rx_bit_cnt[2]                                           ; uart:u_uart|rx_bit_cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|rx_bit_cnt[3]                                           ; uart:u_uart|rx_bit_cnt[3]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_rx_state.END                                       ; uart:u_uart|uart_rx_state.END                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_tx_state.BEGIN                                     ; uart:u_uart|uart_tx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_tx_state.TX_BYTE                                   ; uart:u_uart|uart_tx_state.TX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_tx_state.END                                       ; uart:u_uart|uart_tx_state.END                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_ctrl[1]                                            ; uart:u_uart|uart_ctrl[1]                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|tx_data_rd                                              ; uart:u_uart|tx_data_rd                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                      ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                       ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_ctrl[0]                                            ; uart:u_uart|uart_ctrl[0]                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer:u_timer|timer_ctrl[0]                                         ; timer:u_timer|timer_ctrl[0]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer:u_timer|timer_ctrl[2]                                         ; timer:u_timer|timer_ctrl[2]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o             ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|clint:u_clint|cause[2]                                ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; uart_debug:u_uart_debug|bit_cnt[0]                                  ; uart_debug:u_uart_debug|bit_cnt[0]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; uart:u_uart|rx_bit_cnt[0]                                           ; uart:u_uart|rx_bit_cnt[0]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]               ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.491 ; uart:u_uart|uart_rx_state.IDLE                                      ; uart:u_uart|uart_rx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.785      ;
; 0.499 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[1][0]   ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[2][0] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; uart:u_uart|rx_bit_cnt[0]                                           ; uart:u_uart|rx_bit_cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[2][0]   ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[3][0] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; uart_debug:u_uart_debug|bit_cnt[0]                                  ; uart_debug:u_uart_debug|bit_cnt[1]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.502 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[8]                         ; RISCV:u_RISCV|clint:u_clint|ins_addr[8]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[13]                        ; RISCV:u_RISCV|clint:u_clint|ins_addr[13]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.512 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[20]               ; RISCV:u_RISCV|clint:u_clint|int_addr_o[20]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.805      ;
; 0.513 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]                ; uart:u_uart|uart_rx_delay                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.807      ;
; 0.514 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; uart_debug:u_uart_debug|data_rd_flag                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.808      ;
; 0.517 ; uart_debug:u_uart_debug|uart_state.IDLE                             ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.811      ;
; 0.520 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.814      ;
; 0.524 ; uart:u_uart|uart_rx_data_buf_temp[7]                                ; uart:u_uart|uart_rx_data_buf_temp[6]                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.818      ;
; 0.525 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|rx_bit_cnt[1]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; uart:u_uart|tx_bit_cnt[0]                                           ; uart:u_uart|tx_bit_cnt[3]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; uart:u_uart|uart_rx_data_buf_temp[4]                                ; uart:u_uart|uart_rx_data_buf_temp[3]                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; uart:u_uart|uart_rx_data_buf_temp[3]                                ; uart:u_uart|uart_rx_data_buf_temp[2]                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.530 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[6]             ; RISCV:u_RISCV|clint:u_clint|wr_data_o[6]                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.822      ;
; 0.536 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.830      ;
; 0.536 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[23] ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.828      ;
; 0.571 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MSTATUS_MRET              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[22]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.864      ;
; 0.641 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[0][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.935      ;
; 0.644 ; uart_debug:u_uart_debug|wr_data_reg[5]                              ; uart_debug:u_uart_debug|mem_wr_data_o[5]                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.938      ;
; 0.648 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[3]                ; RISCV:u_RISCV|clint:u_clint|int_addr_o[3]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.941      ;
; 0.659 ; uart:u_uart|uart_tx_state.END                                       ; uart:u_uart|uart_tx                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.953      ;
; 0.668 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[26]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[26]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.961      ;
; 0.670 ; timer:u_timer|timer_ctrl[2]                                         ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|int_flag_o[0]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.963      ;
; 0.675 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[2]                         ; RISCV:u_RISCV|clint:u_clint|ins_addr[2]                           ; clk          ; clk         ; 0.000        ; 0.083      ; 0.970      ;
; 0.677 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[28]     ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[28]   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.971      ;
; 0.686 ; uart_debug:u_uart_debug|wr_data_reg[7]                              ; uart_debug:u_uart_debug|mem_wr_data_o[7]                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.981      ;
; 0.686 ; uart_debug:u_uart_debug|wr_data_reg[6]                              ; uart_debug:u_uart_debug|mem_wr_data_o[6]                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.980      ;
; 0.688 ; uart_debug:u_uart_debug|wr_data_reg[1]                              ; uart_debug:u_uart_debug|mem_wr_data_o[1]                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.982      ;
; 0.693 ; uart:u_uart|uart_rx_data_buf_temp[6]                                ; uart:u_uart|uart_rx_data_buf_temp[5]                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.986      ;
; 0.696 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[20]            ; RISCV:u_RISCV|clint:u_clint|wr_data_o[20]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.989      ;
; 0.697 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[0][0]   ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[1][0] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.991      ;
; 0.699 ; uart_debug:u_uart_debug|wr_data_reg[4]                              ; uart_debug:u_uart_debug|mem_wr_data_o[4]                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.994      ;
; 0.699 ; uart:u_uart|uart_rx_data_buf_temp[0]                                ; uart:u_uart|uart_rx_data_buf[0]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.992      ;
; 0.701 ; rst_ctrl:u_rst_ctrl|rst_reg                                         ; rst_ctrl:u_rst_ctrl|rst_n                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.994      ;
; 0.705 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[1]   ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[1] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.999      ;
; 0.710 ; uart_debug:u_uart_debug|wr_data_reg[0]                              ; uart_debug:u_uart_debug|mem_wr_data_o[0]                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.004      ;
; 0.714 ; uart_debug:u_uart_debug|byte_data[0]                                ; uart_debug:u_uart_debug|wr_data_reg[24]                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.006      ;
; 0.722 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[9]                ; RISCV:u_RISCV|clint:u_clint|int_addr_o[9]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.015      ;
; 0.722 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[34]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[35]        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.016      ;
; 0.722 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[26]     ; RISCV:u_RISCV|clint:u_clint|ins_addr[26]                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.016      ;
; 0.722 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[45]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[46]        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.016      ;
; 0.723 ; uart:u_uart|uart_rx_data_buf_temp[1]                                ; uart:u_uart|uart_rx_data_buf[1]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[36]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[37]        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[39]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[40]        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[4]      ; RISCV:u_RISCV|clint:u_clint|ins_addr[4]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[43]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[44]        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[29]     ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[29]                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[6]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[9]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[10]        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.016      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[61]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[62]        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.016      ;
; 0.724 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[52]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[53]        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[55]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[56]        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[59]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[60]        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[25]     ; RISCV:u_RISCV|clint:u_clint|ins_addr[25]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.018      ;
; 0.725 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[8]         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.019      ;
; 0.725 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.017      ;
; 0.726 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[22]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[25]        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.018      ;
; 0.727 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[16]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[17]        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.020      ;
; 0.728 ; uart_debug:u_uart_debug|uart_state.END                              ; uart_debug:u_uart_debug|uart_state.IDLE                           ; clk          ; clk         ; 0.000        ; 0.084      ; 1.024      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                          ;
+--------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.006 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[10]          ; clk          ; clk         ; 16.000       ; -0.098     ; 3.897      ;
; 12.006 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[28]          ; clk          ; clk         ; 16.000       ; -0.098     ; 3.897      ;
; 12.006 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[22]          ; clk          ; clk         ; 16.000       ; -0.098     ; 3.897      ;
; 12.006 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[29]          ; clk          ; clk         ; 16.000       ; -0.098     ; 3.897      ;
; 12.009 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[25]          ; clk          ; clk         ; 16.000       ; -0.099     ; 3.893      ;
; 12.009 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[25] ; clk          ; clk         ; 16.000       ; -0.099     ; 3.893      ;
; 12.009 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[26]          ; clk          ; clk         ; 16.000       ; -0.099     ; 3.893      ;
; 12.009 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[26] ; clk          ; clk         ; 16.000       ; -0.099     ; 3.893      ;
; 12.009 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[27]          ; clk          ; clk         ; 16.000       ; -0.099     ; 3.893      ;
; 12.009 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[22] ; clk          ; clk         ; 16.000       ; -0.099     ; 3.893      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[1]                                          ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[2]                                          ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[3]                                          ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[4]                                          ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[5]                                          ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[6]                                          ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[7]                                          ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[8]                                          ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[9]                                          ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[10]                                         ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[11]                                         ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[12]                                         ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[0]                                 ; clk          ; clk         ; 16.000       ; -0.050     ; 3.939      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[1]                                 ; clk          ; clk         ; 16.000       ; -0.050     ; 3.939      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[2]                                 ; clk          ; clk         ; 16.000       ; -0.050     ; 3.939      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[3]                                 ; clk          ; clk         ; 16.000       ; -0.050     ; 3.939      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[4]                                 ; clk          ; clk         ; 16.000       ; -0.050     ; 3.939      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[5]                                 ; clk          ; clk         ; 16.000       ; -0.050     ; 3.939      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[6]                                 ; clk          ; clk         ; 16.000       ; -0.050     ; 3.939      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[8]                                 ; clk          ; clk         ; 16.000       ; -0.050     ; 3.939      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[9]                                 ; clk          ; clk         ; 16.000       ; -0.050     ; 3.939      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[10]                                ; clk          ; clk         ; 16.000       ; -0.050     ; 3.939      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[11]                                ; clk          ; clk         ; 16.000       ; -0.050     ; 3.939      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; clk          ; clk         ; 16.000       ; -0.051     ; 3.938      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; clk          ; clk         ; 16.000       ; -0.051     ; 3.938      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|bit_cnt[0]                                  ; clk          ; clk         ; 16.000       ; -0.053     ; 3.936      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|bit_cnt[1]                                  ; clk          ; clk         ; 16.000       ; -0.053     ; 3.936      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|bit_cnt[2]                                  ; clk          ; clk         ; 16.000       ; -0.053     ; 3.936      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|bit_cnt[3]                                  ; clk          ; clk         ; 16.000       ; -0.053     ; 3.936      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.END                              ; clk          ; clk         ; 16.000       ; -0.053     ; 3.936      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.IDLE                             ; clk          ; clk         ; 16.000       ; -0.051     ; 3.938      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[7]                                 ; clk          ; clk         ; 16.000       ; -0.050     ; 3.939      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[12]                                ; clk          ; clk         ; 16.000       ; -0.050     ; 3.939      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_en_o                                 ; clk          ; clk         ; 16.000       ; -0.053     ; 3.936      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[2]                            ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[3]                            ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[4]                            ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[5]                            ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[6]                            ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[7]                            ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[8]                            ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[9]                            ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[10]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[11]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[12]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[13]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[14]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[17]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[18]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[19]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[20]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[21]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[22]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[23]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[24]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[25]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[26]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[27]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[28]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[29]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[30]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[31]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[24]                             ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[0]                              ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[0]                            ; clk          ; clk         ; 16.000       ; -0.056     ; 3.933      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[27]                             ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[19]                             ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[11]                             ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[3]                              ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[28]                           ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[20]                             ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[12]                             ; clk          ; clk         ; 16.000       ; -0.056     ; 3.933      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[4]                              ; clk          ; clk         ; 16.000       ; -0.056     ; 3.933      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[4]                            ; clk          ; clk         ; 16.000       ; -0.056     ; 3.933      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[23]                             ; clk          ; clk         ; 16.000       ; -0.054     ; 3.935      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[7]                              ; clk          ; clk         ; 16.000       ; -0.056     ; 3.933      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[7]                            ; clk          ; clk         ; 16.000       ; -0.056     ; 3.933      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[18]                             ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[10]                             ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[10]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[31]                           ; clk          ; clk         ; 16.000       ; -0.056     ; 3.933      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[8]                            ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[27]                           ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[20]                           ; clk          ; clk         ; 16.000       ; -0.056     ; 3.933      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[13]                             ; clk          ; clk         ; 16.000       ; -0.055     ; 3.934      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[13]                           ; clk          ; clk         ; 16.000       ; -0.056     ; 3.933      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[12]                           ; clk          ; clk         ; 16.000       ; -0.056     ; 3.933      ;
; 12.012 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[18]                           ; clk          ; clk         ; 16.000       ; -0.056     ; 3.933      ;
+--------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                          ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.766 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[25]          ; clk          ; clk         ; 0.000        ; 0.630      ; 3.608      ;
; 2.766 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[30]          ; clk          ; clk         ; 0.000        ; 0.630      ; 3.608      ;
; 2.766 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[26]          ; clk          ; clk         ; 0.000        ; 0.630      ; 3.608      ;
; 2.787 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[10]                  ; clk          ; clk         ; 0.000        ; 0.596      ; 3.595      ;
; 2.787 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[9]                   ; clk          ; clk         ; 0.000        ; 0.596      ; 3.595      ;
; 2.802 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[27] ; clk          ; clk         ; 0.000        ; 0.595      ; 3.609      ;
; 2.802 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[29] ; clk          ; clk         ; 0.000        ; 0.595      ; 3.609      ;
; 2.802 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[26] ; clk          ; clk         ; 0.000        ; 0.595      ; 3.609      ;
; 2.802 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[22] ; clk          ; clk         ; 0.000        ; 0.595      ; 3.609      ;
; 2.802 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[20] ; clk          ; clk         ; 0.000        ; 0.595      ; 3.609      ;
; 2.802 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[19] ; clk          ; clk         ; 0.000        ; 0.595      ; 3.609      ;
; 2.802 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[28] ; clk          ; clk         ; 0.000        ; 0.595      ; 3.609      ;
; 2.802 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[4]      ; clk          ; clk         ; 0.000        ; 0.588      ; 3.602      ;
; 2.803 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]           ; clk          ; clk         ; 0.000        ; 0.597      ; 3.612      ;
; 2.803 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]           ; clk          ; clk         ; 0.000        ; 0.597      ; 3.612      ;
; 2.803 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]           ; clk          ; clk         ; 0.000        ; 0.597      ; 3.612      ;
; 2.803 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[3]           ; clk          ; clk         ; 0.000        ; 0.597      ; 3.612      ;
; 2.803 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]           ; clk          ; clk         ; 0.000        ; 0.597      ; 3.612      ;
; 2.804 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|hold_flag_reg[1]   ; clk          ; clk         ; 0.000        ; 0.595      ; 3.611      ;
; 2.804 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[6]           ; clk          ; clk         ; 0.000        ; 0.595      ; 3.611      ;
; 2.804 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[2]           ; clk          ; clk         ; 0.000        ; 0.595      ; 3.611      ;
; 2.804 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_rd_data_o[20]  ; clk          ; clk         ; 0.000        ; 0.595      ; 3.611      ;
; 2.804 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[3]      ; clk          ; clk         ; 0.000        ; 0.595      ; 3.611      ;
; 2.804 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_rd_data_o[22]  ; clk          ; clk         ; 0.000        ; 0.595      ; 3.611      ;
; 2.805 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_rd_data_o[4]   ; clk          ; clk         ; 0.000        ; 0.585      ; 3.602      ;
; 2.805 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_rd_data_o[7]   ; clk          ; clk         ; 0.000        ; 0.585      ; 3.602      ;
; 2.805 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[2]      ; clk          ; clk         ; 0.000        ; 0.585      ; 3.602      ;
; 2.807 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[29]                  ; clk          ; clk         ; 0.000        ; 0.580      ; 3.599      ;
; 2.807 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[30]                  ; clk          ; clk         ; 0.000        ; 0.580      ; 3.599      ;
; 2.807 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[3]                   ; clk          ; clk         ; 0.000        ; 0.580      ; 3.599      ;
; 2.807 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[28]                  ; clk          ; clk         ; 0.000        ; 0.580      ; 3.599      ;
; 2.808 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[25] ; clk          ; clk         ; 0.000        ; 0.570      ; 3.590      ;
; 2.811 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[14] ; clk          ; clk         ; 0.000        ; 0.569      ; 3.592      ;
; 2.811 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[30] ; clk          ; clk         ; 0.000        ; 0.571      ; 3.594      ;
; 2.811 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[15] ; clk          ; clk         ; 0.000        ; 0.569      ; 3.592      ;
; 2.811 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[31] ; clk          ; clk         ; 0.000        ; 0.571      ; 3.594      ;
; 2.818 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[31]                  ; clk          ; clk         ; 0.000        ; 0.568      ; 3.598      ;
; 2.848 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[21] ; clk          ; clk         ; 0.000        ; 0.533      ; 3.593      ;
; 2.848 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[17] ; clk          ; clk         ; 0.000        ; 0.533      ; 3.593      ;
; 2.849 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[0]           ; clk          ; clk         ; 0.000        ; 0.530      ; 3.591      ;
; 2.849 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[15] ; clk          ; clk         ; 0.000        ; 0.527      ; 3.588      ;
; 2.850 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[31] ; clk          ; clk         ; 0.000        ; 0.533      ; 3.595      ;
; 2.854 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[20] ; clk          ; clk         ; 0.000        ; 0.542      ; 3.608      ;
; 2.854 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[18] ; clk          ; clk         ; 0.000        ; 0.542      ; 3.608      ;
; 2.869 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[19] ; clk          ; clk         ; 0.000        ; 0.529      ; 3.610      ;
; 2.878 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[16] ; clk          ; clk         ; 0.000        ; 0.520      ; 3.610      ;
; 2.878 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[27] ; clk          ; clk         ; 0.000        ; 0.520      ; 3.610      ;
; 2.878 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[23] ; clk          ; clk         ; 0.000        ; 0.520      ; 3.610      ;
; 3.293 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[3]   ; clk          ; clk         ; 0.000        ; 0.119      ; 3.624      ;
; 3.293 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[2]   ; clk          ; clk         ; 0.000        ; 0.119      ; 3.624      ;
; 3.293 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[1]   ; clk          ; clk         ; 0.000        ; 0.119      ; 3.624      ;
; 3.293 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[4]   ; clk          ; clk         ; 0.000        ; 0.119      ; 3.624      ;
; 3.293 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[16] ; clk          ; clk         ; 0.000        ; 0.118      ; 3.623      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[27]                        ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[27]                            ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[4]                         ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[4]                             ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[3]                         ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[3]                             ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[31]                        ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[31]                            ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|cause[31]                               ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[11]     ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[11]     ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[26]                            ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[2]                             ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[20]     ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[18]                            ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[18]     ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[18]     ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[15]     ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[26]     ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[16]     ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[16]     ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[24]     ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|cause[3]                                ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[3]      ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[4]      ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[27]     ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[27]     ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[28]                            ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[28]     ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[28]     ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[23]     ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[22]     ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[22]     ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[17]     ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[17]     ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|cause[0]                                ; clk          ; clk         ; 0.000        ; 0.109      ; 3.616      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[0]                             ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[1]                             ; clk          ; clk         ; 0.000        ; 0.108      ; 3.615      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[9]  ; clk          ; clk         ; 0.000        ; 0.091      ; 3.598      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[12] ; clk          ; clk         ; 0.000        ; 0.091      ; 3.598      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5]  ; clk          ; clk         ; 0.000        ; 0.091      ; 3.598      ;
; 3.295 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[1]                   ; clk          ; clk         ; 0.000        ; 0.091      ; 3.598      ;
; 3.296 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[10]     ; clk          ; clk         ; 0.000        ; 0.108      ; 3.616      ;
; 3.296 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[7]      ; clk          ; clk         ; 0.000        ; 0.109      ; 3.617      ;
; 3.296 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[29]                        ; clk          ; clk         ; 0.000        ; 0.109      ; 3.617      ;
; 3.296 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[26]                        ; clk          ; clk         ; 0.000        ; 0.109      ; 3.617      ;
; 3.296 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[2]                         ; clk          ; clk         ; 0.000        ; 0.108      ; 3.616      ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 7.652 ; 7.887        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.652 ; 7.887        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.653 ; 7.888        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.653 ; 7.888        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.654 ; 7.889        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.655 ; 7.890        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a25~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_we_reg        ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a15~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a29~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_we_reg       ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a6~porta_we_reg        ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; uart_debug_pin ; clk        ; -0.227 ; -0.052 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 2.733  ; 2.914  ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; uart_debug_pin ; clk        ; 0.605  ; 0.423  ; Rise       ; clk             ;
; uart_rx        ; clk        ; -2.237 ; -2.399 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 9.253 ; 9.620 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 9.253 ; 9.620 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 8.477 ; 8.607 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 8.019 ; 8.068 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 8.248 ; 8.351 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 8.364 ; 8.578 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 7.736 ; 7.784 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 8.921 ; 9.275 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 8.174 ; 8.301 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 7.736 ; 7.784 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 7.955 ; 8.056 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 8.067 ; 8.275 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 36.56 MHz ; 36.56 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk   ; -11.356 ; -9621.617        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; 12.303 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 2.447 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 7.661 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                          ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.356 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.216      ; 27.611     ;
; -11.350 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.203      ; 27.592     ;
; -11.344 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.217      ; 27.600     ;
; -11.343 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.223      ; 27.605     ;
; -11.336 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.231      ; 27.606     ;
; -11.335 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.223      ; 27.597     ;
; -11.332 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.224      ; 27.595     ;
; -11.330 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.212      ; 27.581     ;
; -11.330 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.218      ; 27.587     ;
; -11.329 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.202      ; 27.570     ;
; -11.329 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.199      ; 27.567     ;
; -11.328 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.215      ; 27.582     ;
; -11.327 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.224      ; 27.590     ;
; -11.323 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.238      ; 27.600     ;
; -11.315 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.238      ; 27.592     ;
; -11.314 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.242      ; 27.595     ;
; -11.312 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.239      ; 27.590     ;
; -11.310 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.227      ; 27.576     ;
; -11.307 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.239      ; 27.585     ;
; -11.305 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.218      ; 27.562     ;
; -11.304 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.238      ; 27.581     ;
; -11.299 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.227      ; 27.565     ;
; -11.299 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.224      ; 27.562     ;
; -11.298 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.240      ; 27.577     ;
; -11.296 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.202      ; 27.537     ;
; -11.275 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.243      ; 27.557     ;
; -11.274 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.263      ; 27.576     ;
; -11.266 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 27.532     ;
; -11.262 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.215      ; 27.516     ;
; -11.254 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.189      ; 27.482     ;
; -11.242 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.230      ; 27.511     ;
; -11.224 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.214      ; 27.477     ;
; -11.045 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.211      ; 27.295     ;
; -11.043 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.220      ; 27.302     ;
; -11.040 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.214      ; 27.293     ;
; -11.037 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.207      ; 27.283     ;
; -11.030 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 27.296     ;
; -11.025 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.226      ; 27.290     ;
; -11.022 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 27.288     ;
; -11.021 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.202      ; 27.262     ;
; -11.021 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.231      ; 27.291     ;
; -11.020 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.229      ; 27.288     ;
; -11.019 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.228      ; 27.286     ;
; -11.018 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 27.285     ;
; -11.017 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.216      ; 27.272     ;
; -11.014 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.228      ; 27.281     ;
; -11.012 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.215      ; 27.266     ;
; -11.006 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.216      ; 27.261     ;
; -11.006 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.213      ; 27.258     ;
; -11.005 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.235      ; 27.279     ;
; -11.005 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.229      ; 27.273     ;
; -11.001 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.217      ; 27.257     ;
; -10.997 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.235      ; 27.271     ;
; -10.996 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.239      ; 27.274     ;
; -10.994 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.236      ; 27.269     ;
; -10.992 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.224      ; 27.255     ;
; -10.989 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.236      ; 27.264     ;
; -10.987 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.218      ; 27.244     ;
; -10.982 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.232      ; 27.253     ;
; -10.981 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.252      ; 27.272     ;
; -10.981 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.224      ; 27.244     ;
; -10.981 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.221      ; 27.241     ;
; -10.980 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.237      ; 27.256     ;
; -10.973 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.215      ; 27.227     ;
; -10.973 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.216      ; 27.228     ;
; -10.972 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.200      ; 27.211     ;
; -10.972 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.221      ; 27.232     ;
; -10.966 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.208      ; 27.213     ;
; -10.964 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.222      ; 27.225     ;
; -10.959 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 27.226     ;
; -10.957 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 27.239     ;
; -10.957 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.240      ; 27.236     ;
; -10.956 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.260      ; 27.255     ;
; -10.953 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.230      ; 27.222     ;
; -10.951 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 27.218     ;
; -10.950 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.232      ; 27.221     ;
; -10.949 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.219      ; 27.207     ;
; -10.948 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.229      ; 27.216     ;
; -10.948 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.224      ; 27.211     ;
; -10.946 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.217      ; 27.202     ;
; -10.943 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.229      ; 27.211     ;
; -10.942 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.225      ; 27.206     ;
; -10.935 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.217      ; 27.191     ;
; -10.935 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.214      ; 27.188     ;
; -10.934 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.247      ; 27.220     ;
; -10.934 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.230      ; 27.203     ;
; -10.931 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.203      ; 27.173     ;
; -10.924 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.227      ; 27.190     ;
; -10.911 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.233      ; 27.183     ;
; -10.910 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.253      ; 27.202     ;
; -10.906 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.211      ; 27.156     ;
; -10.902 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.217      ; 27.158     ;
; -10.893 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.202      ; 27.134     ;
; -10.887 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.221      ; 27.147     ;
; -10.881 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.208      ; 27.128     ;
; -10.878 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.220      ; 27.137     ;
; -10.874 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 27.141     ;
; -10.866 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 27.133     ;
; -10.865 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.232      ; 27.136     ;
; -10.863 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.229      ; 27.131     ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_debug:u_uart_debug|byte_cnt[1]                                 ; uart_debug:u_uart_debug|byte_cnt[1]                               ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; uart_debug:u_uart_debug|byte_cnt[2]                               ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:u_uart|uart_ctrl[1]                                            ; uart:u_uart|uart_ctrl[1]                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:u_uart|tx_data_rd                                              ; uart:u_uart|tx_data_rd                                            ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|bit_cnt[1]                                  ; uart_debug:u_uart_debug|bit_cnt[1]                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|bit_cnt[3]                                  ; uart_debug:u_uart_debug|bit_cnt[3]                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|uart_state.END                              ; uart_debug:u_uart_debug|uart_state.END                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.IDLE                                      ; uart:u_uart|uart_rx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.BEGIN                                     ; uart:u_uart|uart_rx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|rx_bit_cnt[1]                                           ; uart:u_uart|rx_bit_cnt[1]                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|rx_bit_cnt[2]                                           ; uart:u_uart|rx_bit_cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|rx_bit_cnt[3]                                           ; uart:u_uart|rx_bit_cnt[3]                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.END                                       ; uart:u_uart|uart_rx_state.END                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                      ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                       ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_ctrl[0]                                            ; uart:u_uart|uart_ctrl[0]                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer:u_timer|timer_ctrl[0]                                         ; timer:u_timer|timer_ctrl[0]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer:u_timer|timer_ctrl[2]                                         ; timer:u_timer|timer_ctrl[2]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.BEGIN                                     ; uart:u_uart|uart_tx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.TX_BYTE                                   ; uart:u_uart|uart_tx_state.TX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.END                                       ; uart:u_uart|uart_tx_state.END                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o             ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; RISCV:u_RISCV|clint:u_clint|cause[2]                                ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; uart_debug:u_uart_debug|bit_cnt[0]                                  ; uart_debug:u_uart_debug|bit_cnt[0]                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]               ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart:u_uart|rx_bit_cnt[0]                                           ; uart:u_uart|rx_bit_cnt[0]                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.455 ; uart:u_uart|uart_rx_state.IDLE                                      ; uart:u_uart|uart_rx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.723      ;
; 0.465 ; uart:u_uart|rx_bit_cnt[0]                                           ; uart:u_uart|rx_bit_cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.733      ;
; 0.467 ; uart_debug:u_uart_debug|bit_cnt[0]                                  ; uart_debug:u_uart_debug|bit_cnt[1]                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.735      ;
; 0.468 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[1][0]   ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[2][0] ; clk          ; clk         ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[2][0]   ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[3][0] ; clk          ; clk         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.738      ;
; 0.471 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[8]                         ; RISCV:u_RISCV|clint:u_clint|ins_addr[8]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[13]                        ; RISCV:u_RISCV|clint:u_clint|ins_addr[13]                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.477 ; uart_debug:u_uart_debug|uart_state.IDLE                             ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.746      ;
; 0.479 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; uart_debug:u_uart_debug|data_rd_flag                              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.749      ;
; 0.480 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[20]               ; RISCV:u_RISCV|clint:u_clint|int_addr_o[20]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.748      ;
; 0.483 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]                ; uart:u_uart|uart_rx_delay                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.752      ;
; 0.485 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|rx_bit_cnt[1]                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.753      ;
; 0.488 ; uart:u_uart|tx_bit_cnt[0]                                           ; uart:u_uart|tx_bit_cnt[3]                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.756      ;
; 0.489 ; uart:u_uart|uart_rx_data_buf_temp[7]                                ; uart:u_uart|uart_rx_data_buf_temp[6]                              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.758      ;
; 0.492 ; uart:u_uart|uart_rx_data_buf_temp[3]                                ; uart:u_uart|uart_rx_data_buf_temp[2]                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; uart:u_uart|uart_rx_data_buf_temp[4]                                ; uart:u_uart|uart_rx_data_buf_temp[3]                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.760      ;
; 0.495 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[6]             ; RISCV:u_RISCV|clint:u_clint|wr_data_o[6]                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.762      ;
; 0.500 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[23] ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.768      ;
; 0.501 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.769      ;
; 0.536 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MSTATUS_MRET              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[22]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.804      ;
; 0.597 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[0][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.866      ;
; 0.599 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[2]                         ; RISCV:u_RISCV|clint:u_clint|ins_addr[2]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.868      ;
; 0.600 ; uart_debug:u_uart_debug|wr_data_reg[5]                              ; uart_debug:u_uart_debug|mem_wr_data_o[5]                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.869      ;
; 0.606 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[3]                ; RISCV:u_RISCV|clint:u_clint|int_addr_o[3]                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.874      ;
; 0.608 ; uart_debug:u_uart_debug|wr_data_reg[6]                              ; uart_debug:u_uart_debug|mem_wr_data_o[6]                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.877      ;
; 0.610 ; uart_debug:u_uart_debug|wr_data_reg[7]                              ; uart_debug:u_uart_debug|mem_wr_data_o[7]                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.879      ;
; 0.610 ; uart:u_uart|uart_tx_state.END                                       ; uart:u_uart|uart_tx                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.878      ;
; 0.611 ; uart_debug:u_uart_debug|wr_data_reg[1]                              ; uart_debug:u_uart_debug|mem_wr_data_o[1]                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.880      ;
; 0.614 ; uart:u_uart|uart_rx_data_buf_temp[6]                                ; uart:u_uart|uart_rx_data_buf_temp[5]                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.882      ;
; 0.616 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[20]            ; RISCV:u_RISCV|clint:u_clint|wr_data_o[20]                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.884      ;
; 0.621 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[26]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[26]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.889      ;
; 0.621 ; timer:u_timer|timer_ctrl[2]                                         ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|int_flag_o[0]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.889      ;
; 0.623 ; uart_debug:u_uart_debug|wr_data_reg[4]                              ; uart_debug:u_uart_debug|mem_wr_data_o[4]                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.892      ;
; 0.628 ; uart_debug:u_uart_debug|wr_data_reg[0]                              ; uart_debug:u_uart_debug|mem_wr_data_o[0]                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.896      ;
; 0.629 ; uart_debug:u_uart_debug|byte_data[0]                                ; uart_debug:u_uart_debug|wr_data_reg[24]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.898      ;
; 0.630 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[28]     ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[28]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.898      ;
; 0.637 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[9]                ; RISCV:u_RISCV|clint:u_clint|int_addr_o[9]                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.906      ;
; 0.643 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[0][0]   ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[1][0] ; clk          ; clk         ; 0.000        ; 0.074      ; 0.912      ;
; 0.646 ; uart:u_uart|uart_rx_data_buf_temp[0]                                ; uart:u_uart|uart_rx_data_buf[0]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; rst_ctrl:u_rst_ctrl|rst_reg                                         ; rst_ctrl:u_rst_ctrl|rst_n                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.915      ;
; 0.650 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[21]               ; RISCV:u_RISCV|clint:u_clint|int_addr_o[21]                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.917      ;
; 0.652 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[1]   ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[1] ; clk          ; clk         ; 0.000        ; 0.074      ; 0.921      ;
; 0.665 ; uart:u_uart|uart_rx_data_buf_temp[1]                                ; uart:u_uart|uart_rx_data_buf[1]                                   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[34]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[35]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[36]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[37]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[4]      ; RISCV:u_RISCV|clint:u_clint|ins_addr[4]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[43]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[44]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[29]     ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[29]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[26]     ; RISCV:u_RISCV|clint:u_clint|ins_addr[26]                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[52]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[53]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[59]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[60]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[45]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[46]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[6]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[9]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[10]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.933      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[61]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[62]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.667 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[39]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[40]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[25]     ; RISCV:u_RISCV|clint:u_clint|ins_addr[25]                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[55]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[56]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[25]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.935      ;
; 0.668 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[8]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.936      ;
; 0.668 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[22]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.936      ;
; 0.670 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[16]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[17]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.938      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                           ;
+--------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.303 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[10]          ; clk          ; clk         ; 16.000       ; -0.092     ; 3.607      ;
; 12.303 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[25]          ; clk          ; clk         ; 16.000       ; -0.093     ; 3.606      ;
; 12.303 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[25] ; clk          ; clk         ; 16.000       ; -0.093     ; 3.606      ;
; 12.303 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[26]          ; clk          ; clk         ; 16.000       ; -0.093     ; 3.606      ;
; 12.303 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[26] ; clk          ; clk         ; 16.000       ; -0.093     ; 3.606      ;
; 12.303 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[27]          ; clk          ; clk         ; 16.000       ; -0.093     ; 3.606      ;
; 12.303 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[28]          ; clk          ; clk         ; 16.000       ; -0.092     ; 3.607      ;
; 12.303 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[22]          ; clk          ; clk         ; 16.000       ; -0.092     ; 3.607      ;
; 12.303 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[29]          ; clk          ; clk         ; 16.000       ; -0.092     ; 3.607      ;
; 12.303 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[22] ; clk          ; clk         ; 16.000       ; -0.093     ; 3.606      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[1]                                          ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[2]                                          ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[3]                                          ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[4]                                          ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[5]                                          ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[6]                                          ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[7]                                          ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[8]                                          ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[9]                                          ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[10]                                         ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[11]                                         ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[12]                                         ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[0]                                 ; clk          ; clk         ; 16.000       ; -0.046     ; 3.648      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[1]                                 ; clk          ; clk         ; 16.000       ; -0.046     ; 3.648      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[2]                                 ; clk          ; clk         ; 16.000       ; -0.046     ; 3.648      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[3]                                 ; clk          ; clk         ; 16.000       ; -0.046     ; 3.648      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[4]                                 ; clk          ; clk         ; 16.000       ; -0.046     ; 3.648      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[5]                                 ; clk          ; clk         ; 16.000       ; -0.046     ; 3.648      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[6]                                 ; clk          ; clk         ; 16.000       ; -0.046     ; 3.648      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[8]                                 ; clk          ; clk         ; 16.000       ; -0.046     ; 3.648      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[9]                                 ; clk          ; clk         ; 16.000       ; -0.046     ; 3.648      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[10]                                ; clk          ; clk         ; 16.000       ; -0.046     ; 3.648      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[11]                                ; clk          ; clk         ; 16.000       ; -0.046     ; 3.648      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; clk          ; clk         ; 16.000       ; -0.048     ; 3.646      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; clk          ; clk         ; 16.000       ; -0.048     ; 3.646      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.IDLE                             ; clk          ; clk         ; 16.000       ; -0.048     ; 3.646      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[7]                                 ; clk          ; clk         ; 16.000       ; -0.046     ; 3.648      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[12]                                ; clk          ; clk         ; 16.000       ; -0.046     ; 3.648      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; clk          ; clk         ; 16.000       ; -0.047     ; 3.647      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_cnt[1]                                 ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|data_rd_flag                                ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[2]                            ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[3]                            ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[4]                            ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[5]                            ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[6]                            ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[7]                            ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[8]                            ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[9]                            ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[10]                           ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[11]                           ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[12]                           ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[13]                           ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[14]                           ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                           ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                           ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[17]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[18]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[19]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[20]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[21]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[22]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[23]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[24]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[25]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[26]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[27]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[28]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[29]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[30]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[31]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_data[7]                                ; clk          ; clk         ; 16.000       ; -0.049     ; 3.645      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_data[6]                                ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_data[5]                                ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_data[4]                                ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_data[3]                                ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_data[2]                                ; clk          ; clk         ; 16.000       ; -0.048     ; 3.646      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_data[1]                                ; clk          ; clk         ; 16.000       ; -0.048     ; 3.646      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_data[0]                                ; clk          ; clk         ; 16.000       ; -0.049     ; 3.645      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[24]                             ; clk          ; clk         ; 16.000       ; -0.049     ; 3.645      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[16]                             ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[8]                              ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[0]                              ; clk          ; clk         ; 16.000       ; -0.052     ; 3.642      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[0]                            ; clk          ; clk         ; 16.000       ; -0.053     ; 3.641      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[27]                             ; clk          ; clk         ; 16.000       ; -0.052     ; 3.642      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[19]                             ; clk          ; clk         ; 16.000       ; -0.052     ; 3.642      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[11]                             ; clk          ; clk         ; 16.000       ; -0.052     ; 3.642      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[3]                              ; clk          ; clk         ; 16.000       ; -0.052     ; 3.642      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[3]                            ; clk          ; clk         ; 16.000       ; -0.052     ; 3.642      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[28]                             ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[30]                             ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[30]                           ; clk          ; clk         ; 16.000       ; -0.057     ; 3.637      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[26]                             ; clk          ; clk         ; 16.000       ; -0.048     ; 3.646      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[26]                           ; clk          ; clk         ; 16.000       ; -0.051     ; 3.643      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[29]                             ; clk          ; clk         ; 16.000       ; -0.050     ; 3.644      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[25]                             ; clk          ; clk         ; 16.000       ; -0.048     ; 3.646      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[25]                           ; clk          ; clk         ; 16.000       ; -0.057     ; 3.637      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[20]                             ; clk          ; clk         ; 16.000       ; -0.052     ; 3.642      ;
; 12.308 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[12]                             ; clk          ; clk         ; 16.000       ; -0.053     ; 3.641      ;
+--------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                           ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.447 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[25]          ; clk          ; clk         ; 0.000        ; 0.593      ; 3.235      ;
; 2.447 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[30]          ; clk          ; clk         ; 0.000        ; 0.593      ; 3.235      ;
; 2.447 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[26]          ; clk          ; clk         ; 0.000        ; 0.593      ; 3.235      ;
; 2.475 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[10]                  ; clk          ; clk         ; 0.000        ; 0.555      ; 3.225      ;
; 2.475 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[9]                   ; clk          ; clk         ; 0.000        ; 0.555      ; 3.225      ;
; 2.488 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[27] ; clk          ; clk         ; 0.000        ; 0.553      ; 3.236      ;
; 2.488 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[29] ; clk          ; clk         ; 0.000        ; 0.553      ; 3.236      ;
; 2.488 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[26] ; clk          ; clk         ; 0.000        ; 0.553      ; 3.236      ;
; 2.488 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[22] ; clk          ; clk         ; 0.000        ; 0.553      ; 3.236      ;
; 2.488 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[20] ; clk          ; clk         ; 0.000        ; 0.553      ; 3.236      ;
; 2.488 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[19] ; clk          ; clk         ; 0.000        ; 0.553      ; 3.236      ;
; 2.488 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[28] ; clk          ; clk         ; 0.000        ; 0.553      ; 3.236      ;
; 2.492 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|hold_flag_reg[1]   ; clk          ; clk         ; 0.000        ; 0.550      ; 3.237      ;
; 2.492 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[6]           ; clk          ; clk         ; 0.000        ; 0.550      ; 3.237      ;
; 2.492 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[2]           ; clk          ; clk         ; 0.000        ; 0.550      ; 3.237      ;
; 2.492 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_rd_data_o[20]  ; clk          ; clk         ; 0.000        ; 0.550      ; 3.237      ;
; 2.492 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[3]      ; clk          ; clk         ; 0.000        ; 0.550      ; 3.237      ;
; 2.492 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_rd_data_o[22]  ; clk          ; clk         ; 0.000        ; 0.550      ; 3.237      ;
; 2.493 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]           ; clk          ; clk         ; 0.000        ; 0.551      ; 3.239      ;
; 2.493 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]           ; clk          ; clk         ; 0.000        ; 0.551      ; 3.239      ;
; 2.493 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]           ; clk          ; clk         ; 0.000        ; 0.551      ; 3.239      ;
; 2.493 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[3]           ; clk          ; clk         ; 0.000        ; 0.551      ; 3.239      ;
; 2.493 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]           ; clk          ; clk         ; 0.000        ; 0.551      ; 3.239      ;
; 2.495 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_rd_data_o[4]   ; clk          ; clk         ; 0.000        ; 0.542      ; 3.232      ;
; 2.495 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[4]      ; clk          ; clk         ; 0.000        ; 0.543      ; 3.233      ;
; 2.495 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_rd_data_o[7]   ; clk          ; clk         ; 0.000        ; 0.542      ; 3.232      ;
; 2.495 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[2]      ; clk          ; clk         ; 0.000        ; 0.542      ; 3.232      ;
; 2.496 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[30] ; clk          ; clk         ; 0.000        ; 0.532      ; 3.223      ;
; 2.496 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[31] ; clk          ; clk         ; 0.000        ; 0.532      ; 3.223      ;
; 2.496 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[29]                  ; clk          ; clk         ; 0.000        ; 0.539      ; 3.230      ;
; 2.496 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[30]                  ; clk          ; clk         ; 0.000        ; 0.539      ; 3.230      ;
; 2.496 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[3]                   ; clk          ; clk         ; 0.000        ; 0.539      ; 3.230      ;
; 2.496 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[28]                  ; clk          ; clk         ; 0.000        ; 0.539      ; 3.230      ;
; 2.497 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[25] ; clk          ; clk         ; 0.000        ; 0.530      ; 3.222      ;
; 2.502 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[14] ; clk          ; clk         ; 0.000        ; 0.526      ; 3.223      ;
; 2.502 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[15] ; clk          ; clk         ; 0.000        ; 0.526      ; 3.223      ;
; 2.506 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[31]                  ; clk          ; clk         ; 0.000        ; 0.528      ; 3.229      ;
; 2.541 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[0]           ; clk          ; clk         ; 0.000        ; 0.486      ; 3.222      ;
; 2.541 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[21] ; clk          ; clk         ; 0.000        ; 0.488      ; 3.224      ;
; 2.541 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[17] ; clk          ; clk         ; 0.000        ; 0.488      ; 3.224      ;
; 2.541 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[31] ; clk          ; clk         ; 0.000        ; 0.488      ; 3.224      ;
; 2.542 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[15] ; clk          ; clk         ; 0.000        ; 0.484      ; 3.221      ;
; 2.545 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[20] ; clk          ; clk         ; 0.000        ; 0.495      ; 3.235      ;
; 2.545 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[18] ; clk          ; clk         ; 0.000        ; 0.495      ; 3.235      ;
; 2.562 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[19] ; clk          ; clk         ; 0.000        ; 0.483      ; 3.240      ;
; 2.565 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[16] ; clk          ; clk         ; 0.000        ; 0.476      ; 3.236      ;
; 2.565 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[27] ; clk          ; clk         ; 0.000        ; 0.476      ; 3.236      ;
; 2.565 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[23] ; clk          ; clk         ; 0.000        ; 0.476      ; 3.236      ;
; 2.952 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[3]   ; clk          ; clk         ; 0.000        ; 0.103      ; 3.250      ;
; 2.952 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[2]   ; clk          ; clk         ; 0.000        ; 0.103      ; 3.250      ;
; 2.952 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[1]   ; clk          ; clk         ; 0.000        ; 0.103      ; 3.250      ;
; 2.952 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[4]   ; clk          ; clk         ; 0.000        ; 0.103      ; 3.250      ;
; 2.952 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[16] ; clk          ; clk         ; 0.000        ; 0.102      ; 3.249      ;
; 2.954 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[3]                         ; clk          ; clk         ; 0.000        ; 0.094      ; 3.243      ;
; 2.954 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[3]                             ; clk          ; clk         ; 0.000        ; 0.094      ; 3.243      ;
; 2.954 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[0]                             ; clk          ; clk         ; 0.000        ; 0.094      ; 3.243      ;
; 2.954 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[1]                             ; clk          ; clk         ; 0.000        ; 0.094      ; 3.243      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[10]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[27]                        ; clk          ; clk         ; 0.000        ; 0.093      ; 3.243      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[27]                            ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[4]                         ; clk          ; clk         ; 0.000        ; 0.093      ; 3.243      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[4]                             ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[7]      ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[29]                        ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[31]                        ; clk          ; clk         ; 0.000        ; 0.093      ; 3.243      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[31]                            ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|cause[31]                               ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[11]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[11]     ; clk          ; clk         ; 0.000        ; 0.093      ; 3.243      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[26]                        ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[26]                            ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[2]                         ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[2]                             ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[20]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[18]                        ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[18]                            ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[18]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[18]     ; clk          ; clk         ; 0.000        ; 0.093      ; 3.243      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[15]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[15]     ; clk          ; clk         ; 0.000        ; 0.093      ; 3.243      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[19]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[19]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[26]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[26]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[30]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[6]      ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[6]      ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[16]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[16]     ; clk          ; clk         ; 0.000        ; 0.093      ; 3.243      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[24] ; clk          ; clk         ; 0.000        ; 0.082      ; 3.232      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[24]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[24]     ; clk          ; clk         ; 0.000        ; 0.093      ; 3.243      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[31]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[29]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[14]                        ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|cause[3]                                ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[3]      ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[4]      ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[27]     ; clk          ; clk         ; 0.000        ; 0.094      ; 3.244      ;
; 2.955 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[27]     ; clk          ; clk         ; 0.000        ; 0.093      ; 3.243      ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 7.661 ; 7.891        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.661 ; 7.891        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.663 ; 7.893        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.663 ; 7.893        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.663 ; 7.893        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.665 ; 7.895        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 7.665 ; 7.895        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.665 ; 7.895        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.665 ; 7.895        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 7.665 ; 7.895        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a29~porta_we_reg       ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_we_reg        ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a25~porta_we_reg       ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a15~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+----------------+------------+--------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+-------+------------+-----------------+
; uart_debug_pin ; clk        ; -0.224 ; 0.059 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 2.470  ; 2.445 ; Rise       ; clk             ;
+----------------+------------+--------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; uart_debug_pin ; clk        ; 0.564  ; 0.283  ; Rise       ; clk             ;
; uart_rx        ; clk        ; -2.022 ; -1.990 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 8.333 ; 8.941 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 8.333 ; 8.941 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 7.625 ; 7.952 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 7.215 ; 7.417 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 7.430 ; 7.693 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 7.558 ; 7.888 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 6.941 ; 7.136 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 8.016 ; 8.601 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 7.335 ; 7.650 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 6.941 ; 7.136 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 7.147 ; 7.401 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 7.272 ; 7.590 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 2.811 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.185 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; 14.160 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 1.243 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 7.369 ; 0.000                            ;
+-------+-------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.811 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.108      ; 13.306     ;
; 2.827 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.103      ; 13.285     ;
; 2.830 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.114      ; 13.293     ;
; 2.840 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.108      ; 13.277     ;
; 2.847 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.110      ; 13.272     ;
; 2.847 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.113      ; 13.275     ;
; 2.850 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.114      ; 13.273     ;
; 2.851 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.103      ; 13.261     ;
; 2.856 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.123      ; 13.276     ;
; 2.859 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.110      ; 13.260     ;
; 2.863 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.110      ; 13.256     ;
; 2.864 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.111      ; 13.256     ;
; 2.864 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.103      ; 13.248     ;
; 2.866 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.114      ; 13.257     ;
; 2.867 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.099      ; 13.241     ;
; 2.904 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 13.225     ;
; 2.923 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.126      ; 13.212     ;
; 2.927 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.095      ; 13.177     ;
; 2.928 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.123      ; 13.204     ;
; 2.940 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.125      ; 13.194     ;
; 2.941 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.128      ; 13.196     ;
; 2.943 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.126      ; 13.192     ;
; 2.948 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.130      ; 13.191     ;
; 2.951 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.109      ; 13.167     ;
; 2.952 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.122      ; 13.179     ;
; 2.952 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.103      ; 13.160     ;
; 2.952 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.123      ; 13.180     ;
; 2.957 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.123      ; 13.175     ;
; 2.957 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.115      ; 13.167     ;
; 2.957 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.143      ; 13.195     ;
; 2.958 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.106      ; 13.157     ;
; 2.959 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.126      ; 13.176     ;
; 2.964 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.130      ; 13.175     ;
; 2.968 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.119      ; 13.160     ;
; 3.006 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.110      ; 13.113     ;
; 3.028 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 13.096     ;
; 3.041 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.110      ; 13.078     ;
; 3.044 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.121      ; 13.086     ;
; 3.045 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 13.079     ;
; 3.045 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.100      ; 13.064     ;
; 3.051 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.118      ; 13.076     ;
; 3.054 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.117      ; 13.072     ;
; 3.072 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.115      ; 13.052     ;
; 3.073 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.123      ; 13.059     ;
; 3.078 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 13.051     ;
; 3.090 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.122      ; 13.041     ;
; 3.091 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.110      ; 13.028     ;
; 3.091 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.125      ; 13.043     ;
; 3.093 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.123      ; 13.039     ;
; 3.094 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.115      ; 13.030     ;
; 3.098 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.127      ; 13.038     ;
; 3.099 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.122      ; 13.032     ;
; 3.102 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.119      ; 13.026     ;
; 3.102 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.120      ; 13.027     ;
; 3.107 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.120      ; 13.022     ;
; 3.107 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.112      ; 13.014     ;
; 3.107 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.102      ; 13.004     ;
; 3.107 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.140      ; 13.042     ;
; 3.109 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.123      ; 13.023     ;
; 3.109 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.109      ; 13.009     ;
; 3.110 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.116      ; 13.015     ;
; 3.113 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.121      ; 13.017     ;
; 3.114 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.127      ; 13.022     ;
; 3.115 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.113      ; 13.007     ;
; 3.118 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.118      ; 13.009     ;
; 3.118 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.116      ; 13.007     ;
; 3.127 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 12.997     ;
; 3.128 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 12.996     ;
; 3.128 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.118      ; 12.999     ;
; 3.130 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.120      ; 12.999     ;
; 3.130 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.116      ; 12.995     ;
; 3.131 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.123      ; 13.001     ;
; 3.132 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.110      ; 12.987     ;
; 3.133 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.121      ; 12.997     ;
; 3.133 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.112      ; 12.988     ;
; 3.135 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.120      ; 12.994     ;
; 3.138 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.125      ; 12.996     ;
; 3.139 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.112      ; 12.982     ;
; 3.139 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.113      ; 12.983     ;
; 3.142 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.117      ; 12.984     ;
; 3.142 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.130      ; 12.997     ;
; 3.142 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.118      ; 12.985     ;
; 3.144 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.113      ; 12.978     ;
; 3.144 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.105      ; 12.970     ;
; 3.144 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.133      ; 12.998     ;
; 3.145 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.114      ; 12.978     ;
; 3.146 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.116      ; 12.979     ;
; 3.146 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.120      ; 12.983     ;
; 3.146 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.117      ; 12.980     ;
; 3.147 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.118      ; 12.980     ;
; 3.147 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.110      ; 12.972     ;
; 3.147 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.138      ; 13.000     ;
; 3.148 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.115      ; 12.976     ;
; 3.149 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.121      ; 12.981     ;
; 3.151 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.116      ; 12.974     ;
; 3.151 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 12.978     ;
; 3.153 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.119      ; 12.975     ;
; 3.154 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.125      ; 12.980     ;
; 3.155 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.109      ; 12.963     ;
; 3.156 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.113      ; 12.966     ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|bit_cnt[1]                                  ; uart_debug:u_uart_debug|bit_cnt[1]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|bit_cnt[3]                                  ; uart_debug:u_uart_debug|bit_cnt[3]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|uart_state.END                              ; uart_debug:u_uart_debug|uart_state.END                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[1]                                 ; uart_debug:u_uart_debug|byte_cnt[1]                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; uart_debug:u_uart_debug|byte_cnt[2]                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                      ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_tx_state.BEGIN                                     ; uart:u_uart|uart_tx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_tx_state.TX_BYTE                                   ; uart:u_uart|uart_tx_state.TX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_tx_state.END                                       ; uart:u_uart|uart_tx_state.END                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_ctrl[1]                                            ; uart:u_uart|uart_ctrl[1]                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|tx_data_rd                                              ; uart:u_uart|tx_data_rd                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|clint:u_clint|cause[2]                                ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_rx_state.IDLE                                      ; uart:u_uart|uart_rx_state.IDLE                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_rx_state.BEGIN                                     ; uart:u_uart|uart_rx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|rx_bit_cnt[1]                                           ; uart:u_uart|rx_bit_cnt[1]                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|rx_bit_cnt[2]                                           ; uart:u_uart|rx_bit_cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|rx_bit_cnt[3]                                           ; uart:u_uart|rx_bit_cnt[3]                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_rx_state.END                                       ; uart:u_uart|uart_rx_state.END                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                       ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_ctrl[0]                                            ; uart:u_uart|uart_ctrl[0]                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer:u_timer|timer_ctrl[0]                                         ; timer:u_timer|timer_ctrl[0]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer:u_timer|timer_ctrl[2]                                         ; timer:u_timer|timer_ctrl[2]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o             ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[1][0]   ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[2][0] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]              ; clk          ; clk         ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]              ; clk          ; clk         ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[2][0]   ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[3][0] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_debug:u_uart_debug|bit_cnt[0]                                  ; uart_debug:u_uart_debug|bit_cnt[0]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]               ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart:u_uart|rx_bit_cnt[0]                                           ; uart:u_uart|rx_bit_cnt[0]                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[8]                         ; RISCV:u_RISCV|clint:u_clint|ins_addr[8]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[13]                        ; RISCV:u_RISCV|clint:u_clint|ins_addr[13]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.199 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]                ; uart:u_uart|uart_rx_delay                                         ; clk          ; clk         ; 0.000        ; 0.038      ; 0.321      ;
; 0.199 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; uart_debug:u_uart_debug|data_rd_flag                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[20]               ; RISCV:u_RISCV|clint:u_clint|int_addr_o[20]                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.203 ; uart:u_uart|uart_rx_data_buf_temp[7]                                ; uart:u_uart|uart_rx_data_buf_temp[6]                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; uart:u_uart|uart_rx_state.IDLE                                      ; uart:u_uart|uart_rx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; uart_debug:u_uart_debug|bit_cnt[0]                                  ; uart_debug:u_uart_debug|bit_cnt[1]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; uart:u_uart|rx_bit_cnt[0]                                           ; uart:u_uart|rx_bit_cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; uart:u_uart|uart_rx_data_buf_temp[3]                                ; uart:u_uart|uart_rx_data_buf_temp[2]                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; uart:u_uart|uart_rx_data_buf_temp[4]                                ; uart:u_uart|uart_rx_data_buf_temp[3]                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[6]             ; RISCV:u_RISCV|clint:u_clint|wr_data_o[6]                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.328      ;
; 0.211 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.332      ;
; 0.211 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[23] ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.331      ;
; 0.213 ; uart_debug:u_uart_debug|uart_state.IDLE                             ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.335      ;
; 0.214 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|rx_bit_cnt[1]                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx_state.BEGIN                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.336      ;
; 0.221 ; uart:u_uart|tx_bit_cnt[0]                                           ; uart:u_uart|tx_bit_cnt[3]                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.341      ;
; 0.231 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MSTATUS_MRET              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[22]                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.352      ;
; 0.251 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[0][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]              ; clk          ; clk         ; 0.000        ; 0.038      ; 0.373      ;
; 0.255 ; uart_debug:u_uart_debug|wr_data_reg[5]                              ; uart_debug:u_uart_debug|mem_wr_data_o[5]                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[2]                         ; RISCV:u_RISCV|clint:u_clint|ins_addr[2]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.376      ;
; 0.258 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[3]                ; RISCV:u_RISCV|clint:u_clint|int_addr_o[3]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; uart_debug:u_uart_debug|wr_data_reg[7]                              ; uart_debug:u_uart_debug|mem_wr_data_o[7]                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; uart_debug:u_uart_debug|wr_data_reg[6]                              ; uart_debug:u_uart_debug|mem_wr_data_o[6]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.380      ;
; 0.263 ; uart_debug:u_uart_debug|wr_data_reg[1]                              ; uart_debug:u_uart_debug|mem_wr_data_o[1]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; uart:u_uart|uart_rx_data_buf_temp[6]                                ; uart:u_uart|uart_rx_data_buf_temp[5]                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[0][0]   ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[1][0] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; uart_debug:u_uart_debug|wr_data_reg[4]                              ; uart_debug:u_uart_debug|mem_wr_data_o[4]                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[20]            ; RISCV:u_RISCV|clint:u_clint|wr_data_o[20]                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; timer:u_timer|timer_ctrl[2]                                         ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|int_flag_o[0]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[26]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[26]                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; uart:u_uart|uart_rx_data_buf_temp[0]                                ; uart:u_uart|uart_rx_data_buf[0]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; uart:u_uart|uart_tx_state.END                                       ; uart:u_uart|uart_tx                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; rst_ctrl:u_rst_ctrl|rst_reg                                         ; rst_ctrl:u_rst_ctrl|rst_n                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; uart_debug:u_uart_debug|byte_data[0]                                ; uart_debug:u_uart_debug|wr_data_reg[24]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; uart_debug:u_uart_debug|wr_data_reg[0]                              ; uart_debug:u_uart_debug|mem_wr_data_o[0]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[28]     ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[28]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.390      ;
; 0.271 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[1]   ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[1] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[21]               ; RISCV:u_RISCV|clint:u_clint|int_addr_o[21]                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[9]                ; RISCV:u_RISCV|clint:u_clint|int_addr_o[9]                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.394      ;
; 0.277 ; uart_debug:u_uart_debug|uart_state.END                              ; uart_debug:u_uart_debug|uart_state.IDLE                           ; clk          ; clk         ; 0.000        ; 0.038      ; 0.399      ;
; 0.277 ; uart:u_uart|uart_rx_data_buf_temp[1]                                ; uart:u_uart|uart_rx_data_buf[1]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[34]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[35]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[36]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[37]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[39]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[40]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[43]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[44]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[29]     ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[29]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[26]     ; RISCV:u_RISCV|clint:u_clint|ins_addr[26]                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[52]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[53]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[55]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[56]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[59]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[60]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[45]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[46]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[9]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[10]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[61]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[62]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[4]      ; RISCV:u_RISCV|clint:u_clint|ins_addr[4]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[6]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[25]     ; RISCV:u_RISCV|clint:u_clint|ins_addr[25]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[25]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[22]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[8]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.401      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                           ;
+--------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[25]          ; clk          ; clk         ; 16.000       ; -0.051     ; 1.776      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[25] ; clk          ; clk         ; 16.000       ; -0.051     ; 1.776      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[26]          ; clk          ; clk         ; 16.000       ; -0.051     ; 1.776      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[26] ; clk          ; clk         ; 16.000       ; -0.051     ; 1.776      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[27]          ; clk          ; clk         ; 16.000       ; -0.051     ; 1.776      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[22] ; clk          ; clk         ; 16.000       ; -0.051     ; 1.776      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[17]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[18]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[19]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[20]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[21]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[22]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[23]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[24]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[25]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[26]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[27]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[28]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[29]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[30]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[31]                           ; clk          ; clk         ; 16.000       ; -0.027     ; 1.800      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[48]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[49]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[50]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[51]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[52]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[53]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[54]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[55]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[56]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[57]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[58]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[59]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[60]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[61]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[62]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[63]              ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[30]            ; clk          ; clk         ; 16.000       ; -0.035     ; 1.792      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[19]                                        ; clk          ; clk         ; 16.000       ; -0.042     ; 1.785      ;
; 14.160 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[10]                                        ; clk          ; clk         ; 16.000       ; -0.042     ; 1.785      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[10]          ; clk          ; clk         ; 16.000       ; -0.049     ; 1.777      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[28]          ; clk          ; clk         ; 16.000       ; -0.049     ; 1.777      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[22]          ; clk          ; clk         ; 16.000       ; -0.049     ; 1.777      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[29]          ; clk          ; clk         ; 16.000       ; -0.049     ; 1.777      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; clk          ; clk         ; 16.000       ; -0.023     ; 1.803      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; clk          ; clk         ; 16.000       ; -0.023     ; 1.803      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.IDLE                             ; clk          ; clk         ; 16.000       ; -0.023     ; 1.803      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; clk          ; clk         ; 16.000       ; -0.022     ; 1.804      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[2]                            ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[3]                            ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[4]                            ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[5]                            ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[6]                            ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[7]                            ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[8]                            ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[9]                            ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[10]                           ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[11]                           ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[12]                           ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|rib_wr_req_o                                ; clk          ; clk         ; 16.000       ; -0.035     ; 1.791      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[13]                           ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[14]                           ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                           ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                           ; clk          ; clk         ; 16.000       ; -0.025     ; 1.801      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_data[7]                                ; clk          ; clk         ; 16.000       ; -0.024     ; 1.802      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_data[6]                                ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_data[5]                                ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_data[4]                                ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_data[3]                                ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_data[0]                                ; clk          ; clk         ; 16.000       ; -0.024     ; 1.802      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[16]                             ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[8]                              ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[0]                            ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[28]                             ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[30]                             ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[29]                             ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]               ; clk          ; clk         ; 16.000       ; -0.036     ; 1.790      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[12]                             ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[4]                              ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[4]                            ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[31]                             ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[7]                              ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[7]                            ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[22]                             ; clk          ; clk         ; 16.000       ; -0.026     ; 1.800      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[6]                                            ; clk          ; clk         ; 16.000       ; -0.046     ; 1.780      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[6]                                            ; clk          ; clk         ; 16.000       ; -0.046     ; 1.780      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[22]                                           ; clk          ; clk         ; 16.000       ; -0.043     ; 1.783      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[24]                                      ; clk          ; clk         ; 16.000       ; -0.042     ; 1.784      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mscratch[9]            ; clk          ; clk         ; 16.000       ; -0.033     ; 1.793      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[9]             ; clk          ; clk         ; 16.000       ; -0.033     ; 1.793      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mcause[9]              ; clk          ; clk         ; 16.000       ; -0.034     ; 1.792      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[16]              ; clk          ; clk         ; 16.000       ; -0.033     ; 1.793      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[17]              ; clk          ; clk         ; 16.000       ; -0.033     ; 1.793      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[18]              ; clk          ; clk         ; 16.000       ; -0.033     ; 1.793      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[19]              ; clk          ; clk         ; 16.000       ; -0.033     ; 1.793      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[20]              ; clk          ; clk         ; 16.000       ; -0.033     ; 1.793      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[21]              ; clk          ; clk         ; 16.000       ; -0.033     ; 1.793      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[22]              ; clk          ; clk         ; 16.000       ; -0.033     ; 1.793      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[23]              ; clk          ; clk         ; 16.000       ; -0.033     ; 1.793      ;
; 14.161 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[24]              ; clk          ; clk         ; 16.000       ; -0.033     ; 1.793      ;
+--------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                           ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.243 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[25]          ; clk          ; clk         ; 0.000        ; 0.252      ; 1.579      ;
; 1.243 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[30]          ; clk          ; clk         ; 0.000        ; 0.252      ; 1.579      ;
; 1.243 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[26]          ; clk          ; clk         ; 0.000        ; 0.252      ; 1.579      ;
; 1.253 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]           ; clk          ; clk         ; 0.000        ; 0.245      ; 1.582      ;
; 1.253 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]           ; clk          ; clk         ; 0.000        ; 0.245      ; 1.582      ;
; 1.253 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]           ; clk          ; clk         ; 0.000        ; 0.245      ; 1.582      ;
; 1.253 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[3]           ; clk          ; clk         ; 0.000        ; 0.245      ; 1.582      ;
; 1.253 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]           ; clk          ; clk         ; 0.000        ; 0.245      ; 1.582      ;
; 1.254 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|hold_flag_reg[1]   ; clk          ; clk         ; 0.000        ; 0.244      ; 1.582      ;
; 1.254 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[6]           ; clk          ; clk         ; 0.000        ; 0.244      ; 1.582      ;
; 1.254 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[2]           ; clk          ; clk         ; 0.000        ; 0.244      ; 1.582      ;
; 1.254 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[27] ; clk          ; clk         ; 0.000        ; 0.242      ; 1.580      ;
; 1.254 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[29] ; clk          ; clk         ; 0.000        ; 0.242      ; 1.580      ;
; 1.254 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[26] ; clk          ; clk         ; 0.000        ; 0.242      ; 1.580      ;
; 1.254 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_rd_data_o[20]  ; clk          ; clk         ; 0.000        ; 0.244      ; 1.582      ;
; 1.254 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[22] ; clk          ; clk         ; 0.000        ; 0.242      ; 1.580      ;
; 1.254 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[20] ; clk          ; clk         ; 0.000        ; 0.242      ; 1.580      ;
; 1.254 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[19] ; clk          ; clk         ; 0.000        ; 0.242      ; 1.580      ;
; 1.254 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[3]      ; clk          ; clk         ; 0.000        ; 0.244      ; 1.582      ;
; 1.254 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[28] ; clk          ; clk         ; 0.000        ; 0.242      ; 1.580      ;
; 1.254 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_rd_data_o[22]  ; clk          ; clk         ; 0.000        ; 0.244      ; 1.582      ;
; 1.257 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[4]      ; clk          ; clk         ; 0.000        ; 0.239      ; 1.580      ;
; 1.258 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[10]                  ; clk          ; clk         ; 0.000        ; 0.234      ; 1.576      ;
; 1.258 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[9]                   ; clk          ; clk         ; 0.000        ; 0.234      ; 1.576      ;
; 1.258 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_rd_data_o[4]   ; clk          ; clk         ; 0.000        ; 0.238      ; 1.580      ;
; 1.258 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_rd_data_o[7]   ; clk          ; clk         ; 0.000        ; 0.238      ; 1.580      ;
; 1.258 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|csr_zimm_o[2]      ; clk          ; clk         ; 0.000        ; 0.238      ; 1.580      ;
; 1.260 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[30] ; clk          ; clk         ; 0.000        ; 0.229      ; 1.573      ;
; 1.260 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[31] ; clk          ; clk         ; 0.000        ; 0.229      ; 1.573      ;
; 1.260 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[29]                  ; clk          ; clk         ; 0.000        ; 0.234      ; 1.578      ;
; 1.260 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[30]                  ; clk          ; clk         ; 0.000        ; 0.234      ; 1.578      ;
; 1.260 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[3]                   ; clk          ; clk         ; 0.000        ; 0.234      ; 1.578      ;
; 1.260 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[28]                  ; clk          ; clk         ; 0.000        ; 0.234      ; 1.578      ;
; 1.261 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[25] ; clk          ; clk         ; 0.000        ; 0.228      ; 1.573      ;
; 1.262 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[14] ; clk          ; clk         ; 0.000        ; 0.228      ; 1.574      ;
; 1.262 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[15] ; clk          ; clk         ; 0.000        ; 0.228      ; 1.574      ;
; 1.264 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[31]                  ; clk          ; clk         ; 0.000        ; 0.229      ; 1.577      ;
; 1.274 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[31] ; clk          ; clk         ; 0.000        ; 0.216      ; 1.574      ;
; 1.275 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[21] ; clk          ; clk         ; 0.000        ; 0.216      ; 1.575      ;
; 1.275 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[17] ; clk          ; clk         ; 0.000        ; 0.216      ; 1.575      ;
; 1.276 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[0]           ; clk          ; clk         ; 0.000        ; 0.213      ; 1.573      ;
; 1.276 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[15] ; clk          ; clk         ; 0.000        ; 0.211      ; 1.571      ;
; 1.278 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[20] ; clk          ; clk         ; 0.000        ; 0.217      ; 1.579      ;
; 1.278 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[18] ; clk          ; clk         ; 0.000        ; 0.217      ; 1.579      ;
; 1.285 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[19] ; clk          ; clk         ; 0.000        ; 0.214      ; 1.583      ;
; 1.288 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[16] ; clk          ; clk         ; 0.000        ; 0.208      ; 1.580      ;
; 1.288 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[27] ; clk          ; clk         ; 0.000        ; 0.208      ; 1.580      ;
; 1.288 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[23] ; clk          ; clk         ; 0.000        ; 0.208      ; 1.580      ;
; 1.452 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[3]                         ; clk          ; clk         ; 0.000        ; 0.051      ; 1.587      ;
; 1.452 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[3]                             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.587      ;
; 1.452 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[0]                             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.587      ;
; 1.452 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[1]                             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.587      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[10]     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[3]   ; clk          ; clk         ; 0.000        ; 0.050      ; 1.587      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[2]   ; clk          ; clk         ; 0.000        ; 0.050      ; 1.587      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[1]   ; clk          ; clk         ; 0.000        ; 0.050      ; 1.587      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[4]   ; clk          ; clk         ; 0.000        ; 0.050      ; 1.587      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[27]                        ; clk          ; clk         ; 0.000        ; 0.050      ; 1.587      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[27]                            ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[4]                         ; clk          ; clk         ; 0.000        ; 0.050      ; 1.587      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[4]                             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[7]      ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[9]           ; clk          ; clk         ; 0.000        ; 0.046      ; 1.583      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[29]                        ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[31]                        ; clk          ; clk         ; 0.000        ; 0.050      ; 1.587      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[31]                            ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|cause[31]                               ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[10]     ; clk          ; clk         ; 0.000        ; 0.046      ; 1.583      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[11]     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[11]     ; clk          ; clk         ; 0.000        ; 0.050      ; 1.587      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[26]                        ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[26]                            ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[2]                         ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[2]                             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[20]     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[18]                        ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|ins_addr[18]                            ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[18]     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[18]     ; clk          ; clk         ; 0.000        ; 0.050      ; 1.587      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[21] ; clk          ; clk         ; 0.000        ; 0.044      ; 1.581      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[15]     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[15]     ; clk          ; clk         ; 0.000        ; 0.050      ; 1.587      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[19]     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[19]     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[26]     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[26]     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[30]     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[6]      ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[6]      ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[25]     ; clk          ; clk         ; 0.000        ; 0.046      ; 1.583      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[16]     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[16]     ; clk          ; clk         ; 0.000        ; 0.050      ; 1.587      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[16] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.586      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[24]     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[24]     ; clk          ; clk         ; 0.000        ; 0.050      ; 1.587      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[31]     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[29]     ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[29]     ; clk          ; clk         ; 0.000        ; 0.046      ; 1.583      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[14]                        ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
; 1.453 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|clint:u_clint|cause[3]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.588      ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 7.369 ; 7.599        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.369 ; 7.599        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a25~porta_we_reg       ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a29~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a6~porta_we_reg        ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a15~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a29~portb_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+----------------+------------+--------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+-------+------------+-----------------+
; uart_debug_pin ; clk        ; -0.087 ; 0.220 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 1.234  ; 1.859 ; Rise       ; clk             ;
+----------------+------------+--------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; uart_debug_pin ; clk        ; 0.250  ; -0.067 ; Rise       ; clk             ;
; uart_rx        ; clk        ; -1.018 ; -1.627 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 4.553 ; 4.356 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 4.553 ; 4.356 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 4.104 ; 3.932 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 3.887 ; 3.740 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 3.996 ; 3.844 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 4.130 ; 3.980 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 3.757 ; 3.616 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 4.397 ; 4.207 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 3.965 ; 3.800 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 3.757 ; 3.616 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 3.860 ; 3.714 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 3.991 ; 3.846 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -13.735    ; 0.185 ; 12.006   ; 1.243   ; 7.369               ;
;  clk             ; -13.735    ; 0.185 ; 12.006   ; 1.243   ; 7.369               ;
; Design-wide TNS  ; -12370.153 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; -12370.153 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+----------------+------------+--------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+-------+------------+-----------------+
; uart_debug_pin ; clk        ; -0.087 ; 0.220 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 2.733  ; 2.914 ; Rise       ; clk             ;
+----------------+------------+--------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; uart_debug_pin ; clk        ; 0.605  ; 0.423  ; Rise       ; clk             ;
; uart_rx        ; clk        ; -1.018 ; -1.627 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 9.253 ; 9.620 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 9.253 ; 9.620 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 8.477 ; 8.607 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 8.019 ; 8.068 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 8.248 ; 8.351 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 8.364 ; 8.578 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 3.757 ; 3.616 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 4.397 ; 4.207 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 3.965 ; 3.800 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 3.757 ; 3.616 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 3.860 ; 3.714 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 3.991 ; 3.846 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_debug_pin          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1133     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1133     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Nov 09 16:27:36 2023
Info: Command: quartus_sta cpu_prj -c cpu_prj
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'cpu_prj.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.735
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.735    -12370.153 clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.452         0.000 clk 
Info (332146): Worst-case recovery slack is 12.006
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.006         0.000 clk 
Info (332146): Worst-case removal slack is 2.766
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.766         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 7.652
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.652         0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.356
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.356     -9621.617 clk 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.400         0.000 clk 
Info (332146): Worst-case recovery slack is 12.303
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.303         0.000 clk 
Info (332146): Worst-case removal slack is 2.447
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.447         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 7.661
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.661         0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 2.811
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.811         0.000 clk 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.185         0.000 clk 
Info (332146): Worst-case recovery slack is 14.160
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.160         0.000 clk 
Info (332146): Worst-case removal slack is 1.243
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.243         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 7.369
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.369         0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4835 megabytes
    Info: Processing ended: Thu Nov 09 16:27:39 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


