

================================================================
== Vivado HLS Report for 'LinFil'
================================================================
* Date:           Mon Oct 22 17:31:32 2018

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        NTPG
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|     17.29|        3.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      2|        -|       -|
|Expression           |        -|      -|        0|     307|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|       -|
|Register             |        -|      -|        -|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      2|        0|     307|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|   ~0  |        0|   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|   ~0  |        0|   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |TPG_am_submul_12nbkb_U1  |TPG_am_submul_12nbkb  | (i0 - i1) * i2 |
    |TPG_mul_mul_7s_18cud_U2  |TPG_mul_mul_7s_18cud  |     i0 * i1    |
    +-------------------------+----------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |addconv_3_cast_fu_488_p2        |     +    |      0|  0|   9|          18|          18|
    |addconv_3_fu_482_p2             |     +    |      0|  0|   9|          19|          19|
    |tmp3_fu_427_p2                  |     +    |      0|  0|   9|          19|          19|
    |tmp4_fu_464_p2                  |     +    |      0|  0|   9|          19|          19|
    |tmp5_fu_442_p2                  |     +    |      0|  0|   9|          19|          19|
    |tmp_15_fu_458_p2                |     +    |      0|  0|  18|          18|          18|
    |tmp_16_fu_470_p2                |     +    |      0|  0|   9|          18|          18|
    |tmp_17_fu_476_p2                |     +    |      0|  0|  18|          18|          18|
    |tmp_2_fu_248_p2                 |     +    |      0|  0|   5|           2|           5|
    |p_neg_fu_280_p2                 |     -    |      0|  0|  24|           1|          24|
    |r_V_2_fu_302_p2                 |     -    |      0|  0|  25|          25|          25|
    |r_V_4_2_fu_365_p2               |     -    |      0|  0|  24|          24|          24|
    |r_V_4_3_fu_407_p2               |     -    |      0|  0|  24|          24|          24|
    |agg_result_peakOut_w_fu_523_p2  |    and   |      0|  0|   1|           1|           1|
    |tmp_3_fu_258_p2                 |   ashr   |      0|  0|  55|          21|          21|
    |icmp_fu_194_p2                  |   icmp   |      0|  0|   3|           8|           1|
    |tmp_11_fu_511_p2                |   icmp   |      0|  0|   7|          18|          18|
    |tmp_12_fu_517_p2                |   icmp   |      0|  0|   7|          18|          18|
    |o_filOut_V_fu_502_p3            |  select  |      0|  0|  18|           1|           1|
    |p_lincoeff_V_fu_200_p3          |  select  |      0|  0|  24|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 307|         292|         311|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|data_int_V                |  in |   14|   ap_none  |    data_int_V   |    scalar    |
|lincoeff_V                |  in |   24|   ap_none  |    lincoeff_V   |    scalar    |
|r_0_shift_reg_V_i         |  in |   18|   ap_ovld  | r_0_shift_reg_V |    pointer   |
|r_0_shift_reg_V_o         | out |   18|   ap_ovld  | r_0_shift_reg_V |    pointer   |
|r_0_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  | r_0_shift_reg_V |    pointer   |
|r_1_shift_reg_V_i         |  in |   18|   ap_ovld  | r_1_shift_reg_V |    pointer   |
|r_1_shift_reg_V_o         | out |   18|   ap_ovld  | r_1_shift_reg_V |    pointer   |
|r_1_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  | r_1_shift_reg_V |    pointer   |
|r_2_shift_reg_V_i         |  in |   18|   ap_ovld  | r_2_shift_reg_V |    pointer   |
|r_2_shift_reg_V_o         | out |   18|   ap_ovld  | r_2_shift_reg_V |    pointer   |
|r_2_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  | r_2_shift_reg_V |    pointer   |
|r_3_shift_reg_V_i         |  in |   18|   ap_ovld  | r_3_shift_reg_V |    pointer   |
|r_3_shift_reg_V_o         | out |   18|   ap_ovld  | r_3_shift_reg_V |    pointer   |
|r_3_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  | r_3_shift_reg_V |    pointer   |
|r_0_peak_reg_V_i          |  in |   18|   ap_ovld  |  r_0_peak_reg_V |    pointer   |
|r_0_peak_reg_V_o          | out |   18|   ap_ovld  |  r_0_peak_reg_V |    pointer   |
|r_0_peak_reg_V_o_ap_vld   | out |    1|   ap_ovld  |  r_0_peak_reg_V |    pointer   |
|r_1_peak_reg_V_i          |  in |   18|   ap_ovld  |  r_1_peak_reg_V |    pointer   |
|r_1_peak_reg_V_o          | out |   18|   ap_ovld  |  r_1_peak_reg_V |    pointer   |
|r_1_peak_reg_V_o_ap_vld   | out |    1|   ap_ovld  |  r_1_peak_reg_V |    pointer   |
|ap_return_0               | out |   18| ap_ctrl_hs |      LinFil     | return value |
|ap_return_1               | out |    1| ap_ctrl_hs |      LinFil     | return value |
+--------------------------+-----+-----+------------+-----------------+--------------+

