0.6
2018.2
Jun 14 2018
20:41:02
D:/verilog/hardware_exp/lab3/Clock_Divider_t.v,1539243444,verilog,,,,Clock_Divider_t,,,,,,,,
D:/verilog/hardware_exp/lab3/Lab3_Clock_Divider.v,1539338515,verilog,,D:/verilog/hardware_exp/lab3/Clock_Divider_t.v,,Clock_Divider;divn,,,,,,,,
D:/verilog/hardware_exp/lab3/basic_question_1/basic_question_1/basic_question_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
