{"analysis_type":"chronological_peripheral_access_sequence","chronological_sequence":[{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_InitDebugConsole_BB_107961762118800","bits_modified":[],"call_stack":"BOARD_InitDebugConsole","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":0,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitDebugConsole","line":53},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_InitDebugConsole_BB_107961762118800","bits_modified":[],"call_stack":"BOARD_InitDebugConsole","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":1,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitDebugConsole","line":54},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_InitDebugConsole_BB_107961762118800","bits_modified":[],"call_stack":"BOARD_InitDebugConsole","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":3,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":2,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitDebugConsole","line":57},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_ClockPreConfig_BB_107961762126320","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":3,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":119},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_ClockPreConfig_BB_107961762126320","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":4,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":120},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_ClockPreConfig_BB_107961762126320","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":3,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":5,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":121},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_ClockPreConfig_BB_107961762126320","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":4,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":6,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":122},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_ClockPreConfig_BB_107961762126320","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":5,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":7,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":123},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_ClockPreConfig_BB_107961762126320","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":6,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":8,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":124},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_ClockPreConfig_BB_107961762126320","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":7,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":9,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":125},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_ClockPreConfig_BB_107961762126320","bits_modified":[],"call_stack":"BOARD_ClockPreConfig","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":8,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":10,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":126},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010B8","basic_block_id":"BOARD_SetXspiClock_BB_107961762151968","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x184 register","register_name":"REG_0x184","sequence_number":11,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":374},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010BC","basic_block_id":"BOARD_SetXspiClock_BB_107961762157936","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x188 register","register_name":"REG_0x188","sequence_number":12,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":375},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001040","basic_block_id":"BOARD_SetXspiClock_BB_107961762157792","bits_modified":["bit_0-31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access PSCCTL0_SET register","register_name":"PSCCTL0_SET","sequence_number":13,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":383},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x400010B8","basic_block_id":"BOARD_SetXspiClock_BB_107961762157792","bits_modified":["bit_2"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":7,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x184 register","register_name":"REG_0x184","sequence_number":14,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":385},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x400010BC","basic_block_id":"BOARD_SetXspiClock_BB_107961762157792","bits_modified":["bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":12,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x188 register","register_name":"REG_0x188","sequence_number":15,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":386},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010BC","basic_block_id":"BOARD_SetXspiClock_BB_107961762171136","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x188 register","register_name":"REG_0x188","sequence_number":16,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":387},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001024","basic_block_id":"BOARD_SetXspiClock_BB_107961762174480","bits_modified":["bit_0-31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access PSCCTL5 register","register_name":"PSCCTL5","sequence_number":17,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":391},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010C4","basic_block_id":"BOARD_SetXspiClock_BB_107961762178704","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x196 register","register_name":"REG_0x196","sequence_number":18,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":398},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010C8","basic_block_id":"BOARD_SetXspiClock_BB_107961762182992","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x200 register","register_name":"REG_0x200","sequence_number":19,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":399},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001040","basic_block_id":"BOARD_SetXspiClock_BB_107961762182848","bits_modified":["bit_0-31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access PSCCTL0_SET register","register_name":"PSCCTL0_SET","sequence_number":20,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":407},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x400010C4","basic_block_id":"BOARD_SetXspiClock_BB_107961762182848","bits_modified":["bit_2"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":7,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x196 register","register_name":"REG_0x196","sequence_number":21,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":409},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x400010C8","basic_block_id":"BOARD_SetXspiClock_BB_107961762182848","bits_modified":["bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":12,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x200 register","register_name":"REG_0x200","sequence_number":22,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":410},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x400010C8","basic_block_id":"BOARD_SetXspiClock_BB_107961762194640","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x200 register","register_name":"REG_0x200","sequence_number":23,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":411},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001024","basic_block_id":"BOARD_SetXspiClock_BB_107961762198976","bits_modified":["bit_0-31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access PSCCTL5 register","register_name":"PSCCTL5","sequence_number":24,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":415},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40180000","basic_block_id":"BOARD_ConfigMPU_BB_107961762240928","bits_modified":["ENCACHE"],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":7,"peripheral_name":"XCACHE0","purpose":"Cache disable","register_name":"CCR","sequence_number":25,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":224},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40180000","basic_block_id":"BOARD_ConfigMPU_BB_107961762240928","bits_modified":["ENCACHE"],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":8,"peripheral_name":"XCACHE0","purpose":"Cache disable","register_name":"CCR","sequence_number":26,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":225},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0xE000ED94","basic_block_id":"BOARD_ConfigMPU_BB_107961762240928","bits_modified":["ENABLE"],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":9,"peripheral_name":"MPU","purpose":"MPU disable","register_name":"CTRL","sequence_number":27,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":228},"value_read":null,"value_written":"0x00000000"},{"access_type":"function_call_write","address":"0xE000EDC0","basic_block_id":"BOARD_ConfigMPU_BB_107961762240928","bits_modified":["ATTR0","ATTR1","ATTR2","ATTR3"],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":10,"peripheral_name":"MPU","purpose":"MPU memory attribute 0","register_name":"MAIR0","sequence_number":28,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":231},"value_read":null,"value_written":"0x00000000"},{"access_type":"function_call_write","address":"0xE000EDC0","basic_block_id":"BOARD_ConfigMPU_BB_107961762240928","bits_modified":["ATTR0","ATTR1","ATTR2","ATTR3"],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":11,"peripheral_name":"MPU","purpose":"MPU memory attribute 1","register_name":"MAIR0","sequence_number":29,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":233},"value_read":null,"value_written":"0x00000044"},{"access_type":"function_call_write","address":"0xE000EDC0","basic_block_id":"BOARD_ConfigMPU_BB_107961762255712","bits_modified":["ATTR0","ATTR1","ATTR2","ATTR3"],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":3,"peripheral_name":"MPU","purpose":"MPU memory attribute 2","register_name":"MAIR0","sequence_number":30,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":236},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0xE000EDC0","basic_block_id":"BOARD_ConfigMPU_BB_107961762261840","bits_modified":["ATTR0","ATTR1","ATTR2","ATTR3"],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":3,"peripheral_name":"MPU","purpose":"MPU memory attribute 3","register_name":"MAIR0","sequence_number":31,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":239},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0xE000ED9C","basic_block_id":"BOARD_ConfigMPU_BB_107961762261840","bits_modified":[],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":4,"peripheral_name":"MPU","purpose":"MPU region configuration","register_name":"RBAR","sequence_number":32,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":242},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0xE000ED9C","basic_block_id":"BOARD_ConfigMPU_BB_107961762261840","bits_modified":[],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":5,"peripheral_name":"MPU","purpose":"MPU region configuration","register_name":"RBAR","sequence_number":33,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":245},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0xE000ED9C","basic_block_id":"BOARD_ConfigMPU_BB_107961762269360","bits_modified":[],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":12,"peripheral_name":"MPU","purpose":"MPU region configuration","register_name":"RBAR","sequence_number":34,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":253},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0xE000ED94","basic_block_id":"BOARD_ConfigMPU_BB_107961762266016","bits_modified":["ENABLE","HFNMIENA","PRIVDEFENA"],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":0,"peripheral_name":"MPU","purpose":"MPU enable with control value 0x7","register_name":"CTRL","sequence_number":35,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":262},"value_read":null,"value_written":"0x00000007"},{"access_type":"function_call_write","address":"0x40180000","basic_block_id":"BOARD_ConfigMPU_BB_107961762266016","bits_modified":[],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":1,"peripheral_name":"XCACHE0","purpose":"Cache enable","register_name":"CCR","sequence_number":36,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":265},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40180000","basic_block_id":"BOARD_ConfigMPU_BB_107961762266016","bits_modified":[],"call_stack":"BOARD_ConfigMPU","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":2,"peripheral_name":"XCACHE0","purpose":"Cache enable","register_name":"CCR","sequence_number":37,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":266},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001024","basic_block_id":"BOARD_DeinitXspi_BB_107961762330160","bits_modified":["bit_0-31"],"call_stack":"BOARD_DeinitXspi","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Initialize CLKCTL0 controller","register_name":"PSCCTL5","sequence_number":38,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_DeinitXspi","line":294},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40001024","basic_block_id":"BOARD_DeinitXspi_BB_107961762328928","bits_modified":["bit_0-31"],"call_stack":"BOARD_DeinitXspi","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Initialize CLKCTL0 controller","register_name":"PSCCTL5","sequence_number":39,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_DeinitXspi","line":299},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_Init16bitsPsRam_BB_107961762480736","bits_modified":[],"call_stack":"BOARD_Init16bitsPsRam","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":3,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":40,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":613},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_Init16bitsPsRam_BB_107961762480736","bits_modified":[],"call_stack":"BOARD_Init16bitsPsRam","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":4,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":41,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":614},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_Init16bitsPsRam_BB_107961762480880","bits_modified":[],"call_stack":"BOARD_Init16bitsPsRam","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":5,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":42,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":626},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_Init16bitsPsRam_BB_107961762480880","bits_modified":[],"call_stack":"BOARD_Init16bitsPsRam","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":6,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":43,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":627},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40000070","basic_block_id":"BOARD_InitI2c2PinAsGpio_BB_107961762589072","bits_modified":[],"call_stack":"BOARD_InitI2c2PinAsGpio","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"RSTCTL","purpose":"Clear peripheral reset","register_name":"PRSTCTL_CLR","sequence_number":44,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":688},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x4000402D","basic_block_id":"BOARD_InitI2c2PinAsGpio_BB_107961762589072","bits_modified":[],"call_stack":"BOARD_InitI2c2PinAsGpio","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"IOPCTL0","purpose":"Initialize IOPCTL0 controller","register_name":"REG_0x45","sequence_number":45,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":691},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x4000402D","basic_block_id":"BOARD_InitI2c2PinAsGpio_BB_107961762589072","bits_modified":["bit_0-31"],"call_stack":"BOARD_InitI2c2PinAsGpio","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":3,"peripheral_name":"IOPCTL0","purpose":"Initialize IOPCTL0 controller","register_name":"REG_0x45","sequence_number":46,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":692},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40004031","basic_block_id":"BOARD_InitI2c2PinAsGpio_BB_107961762589072","bits_modified":[],"call_stack":"BOARD_InitI2c2PinAsGpio","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":4,"peripheral_name":"IOPCTL0","purpose":"Initialize IOPCTL0 controller","register_name":"REG_0x49","sequence_number":47,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":694},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40004031","basic_block_id":"BOARD_InitI2c2PinAsGpio_BB_107961762589072","bits_modified":["bit_0-31"],"call_stack":"BOARD_InitI2c2PinAsGpio","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":6,"peripheral_name":"IOPCTL0","purpose":"Initialize IOPCTL0 controller","register_name":"REG_0x49","sequence_number":48,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":695},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x4000402D","basic_block_id":"BOARD_RestoreI2c2PinMux_BB_107961762594896","bits_modified":["bit_0-31"],"call_stack":"BOARD_RestoreI2c2PinMux","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"IOPCTL0","purpose":"Access REG_0x45 register","register_name":"REG_0x45","sequence_number":49,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_RestoreI2c2PinMux","line":700},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40004031","basic_block_id":"BOARD_RestoreI2c2PinMux_BB_107961762594896","bits_modified":["bit_0-31"],"call_stack":"BOARD_RestoreI2c2PinMux","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":3,"peripheral_name":"IOPCTL0","purpose":"Access REG_0x49 register","register_name":"REG_0x49","sequence_number":50,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_RestoreI2c2PinMux","line":701},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40100014","basic_block_id":"BOARD_I2c2RecoverBus_BB_107961762597936","bits_modified":["PIN_DIRECTION"],"call_stack":"BOARD_I2c2RecoverBus","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":2,"peripheral_name":"GPIO1","purpose":"GPIO pin initialization","register_name":"PDDR","sequence_number":51,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":711},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40100014","basic_block_id":"BOARD_I2c2RecoverBus_BB_107961762597936","bits_modified":["PIN_DIRECTION"],"call_stack":"BOARD_I2c2RecoverBus","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":6,"peripheral_name":"GPIO1","purpose":"GPIO pin initialization","register_name":"PDDR","sequence_number":52,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":716},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40100000","basic_block_id":"BOARD_I2c2RecoverBus_BB_107961762601824","bits_modified":["PIN_DATA"],"call_stack":"BOARD_I2c2RecoverBus","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":0,"peripheral_name":"GPIO1","purpose":"GPIO pin write: HIGH","register_name":"PDOR","sequence_number":53,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":722},"value_read":null,"value_written":"0x0000000C"},{"access_type":"function_call_read","address":"0x40100010","basic_block_id":"BOARD_I2c2RecoverBus_BB_107961762601824","bits_modified":[],"call_stack":"BOARD_I2c2RecoverBus","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":2,"peripheral_name":"GPIO1","purpose":"GPIO pin read","register_name":"PDIR","sequence_number":54,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":726},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40100014","basic_block_id":"BOARD_I2c2RecoverBus_BB_107961762604976","bits_modified":["PIN_DIRECTION"],"call_stack":"BOARD_I2c2RecoverBus","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":4,"peripheral_name":"GPIO1","purpose":"GPIO pin initialization","register_name":"PDDR","sequence_number":55,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":731},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40100000","basic_block_id":"BOARD_I2c2RecoverBus_BB_107961762604976","bits_modified":["PIN_DATA"],"call_stack":"BOARD_I2c2RecoverBus","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":5,"peripheral_name":"GPIO1","purpose":"GPIO pin write: HIGH","register_name":"PDOR","sequence_number":56,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":734},"value_read":null,"value_written":"0x0000000C"},{"access_type":"function_call_write","address":"0x40100000","basic_block_id":"BOARD_I2c2RecoverBus_BB_107961762604976","bits_modified":["PIN_DATA"],"call_stack":"BOARD_I2c2RecoverBus","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":7,"peripheral_name":"GPIO1","purpose":"GPIO pin write: HIGH","register_name":"PDOR","sequence_number":57,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":738},"value_read":null,"value_written":"0x0000000B"},{"access_type":"function_call_write","address":"0x40100000","basic_block_id":"BOARD_I2c2RecoverBus_BB_107961762605120","bits_modified":["PIN_DATA"],"call_stack":"BOARD_I2c2RecoverBus","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":0,"peripheral_name":"GPIO1","purpose":"GPIO pin write: HIGH","register_name":"PDOR","sequence_number":58,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":746},"value_read":null,"value_written":"0x0000000C"},{"access_type":"volatile_write","address":"0x40100000","basic_block_id":"GPIO_PinWrite_BB_107961762618336","bits_modified":["bit_0-31"],"call_stack":"GPIO_PinWrite","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"GPIO0","purpose":"Write data to GPIO0","register_name":"PDOR","sequence_number":59,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinWrite","line":350},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40100000","basic_block_id":"GPIO_PinWrite_BB_107961762621808","bits_modified":["bit_0-31"],"call_stack":"GPIO_PinWrite","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"GPIO0","purpose":"Write data to GPIO0","register_name":"PDOR","sequence_number":60,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinWrite","line":354},"value_read":null,"value_written":null},{"access_type":"volatile_read","address":"0x40100000","basic_block_id":"GPIO_PinRead_BB_107961762631088","bits_modified":[],"call_stack":"GPIO_PinRead","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":6,"peripheral_name":"GPIO0","purpose":"Read data from GPIO0","register_name":"PDOR","sequence_number":61,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinRead","line":429},"value_read":null,"value_written":null}],"description":"Peripheral register accesses in chronological execution order","execution_phase_summary":{"board_init":59,"runtime":3},"total_accesses":62}
