#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 29 21:33:06 2022
# Process ID: 18212
# Current directory: D:/1.EE/FPGA/VerilogWorks/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22504 D:\1.EE\FPGA\VerilogWorks\UART\UART.xpr
# Log file: D:/1.EE/FPGA/VerilogWorks/UART/vivado.log
# Journal file: D:/1.EE/FPGA/VerilogWorks/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/1.EE/FPGA/VerilogWorks/UART/UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 766.496 ; gain = 174.914
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 21:35:38 2022...
