[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-26T20:20:13+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi,</p> <p>I&#39;ve recently been experimenting with bare metal development on RISC-V boards (mainly the Milk V Duo with the CV1800B CPU, which has two C906 cores).</p> <p>I am really running bare metal here, with no OpenSBI. The program starts in M mode, I then want to switch to S-mode (I&#39;m making a little OS kernel and want it to run in S-mode -- the CPU does support it). In a <code>_start</code> procedure, I</p> <ul> <li>disable address translation,</li> <li>set the stack pointer,</li> <li>set the <code>MPP</code> bits of <code>mstatus</code></li> <li>clear BBS section, and</li> <li>set <code>mepc</code> to the <code>main</code> function and call <code>mret</code>.</li> </ul> <p><code>main</code> is then called but still in M-mode -- I can read both the <code>mstatus</code> and <code>sstatus</code> registers so that has to mean it is running in M-mode, right?</p> <p>Am I missing something?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a h",
        "id": 2416282,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jkllwy/issue_with_mstatus_mpp_bits_not_sticking",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Issue with mstatus MPP bits not \"sticking\"",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-26T18:09:14+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hey everyone!</p> <p>I&#39;m currently working on a project that involves simulating a CPU based on the RISC-V IMAFC (RV32IMAFC) instruction set architecture. I&#39;m specifically looking for a CPU simulator that supports this instruction set and also implements a 5-stage in-order pipeline.</p> <p>Does anyone know of any simulators that support these features?<br/> If you have any recommendations, resources, or suggestions, I would greatly appreciate it!</p> <p>Thanks in advance!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/New-Juggernaut4693\"> /u/New-Juggernaut4693 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jkieok/seeking_help_finding_cpu_simulators_for_riscv/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jkieok/seeking_help_finding_cpu_simulators_for_riscv/\">[comments]</a></span>",
        "id": 2415305,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jkieok/seeking_help_finding_cpu_simulators_for_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Seeking Help Finding CPU Simulators for RISC-V IMAFC (RV32IMAFC) with a 5-Stage In-Order Pipeline",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-26T17:37:16+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hello! I&#39;ve finished porting Consulo IDE to riscv64 arch.</p> <p>Consulo is a multi-language IDE, based on IntelliJ IDEA.</p> <p>Consulo supports Java, C# and other programming languages.</p> <p>\u2022 Running and debugging Java code on riscv64 works OK.</p> <p>\u2022 Running .NET/C# code works OK. Debugging somehow works but implementation is in early stage due to .NET implementation stack is not popular and DAP impl in early stage too. Using <code>netcoredbg</code>.</p> <p>\u2022 Running simple Go scripts works but debugger does not (using same base impl like inside .NET). But <code>dlv</code> is already built, just need some more work to find an issue with running it.</p> <p>Tested at Milk-V Jupiter (Bianbu) &amp; VisionFive 2 (Debian).</p> <p>Thanks.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/VISTALL\"> /u/VISTALL </a> <br/> <span><a href=\"https://consulo.app/#linux\">[link]</a></span> &#32; <span><a href=\"https://w",
        "id": 2414686,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jkhlwq/riscv64_port_of_consulo_ide_fork_of_intellij_idea",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V64 port of Consulo IDE \u2014 fork of IntelliJ IDEA",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-26T14:34:17+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Rules and form: <a href=\"https://egytfz5jk0ye1g0g.mikecrm.com/a7ZFbRx\">https://egytfz5jk0ye1g0g.mikecrm.com/a7ZFbRx</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/LivingLinux\"> /u/LivingLinux </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jkd7m2/propose_to_port_your_rpi_cm4_project_to_riscv_to/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jkd7m2/propose_to_port_your_rpi_cm4_project_to_riscv_to/\">[comments]</a></span>",
        "id": 2412681,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jkd7m2/propose_to_port_your_rpi_cm4_project_to_riscv_to",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Propose to port your RPi CM4 project to RISC-V, to get a Milk-V Mars CM",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-26T12:59:10+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>In c language each variables use entire on register hence RISC32I has 32 registers</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/nithyaanveshi\"> /u/nithyaanveshi </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jkb622/riscv_registers/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jkb622/riscv_registers/\">[comments]</a></span>",
        "id": 2412009,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jkb622/riscv_registers",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISCV registers",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-26T04:43:01+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jk3wmb/memory_read_problem/\"> <img src=\"https://preview.redd.it/y2133agdryqe1.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=8988ecb136c66c24f8bfe889aee361c1531e88ca\" alt=\"Memory read problem\" title=\"Memory read problem\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>I am trying to implement load store instructions but i noticed load instruction takes 2 clock cycles and racing with next instruction. </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Odd_Garbage_2857\"> /u/Odd_Garbage_2857 </a> <br/> <span><a href=\"https://i.redd.it/y2133agdryqe1.png\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jk3wmb/memory_read_problem/\">[comments]</a></span> </td></tr></table>",
        "id": 2409301,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jk3wmb/memory_read_problem",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/y2133agdryqe1.png?width=640&crop=smart&auto=webp&s=8988ecb136c66c24f8bfe889aee361c1531e88ca",
        "title": "Memory read problem",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-26T04:27:36+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I&#39;m trying to understand CSRs, but something I don&#39;t quite get is when user mode is implemented vs. machine mode in simple (rv32i + extras embedded) machines. For example, the <a href=\"https://github.com/TheThirdOne/rars\">RARS</a> simulator implements the basic user-mode exception handler CSRs, <code>utvec</code>, <code>ustatus</code>, etc. instead of the equivalent machine CSRs.</p> <p>Yet in reading the spec on this topic, I get the impression that implementing user mode is something for supporting full fledged operating systems or at the least an RTOS, and machine mode is what simple embedded devices implement.</p> <p>To add to my confusion, there is no reference to <code>utvec</code> or the rest used in RARS in the RISC-V privileged spec. I&#39;m assuming they are just not explicitly named in the spec but encoded differently.</p> <p>Is RARS an exception here or is there something I&#39;m missing? If I were to go and try to implement a cor",
        "id": 2409097,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jk3nf0/understanding_user_vs_machine_mode_in_minimalist",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Understanding user vs. machine mode in minimalist implementations",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-26T00:45:30+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p> BPI-CM6 is a industrial grade RISC-V Core board, it design with SpacemiT K1 8 core RISC-V chip</p> <p><a href=\"https://docs.banana-pi.org/en/BPI-CM6/BananaPi_BPI-CM6\">https://docs.banana-pi.org/en/BPI-CM6/BananaPi_BPI-CM6</a> BPI-CM6 is a industrial grade RISC-V Core board, it design with SpacemiT K1 8 core RISC-V chip </p> <p><a href=\"https://docs.banana-pi.org/en/BPI-CM6/BananaPi_BPI-CM6\">https://docs.banana-pi.org/en/BPI-CM6/BananaPi_BPI-CM6</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/lionwang-bpi\"> /u/lionwang-bpi </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jjze2b/bpicm6_is_a_industrial_grade_riscv_core_board_it/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jjze2b/bpicm6_is_a_industrial_grade_riscv_core_board_it/\">[comments]</a></span>",
        "id": 2408652,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jjze2b/bpicm6_is_a_industrial_grade_riscv_core_board_it",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "BPI-CM6 is a industrial grade RISC-V Core board, it design with SpacemiT K1 8 core RISC-V chip",
        "vote": 0
    }
]