-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config14_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (14 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (14 downto 0) );
end;


architecture behav of myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config14_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv23_FE00 : STD_LOGIC_VECTOR (22 downto 0) := "00000001111111000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv23_12800 : STD_LOGIC_VECTOR (22 downto 0) := "00000010010100000000000";
    constant ap_const_lv23_7FEE00 : STD_LOGIC_VECTOR (22 downto 0) := "11111111110111000000000";
    constant ap_const_lv23_1200 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001001000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv23_1D800 : STD_LOGIC_VECTOR (22 downto 0) := "00000011101100000000000";
    constant ap_const_lv23_13000 : STD_LOGIC_VECTOR (22 downto 0) := "00000010011000000000000";
    constant ap_const_lv23_7F8600 : STD_LOGIC_VECTOR (22 downto 0) := "11111111000011000000000";
    constant ap_const_lv23_4800 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100100000000000";
    constant ap_const_lv23_9C00 : STD_LOGIC_VECTOR (22 downto 0) := "00000001001110000000000";
    constant ap_const_lv23_9600 : STD_LOGIC_VECTOR (22 downto 0) := "00000001001011000000000";
    constant ap_const_lv23_7E4600 : STD_LOGIC_VECTOR (22 downto 0) := "11111100100011000000000";
    constant ap_const_lv23_7EB400 : STD_LOGIC_VECTOR (22 downto 0) := "11111101011010000000000";
    constant ap_const_lv23_21E00 : STD_LOGIC_VECTOR (22 downto 0) := "00000100001111000000000";
    constant ap_const_lv23_7E9200 : STD_LOGIC_VECTOR (22 downto 0) := "11111101001001000000000";
    constant ap_const_lv23_7ECE00 : STD_LOGIC_VECTOR (22 downto 0) := "11111101100111000000000";
    constant ap_const_lv23_7F0800 : STD_LOGIC_VECTOR (22 downto 0) := "11111110000100000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal y_fu_194_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_fu_202_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_3_fu_218_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_49_fu_226_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_4_fu_242_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_50_fu_250_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_5_fu_266_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_51_fu_274_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_6_fu_290_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_52_fu_298_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_7_fu_314_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_53_fu_322_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_8_fu_338_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_54_fu_346_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_9_fu_362_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_55_fu_370_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_16_fu_386_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_56_fu_394_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_1_fu_410_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_57_fu_418_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_2_fu_434_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_58_fu_442_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_10_fu_458_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_59_fu_466_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_11_fu_482_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_60_fu_490_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_12_fu_506_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_61_fu_514_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_13_fu_530_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_62_fu_538_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_14_fu_554_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln54_63_fu_562_p2 : STD_LOGIC_VECTOR (22 downto 0);


begin



    add_ln54_49_fu_226_p2 <= std_logic_vector(unsigned(y_3_fu_218_p3) + unsigned(ap_const_lv23_12800));
    add_ln54_50_fu_250_p2 <= std_logic_vector(unsigned(y_4_fu_242_p3) + unsigned(ap_const_lv23_7FEE00));
    add_ln54_51_fu_274_p2 <= std_logic_vector(unsigned(y_5_fu_266_p3) + unsigned(ap_const_lv23_1200));
    add_ln54_52_fu_298_p2 <= std_logic_vector(unsigned(y_6_fu_290_p3) + unsigned(ap_const_lv23_1D800));
    add_ln54_53_fu_322_p2 <= std_logic_vector(unsigned(y_7_fu_314_p3) + unsigned(ap_const_lv23_13000));
    add_ln54_54_fu_346_p2 <= std_logic_vector(unsigned(y_8_fu_338_p3) + unsigned(ap_const_lv23_7F8600));
    add_ln54_55_fu_370_p2 <= std_logic_vector(unsigned(y_9_fu_362_p3) + unsigned(ap_const_lv23_4800));
    add_ln54_56_fu_394_p2 <= std_logic_vector(unsigned(y_16_fu_386_p3) + unsigned(ap_const_lv23_9C00));
    add_ln54_57_fu_418_p2 <= std_logic_vector(unsigned(y_1_fu_410_p3) + unsigned(ap_const_lv23_9600));
    add_ln54_58_fu_442_p2 <= std_logic_vector(unsigned(y_2_fu_434_p3) + unsigned(ap_const_lv23_7E4600));
    add_ln54_59_fu_466_p2 <= std_logic_vector(unsigned(y_10_fu_458_p3) + unsigned(ap_const_lv23_7EB400));
    add_ln54_60_fu_490_p2 <= std_logic_vector(unsigned(y_11_fu_482_p3) + unsigned(ap_const_lv23_21E00));
    add_ln54_61_fu_514_p2 <= std_logic_vector(unsigned(y_12_fu_506_p3) + unsigned(ap_const_lv23_7E9200));
    add_ln54_62_fu_538_p2 <= std_logic_vector(unsigned(y_13_fu_530_p3) + unsigned(ap_const_lv23_7ECE00));
    add_ln54_63_fu_562_p2 <= std_logic_vector(unsigned(y_14_fu_554_p3) + unsigned(ap_const_lv23_7F0800));
    add_ln54_fu_202_p2 <= std_logic_vector(unsigned(y_fu_194_p3) + unsigned(ap_const_lv23_FE00));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= add_ln54_fu_202_p2(22 downto 8);
    ap_return_1 <= add_ln54_49_fu_226_p2(22 downto 8);
    ap_return_10 <= add_ln54_58_fu_442_p2(22 downto 8);
    ap_return_11 <= add_ln54_59_fu_466_p2(22 downto 8);
    ap_return_12 <= add_ln54_60_fu_490_p2(22 downto 8);
    ap_return_13 <= add_ln54_61_fu_514_p2(22 downto 8);
    ap_return_14 <= add_ln54_62_fu_538_p2(22 downto 8);
    ap_return_15 <= add_ln54_63_fu_562_p2(22 downto 8);
    ap_return_2 <= add_ln54_50_fu_250_p2(22 downto 8);
    ap_return_3 <= add_ln54_51_fu_274_p2(22 downto 8);
    ap_return_4 <= add_ln54_52_fu_298_p2(22 downto 8);
    ap_return_5 <= add_ln54_53_fu_322_p2(22 downto 8);
    ap_return_6 <= add_ln54_54_fu_346_p2(22 downto 8);
    ap_return_7 <= add_ln54_55_fu_370_p2(22 downto 8);
    ap_return_8 <= add_ln54_56_fu_394_p2(22 downto 8);
    ap_return_9 <= add_ln54_57_fu_418_p2(22 downto 8);
    y_10_fu_458_p3 <= (data_11_val & ap_const_lv8_0);
    y_11_fu_482_p3 <= (data_12_val & ap_const_lv7_0);
    y_12_fu_506_p3 <= (data_13_val & ap_const_lv7_0);
    y_13_fu_530_p3 <= (data_14_val & ap_const_lv8_0);
    y_14_fu_554_p3 <= (data_15_val & ap_const_lv8_0);
    y_16_fu_386_p3 <= (data_8_val & ap_const_lv8_0);
    y_1_fu_410_p3 <= (data_9_val & ap_const_lv8_0);
    y_2_fu_434_p3 <= (data_10_val & ap_const_lv8_0);
    y_3_fu_218_p3 <= (data_1_val & ap_const_lv8_0);
    y_4_fu_242_p3 <= (data_2_val & ap_const_lv8_0);
    y_5_fu_266_p3 <= (data_3_val & ap_const_lv8_0);
    y_6_fu_290_p3 <= (data_4_val & ap_const_lv7_0);
    y_7_fu_314_p3 <= (data_5_val & ap_const_lv8_0);
    y_8_fu_338_p3 <= (data_6_val & ap_const_lv8_0);
    y_9_fu_362_p3 <= (data_7_val & ap_const_lv7_0);
    y_fu_194_p3 <= (data_0_val & ap_const_lv8_0);
end behav;
