# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ECE445Final_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:53 on Apr 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v 
# -- Compiling module mem_block
# 
# Top level modules:
# 	mem_block
# End time: 21:36:53 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:53 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv 
# -- Compiling package states
# -- Compiling package TopLevel_sv_unit
# -- Importing package states
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 21:36:53 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:53 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv 
# -- Compiling module pixel_traversal
# 
# Top level modules:
# 	pixel_traversal
# End time: 21:36:53 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:53 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv 
# -- Compiling module HexDriverD
# 
# Top level modules:
# 	HexDriverD
# End time: 21:36:53 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:53 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:36:53 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:53 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv 
# -- Compiling package pixel_algorithm_unit_sv_unit
# -- Importing package states
# -- Compiling module pixel_algorithm_unit
# 
# Top level modules:
# 	pixel_algorithm_unit
# End time: 21:36:54 on Apr 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:54 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv 
# -- Compiling package dithering_loop_control_sv_unit
# -- Importing package states
# -- Compiling module dithering_loop_control
# 
# Top level modules:
# 	dithering_loop_control
# End time: 21:36:54 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl {C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:54 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl" C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv 
# -- Compiling package finalproj_tb_sv_unit
# -- Importing package states
# -- Compiling module finalproj_tb
# 
# Top level modules:
# 	finalproj_tb
# End time: 21:36:54 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  finalproj_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" finalproj_tb 
# Start time: 21:36:54 on Apr 18,2023
# Loading sv_std.std
# Loading work.states
# Loading work.finalproj_tb_sv_unit
# Loading work.finalproj_tb
# Loading work.TopLevel_sv_unit
# Loading work.TopLevel
# Loading work.HexDriverD
# Loading work.HexDriver
# Loading work.pixel_algorithm_unit_sv_unit
# Loading work.pixel_algorithm_unit
# Loading work.mem_block
# Loading altera_mf_ver.altsyncram
# Loading work.dithering_loop_control_sv_unit
# Loading work.dithering_loop_control
# Loading work.pixel_traversal
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Missing connection for port 'sram_out_stream'.
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3015) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [PCDPC] - Port size (12) does not match connection size (4) for port 'counter'. The port definition is at: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Missing connection for port 'load_state'.
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(26): Variable '/finalproj_tb/MCU_RX_RDY', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(25): Variable '/finalproj_tb/data_valid', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(21): Variable '/finalproj_tb/SPI_MISO', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gally  Hostname: LEGION5IGEN6  ProcessID: 5116
#           Attempting to use alternate WLF file "./wlftan4mxx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftan4mxx
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/finalproj_tb/toplevel/gray/pixel_sram/wren_b
add wave -position end  sim:/finalproj_tb/toplevel/gray/pixel_sram/wren_a
add wave -position end  sim:/finalproj_tb/toplevel/gray/pixel_sram/address_b
add wave -position end  sim:/finalproj_tb/toplevel/gray/pixel_sram/address_a
add wave -position end  sim:/finalproj_tb/toplevel/gray/pixel_sram/rden_b
add wave -position end  sim:/finalproj_tb/toplevel/gray/pixel_sram/rden_a
add wave -position end  sim:/finalproj_tb/toplevel/gray/pixel_sram/q_b
add wave -position end  sim:/finalproj_tb/toplevel/gray/pixel_sram/q_a
add wave -position end  sim:/finalproj_tb/toplevel/gray/pixel_sram/data_b
add wave -position end  sim:/finalproj_tb/toplevel/gray/pixel_sram/data_a
add wave -position end  sim:/finalproj_tb/toplevel/gray/pixel_sram/clock
add wave -position end  sim:/finalproj_tb/toplevel/gray/control0/store_old_p
add wave -position end  sim:/finalproj_tb/toplevel/gray/control0/state
add wave -position end  sim:/finalproj_tb/toplevel/gray/control0/compute_fin
add wave -position end  sim:/finalproj_tb/toplevel/gray/control0/compare_and_store_n
add wave -position end  sim:/finalproj_tb/toplevel/gray/control0/png_idx
restart
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Missing connection for port 'sram_out_stream'.
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3015) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [PCDPC] - Port size (12) does not match connection size (4) for port 'counter'. The port definition is at: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Missing connection for port 'load_state'.
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(26): Variable '/finalproj_tb/MCU_RX_RDY', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(25): Variable '/finalproj_tb/data_valid', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(21): Variable '/finalproj_tb/SPI_MISO', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position end  sim:/finalproj_tb/toplevel/gray/png_data_color_closest
add wave -position end  sim:/finalproj_tb/toplevel/gray/png_data_color_buffer_q_error
restart
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Missing connection for port 'sram_out_stream'.
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3015) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [PCDPC] - Port size (12) does not match connection size (4) for port 'counter'. The port definition is at: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Missing connection for port 'load_state'.
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(26): Variable '/finalproj_tb/MCU_RX_RDY', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(25): Variable '/finalproj_tb/data_valid', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(21): Variable '/finalproj_tb/SPI_MISO', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
run
# GetModuleFileName: The specified module could not be found.
# 
# 
do ECE445Final_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:35 on Apr 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v 
# -- Compiling module mem_block
# 
# Top level modules:
# 	mem_block
# End time: 22:13:35 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:35 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv 
# -- Compiling package states
# -- Compiling package TopLevel_sv_unit
# -- Importing package states
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 22:13:35 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:35 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv 
# -- Compiling module pixel_traversal
# 
# Top level modules:
# 	pixel_traversal
# End time: 22:13:35 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:35 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv 
# -- Compiling module HexDriverD
# 
# Top level modules:
# 	HexDriverD
# End time: 22:13:35 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:35 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:13:35 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:35 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv 
# -- Compiling package pixel_algorithm_unit_sv_unit
# -- Importing package states
# -- Compiling module pixel_algorithm_unit
# 
# Top level modules:
# 	pixel_algorithm_unit
# End time: 22:13:35 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:35 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv 
# -- Compiling package dithering_loop_control_sv_unit
# -- Importing package states
# -- Compiling module dithering_loop_control
# 
# Top level modules:
# 	dithering_loop_control
# End time: 22:13:35 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl {C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:35 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl" C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv 
# -- Compiling package finalproj_tb_sv_unit
# -- Importing package states
# -- Compiling module finalproj_tb
# 
# Top level modules:
# 	finalproj_tb
# End time: 22:13:35 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  finalproj_tb
# End time: 22:13:36 on Apr 18,2023, Elapsed time: 0:36:42
# Errors: 0, Warnings: 26
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" finalproj_tb 
# Start time: 22:13:36 on Apr 18,2023
# Loading sv_std.std
# Loading work.states
# Loading work.finalproj_tb_sv_unit
# Loading work.finalproj_tb
# Loading work.TopLevel_sv_unit
# Loading work.TopLevel
# Loading work.HexDriverD
# Loading work.HexDriver
# Loading work.pixel_algorithm_unit_sv_unit
# Loading work.pixel_algorithm_unit
# Loading work.mem_block
# Loading altera_mf_ver.altsyncram
# Loading work.dithering_loop_control_sv_unit
# Loading work.dithering_loop_control
# Loading work.pixel_traversal
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Missing connection for port 'sram_out_stream'.
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3015) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [PCDPC] - Port size (12) does not match connection size (4) for port 'counter'. The port definition is at: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Missing connection for port 'load_state'.
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(26): Variable '/finalproj_tb/MCU_RX_RDY', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(25): Variable '/finalproj_tb/data_valid', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(21): Variable '/finalproj_tb/SPI_MISO', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gally  Hostname: LEGION5IGEN6  ProcessID: 5116
#           Attempting to use alternate WLF file "./wlftzx6cv6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzx6cv6
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
restart
restart
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Missing connection for port 'sram_out_stream'.
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3015) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [PCDPC] - Port size (12) does not match connection size (4) for port 'counter'. The port definition is at: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Missing connection for port 'load_state'.
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(26): Variable '/finalproj_tb/MCU_RX_RDY', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(25): Variable '/finalproj_tb/data_valid', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(21): Variable '/finalproj_tb/SPI_MISO', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
run
do ECE445Final_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:36 on Apr 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v 
# -- Compiling module mem_block
# 
# Top level modules:
# 	mem_block
# End time: 22:15:36 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:36 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv 
# -- Compiling package states
# -- Compiling package TopLevel_sv_unit
# -- Importing package states
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 22:15:36 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:36 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv 
# -- Compiling module pixel_traversal
# 
# Top level modules:
# 	pixel_traversal
# End time: 22:15:36 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:36 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv 
# -- Compiling module HexDriverD
# 
# Top level modules:
# 	HexDriverD
# End time: 22:15:36 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:36 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:15:36 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:36 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv 
# -- Compiling package pixel_algorithm_unit_sv_unit
# -- Importing package states
# -- Compiling module pixel_algorithm_unit
# 
# Top level modules:
# 	pixel_algorithm_unit
# End time: 22:15:36 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:36 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv 
# -- Compiling package dithering_loop_control_sv_unit
# -- Importing package states
# -- Compiling module dithering_loop_control
# 
# Top level modules:
# 	dithering_loop_control
# End time: 22:15:36 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl {C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:36 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl" C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv 
# -- Compiling package finalproj_tb_sv_unit
# -- Importing package states
# -- Compiling module finalproj_tb
# 
# Top level modules:
# 	finalproj_tb
# End time: 22:15:36 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  finalproj_tb
# End time: 22:15:36 on Apr 18,2023, Elapsed time: 0:02:00
# Errors: 0, Warnings: 18
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" finalproj_tb 
# Start time: 22:15:37 on Apr 18,2023
# Loading sv_std.std
# Loading work.states
# Loading work.finalproj_tb_sv_unit
# Loading work.finalproj_tb
# Loading work.TopLevel_sv_unit
# Loading work.TopLevel
# Loading work.HexDriverD
# Loading work.HexDriver
# Loading work.pixel_algorithm_unit_sv_unit
# Loading work.pixel_algorithm_unit
# Loading work.mem_block
# Loading altera_mf_ver.altsyncram
# Loading work.dithering_loop_control_sv_unit
# Loading work.dithering_loop_control
# Loading work.pixel_traversal
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Missing connection for port 'sram_out_stream'.
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3015) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [PCDPC] - Port size (12) does not match connection size (4) for port 'counter'. The port definition is at: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Missing connection for port 'load_state'.
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(26): Variable '/finalproj_tb/MCU_RX_RDY', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(25): Variable '/finalproj_tb/data_valid', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(21): Variable '/finalproj_tb/SPI_MISO', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gally  Hostname: LEGION5IGEN6  ProcessID: 5116
#           Attempting to use alternate WLF file "./wlftc4b9xi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc4b9xi
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
restart
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Missing connection for port 'sram_out_stream'.
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3015) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [PCDPC] - Port size (12) does not match connection size (4) for port 'counter'. The port definition is at: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Missing connection for port 'load_state'.
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(26): Variable '/finalproj_tb/MCU_RX_RDY', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(25): Variable '/finalproj_tb/data_valid', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(21): Variable '/finalproj_tb/SPI_MISO', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
run
run
add wave -position end  sim:/finalproj_tb/i
add wave -position end  sim:/finalproj_tb/toplevel/MCU_TX_RDY
add wave -position end  sim:/finalproj_tb/toplevel/MCU_RX_RDY
restart
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Missing connection for port 'sram_out_stream'.
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3015) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [PCDPC] - Port size (12) does not match connection size (4) for port 'counter'. The port definition is at: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Missing connection for port 'load_state'.
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(26): Variable '/finalproj_tb/MCU_RX_RDY', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(25): Variable '/finalproj_tb/data_valid', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(21): Variable '/finalproj_tb/SPI_MISO', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
run
# GetModuleFileName: The specified module could not be found.
# 
# 
do ECE445Final_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:57 on Apr 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v 
# -- Compiling module mem_block
# 
# Top level modules:
# 	mem_block
# End time: 22:24:57 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:57 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv 
# -- Compiling package states
# -- Compiling package TopLevel_sv_unit
# -- Importing package states
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 22:24:57 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:57 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv 
# -- Compiling module pixel_traversal
# 
# Top level modules:
# 	pixel_traversal
# End time: 22:24:57 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:57 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv 
# -- Compiling module HexDriverD
# 
# Top level modules:
# 	HexDriverD
# End time: 22:24:57 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:57 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:24:57 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:57 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv 
# -- Compiling package pixel_algorithm_unit_sv_unit
# -- Importing package states
# -- Compiling module pixel_algorithm_unit
# 
# Top level modules:
# 	pixel_algorithm_unit
# End time: 22:24:57 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:57 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv 
# -- Compiling package dithering_loop_control_sv_unit
# -- Importing package states
# -- Compiling module dithering_loop_control
# 
# Top level modules:
# 	dithering_loop_control
# End time: 22:24:57 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl {C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:57 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl" C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv 
# -- Compiling package finalproj_tb_sv_unit
# -- Importing package states
# -- Compiling module finalproj_tb
# 
# Top level modules:
# 	finalproj_tb
# End time: 22:24:57 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  finalproj_tb
# End time: 22:24:58 on Apr 18,2023, Elapsed time: 0:09:21
# Errors: 0, Warnings: 26
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" finalproj_tb 
# Start time: 22:24:58 on Apr 18,2023
# Loading sv_std.std
# Loading work.states
# Loading work.finalproj_tb_sv_unit
# Loading work.finalproj_tb
# Loading work.TopLevel_sv_unit
# Loading work.TopLevel
# Loading work.HexDriverD
# Loading work.HexDriver
# Loading work.pixel_algorithm_unit_sv_unit
# Loading work.pixel_algorithm_unit
# Loading work.mem_block
# Loading altera_mf_ver.altsyncram
# Loading work.dithering_loop_control_sv_unit
# Loading work.dithering_loop_control
# Loading work.pixel_traversal
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Missing connection for port 'sram_out_stream'.
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3015) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [PCDPC] - Port size (12) does not match connection size (4) for port 'counter'. The port definition is at: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Missing connection for port 'load_state'.
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(26): Variable '/finalproj_tb/MCU_RX_RDY', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(25): Variable '/finalproj_tb/data_valid', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(21): Variable '/finalproj_tb/SPI_MISO', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# 
# add wave sim:/finalproj_tb/toplevel/gray/pixel_sram/address_a sim:/finalproj_tb/toplevel/gray/pixel_sram/data_a sim:/finalproj_tb/toplevel/gray/pixel_sram/wren_a sim:/finalproj_tb/toplevel/gray/pixel_sram/address_b sim:/finalproj_tb/toplevel/gray/pixel_sram/rden_b sim:/finalproj_tb/toplevel/gray/pixel_sram/q_b sim:/finalproj_tb/toplevel/gray/pixel_sram/clock sim:/finalproj_tb/toplevel/gray/control0/store_old_p sim:/finalproj_tb/toplevel/gray/control0/state sim:/finalproj_tb/toplevel/gray/control0/compute_fin sim:/finalproj_tb/toplevel/gray/control0/compare_and_store_n sim:/finalproj_tb/toplevel/gray/control0/png_idx sim:/finalproj_tb/toplevel/gray/png_data_color_closest sim:/finalproj_tb/toplevel/gray/png_data_color_buffer_q_error sim:/finalproj_tb/i sim:/finalproj_tb/toplevel/MCU_TX_RDY sim:/finalproj_tb/toplevel/MCU_RX_RDY 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gally  Hostname: LEGION5IGEN6  ProcessID: 5116
#           Attempting to use alternate WLF file "./wlftcz6412".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcz6412
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do ECE445Final_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:15 on Apr 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v 
# -- Compiling module mem_block
# 
# Top level modules:
# 	mem_block
# End time: 23:19:15 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:15 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv 
# -- Compiling package states
# -- Compiling package TopLevel_sv_unit
# -- Importing package states
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 23:19:15 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:15 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv 
# -- Compiling module pixel_traversal
# 
# Top level modules:
# 	pixel_traversal
# End time: 23:19:15 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:15 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv 
# -- Compiling module HexDriverD
# 
# Top level modules:
# 	HexDriverD
# End time: 23:19:15 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:15 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:19:15 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:15 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv 
# -- Compiling package pixel_algorithm_unit_sv_unit
# -- Importing package states
# -- Compiling module pixel_algorithm_unit
# 
# Top level modules:
# 	pixel_algorithm_unit
# End time: 23:19:15 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:15 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv 
# -- Compiling package dithering_loop_control_sv_unit
# -- Importing package states
# -- Compiling module dithering_loop_control
# 
# Top level modules:
# 	dithering_loop_control
# End time: 23:19:15 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl {C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:15 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl" C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv 
# -- Compiling package finalproj_tb_sv_unit
# -- Importing package states
# -- Compiling module finalproj_tb
# 
# Top level modules:
# 	finalproj_tb
# End time: 23:19:20 on Apr 18,2023, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  finalproj_tb
# End time: 23:19:23 on Apr 18,2023, Elapsed time: 0:54:25
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" finalproj_tb 
# Start time: 23:19:23 on Apr 18,2023
# Loading sv_std.std
# Loading work.states
# Loading work.finalproj_tb_sv_unit
# Loading work.finalproj_tb
# Loading work.TopLevel_sv_unit
# Loading work.TopLevel
# Loading work.HexDriverD
# Loading work.HexDriver
# Loading work.pixel_algorithm_unit_sv_unit
# Loading work.pixel_algorithm_unit
# Loading work.mem_block
# Loading altera_mf_ver.altsyncram
# Loading work.dithering_loop_control_sv_unit
# Loading work.dithering_loop_control
# Loading work.pixel_traversal
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Missing connection for port 'sram_out_stream'.
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3015) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [PCDPC] - Port size (12) does not match connection size (16) for port 'counter'. The port definition is at: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Missing connection for port 'load_state'.
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(26): Variable '/finalproj_tb/MCU_RX_RDY', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(25): Variable '/finalproj_tb/data_valid', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(21): Variable '/finalproj_tb/SPI_MISO', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: Design size of 331231 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave sim:/finalproj_tb/toplevel/gray/pixel_sram/address_a sim:/finalproj_tb/toplevel/gray/pixel_sram/data_a sim:/finalproj_tb/toplevel/gray/pixel_sram/wren_a sim:/finalproj_tb/toplevel/gray/pixel_sram/address_b sim:/finalproj_tb/toplevel/gray/pixel_sram/rden_b sim:/finalproj_tb/toplevel/gray/pixel_sram/q_b sim:/finalproj_tb/toplevel/gray/pixel_sram/clock sim:/finalproj_tb/toplevel/gray/control0/store_old_p sim:/finalproj_tb/toplevel/gray/control0/state sim:/finalproj_tb/toplevel/gray/control0/compute_fin sim:/finalproj_tb/toplevel/gray/control0/compare_and_store_n sim:/finalproj_tb/toplevel/gray/control0/png_idx sim:/finalproj_tb/toplevel/gray/png_data_color_closest sim:/finalproj_tb/toplevel/gray/png_data_color_buffer_q_error sim:/finalproj_tb/i sim:/finalproj_tb/toplevel/MCU_TX_RDY sim:/finalproj_tb/toplevel/MCU_RX_RDY 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gally  Hostname: LEGION5IGEN6  ProcessID: 5116
#           Attempting to use alternate WLF file "./wlftf73vjf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf73vjf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do ECE445Final_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:03 on Apr 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v 
# -- Compiling module mem_block
# 
# Top level modules:
# 	mem_block
# End time: 23:21:03 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:03 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv 
# -- Compiling package states
# -- Compiling package TopLevel_sv_unit
# -- Importing package states
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 23:21:03 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:04 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv 
# -- Compiling module pixel_traversal
# 
# Top level modules:
# 	pixel_traversal
# End time: 23:21:04 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:04 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv 
# -- Compiling module HexDriverD
# 
# Top level modules:
# 	HexDriverD
# End time: 23:21:04 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:04 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:21:04 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:04 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv 
# -- Compiling package pixel_algorithm_unit_sv_unit
# -- Importing package states
# -- Compiling module pixel_algorithm_unit
# 
# Top level modules:
# 	pixel_algorithm_unit
# End time: 23:21:04 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:04 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv 
# -- Compiling package dithering_loop_control_sv_unit
# -- Importing package states
# -- Compiling module dithering_loop_control
# 
# Top level modules:
# 	dithering_loop_control
# End time: 23:21:04 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl {C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:04 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl" C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv 
# -- Compiling package finalproj_tb_sv_unit
# -- Importing package states
# -- Compiling module finalproj_tb
# 
# Top level modules:
# 	finalproj_tb
# End time: 23:21:04 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  finalproj_tb
# End time: 23:21:04 on Apr 18,2023, Elapsed time: 0:01:41
# Errors: 0, Warnings: 11
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" finalproj_tb 
# Start time: 23:21:04 on Apr 18,2023
# Loading sv_std.std
# Loading work.states
# Loading work.finalproj_tb_sv_unit
# Loading work.finalproj_tb
# Loading work.TopLevel_sv_unit
# Loading work.TopLevel
# Loading work.HexDriverD
# Loading work.HexDriver
# Loading work.pixel_algorithm_unit_sv_unit
# Loading work.pixel_algorithm_unit
# Loading work.mem_block
# Loading altera_mf_ver.altsyncram
# Loading work.dithering_loop_control_sv_unit
# Loading work.dithering_loop_control
# Loading work.pixel_traversal
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Missing connection for port 'sram_out_stream'.
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3015) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [PCDPC] - Port size (12) does not match connection size (16) for port 'counter'. The port definition is at: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Missing connection for port 'load_state'.
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(26): Variable '/finalproj_tb/MCU_RX_RDY', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(25): Variable '/finalproj_tb/data_valid', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(21): Variable '/finalproj_tb/SPI_MISO', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# 
# add wave sim:/finalproj_tb/toplevel/gray/pixel_sram/address_a sim:/finalproj_tb/toplevel/gray/pixel_sram/data_a sim:/finalproj_tb/toplevel/gray/pixel_sram/wren_a sim:/finalproj_tb/toplevel/gray/pixel_sram/address_b sim:/finalproj_tb/toplevel/gray/pixel_sram/rden_b sim:/finalproj_tb/toplevel/gray/pixel_sram/q_b sim:/finalproj_tb/toplevel/gray/pixel_sram/clock sim:/finalproj_tb/toplevel/gray/control0/store_old_p sim:/finalproj_tb/toplevel/gray/control0/state sim:/finalproj_tb/toplevel/gray/control0/compute_fin sim:/finalproj_tb/toplevel/gray/control0/compare_and_store_n sim:/finalproj_tb/toplevel/gray/control0/png_idx sim:/finalproj_tb/toplevel/gray/png_data_color_closest sim:/finalproj_tb/toplevel/gray/png_data_color_buffer_q_error sim:/finalproj_tb/i sim:/finalproj_tb/toplevel/MCU_TX_RDY sim:/finalproj_tb/toplevel/MCU_RX_RDY 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gally  Hostname: LEGION5IGEN6  ProcessID: 5116
#           Attempting to use alternate WLF file "./wlftmv2a2v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmv2a2v
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do ECE445Final_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:39 on Apr 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v 
# -- Compiling module mem_block
# 
# Top level modules:
# 	mem_block
# End time: 23:58:39 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:39 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv 
# -- Compiling package states
# -- Compiling package TopLevel_sv_unit
# -- Importing package states
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 23:58:39 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:39 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv 
# -- Compiling module pixel_traversal
# 
# Top level modules:
# 	pixel_traversal
# End time: 23:58:39 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:39 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv 
# -- Compiling module HexDriverD
# 
# Top level modules:
# 	HexDriverD
# End time: 23:58:39 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:39 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:58:39 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:39 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv 
# -- Compiling package pixel_algorithm_unit_sv_unit
# -- Importing package states
# -- Compiling module pixel_algorithm_unit
# 
# Top level modules:
# 	pixel_algorithm_unit
# End time: 23:58:39 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:39 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv 
# -- Compiling package dithering_loop_control_sv_unit
# -- Importing package states
# -- Compiling module dithering_loop_control
# 
# Top level modules:
# 	dithering_loop_control
# End time: 23:58:39 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl {C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:39 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl" C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv 
# -- Compiling package finalproj_tb_sv_unit
# -- Importing package states
# -- Compiling module finalproj_tb
# 
# Top level modules:
# 	finalproj_tb
# End time: 23:58:39 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  finalproj_tb
# End time: 23:58:40 on Apr 18,2023, Elapsed time: 0:37:36
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" finalproj_tb 
# Start time: 23:58:40 on Apr 18,2023
# Loading sv_std.std
# Loading work.states
# Loading work.finalproj_tb_sv_unit
# Loading work.finalproj_tb
# Loading work.TopLevel_sv_unit
# Loading work.TopLevel
# Loading work.HexDriverD
# Loading work.HexDriver
# Loading work.pixel_algorithm_unit_sv_unit
# Loading work.pixel_algorithm_unit
# Loading work.mem_block
# Loading altera_mf_ver.altsyncram
# Loading work.dithering_loop_control_sv_unit
# Loading work.dithering_loop_control
# Loading work.pixel_traversal
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Missing connection for port 'sram_out_stream'.
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3015) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [PCDPC] - Port size (12) does not match connection size (8) for port 'counter'. The port definition is at: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Missing connection for port 'load_state'.
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(26): Variable '/finalproj_tb/MCU_RX_RDY', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(25): Variable '/finalproj_tb/data_valid', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(21): Variable '/finalproj_tb/SPI_MISO', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# 
# add wave sim:/finalproj_tb/toplevel/gray/pixel_sram/address_a sim:/finalproj_tb/toplevel/gray/pixel_sram/data_a sim:/finalproj_tb/toplevel/gray/pixel_sram/wren_a sim:/finalproj_tb/toplevel/gray/pixel_sram/address_b sim:/finalproj_tb/toplevel/gray/pixel_sram/rden_b sim:/finalproj_tb/toplevel/gray/pixel_sram/q_b sim:/finalproj_tb/toplevel/gray/pixel_sram/clock sim:/finalproj_tb/toplevel/gray/control0/store_old_p sim:/finalproj_tb/toplevel/gray/control0/state sim:/finalproj_tb/toplevel/gray/control0/compute_fin sim:/finalproj_tb/toplevel/gray/control0/compare_and_store_n sim:/finalproj_tb/toplevel/gray/control0/png_idx sim:/finalproj_tb/toplevel/gray/png_data_color_closest sim:/finalproj_tb/toplevel/gray/png_data_color_buffer_q_error sim:/finalproj_tb/i sim:/finalproj_tb/toplevel/MCU_TX_RDY sim:/finalproj_tb/toplevel/MCU_RX_RDY 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gally  Hostname: LEGION5IGEN6  ProcessID: 5116
#           Attempting to use alternate WLF file "./wlft6rymkk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6rymkk
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do ECE445Final_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:31 on Apr 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v 
# -- Compiling module mem_block
# 
# Top level modules:
# 	mem_block
# End time: 23:59:31 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:31 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv 
# -- Compiling package states
# -- Compiling package TopLevel_sv_unit
# -- Importing package states
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 23:59:31 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:31 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv 
# -- Compiling module pixel_traversal
# 
# Top level modules:
# 	pixel_traversal
# End time: 23:59:31 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:31 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv 
# -- Compiling module HexDriverD
# 
# Top level modules:
# 	HexDriverD
# End time: 23:59:31 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:31 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:59:31 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:31 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv 
# -- Compiling package pixel_algorithm_unit_sv_unit
# -- Importing package states
# -- Compiling module pixel_algorithm_unit
# 
# Top level modules:
# 	pixel_algorithm_unit
# End time: 23:59:32 on Apr 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:32 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl" C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv 
# -- Compiling package dithering_loop_control_sv_unit
# -- Importing package states
# -- Compiling module dithering_loop_control
# 
# Top level modules:
# 	dithering_loop_control
# End time: 23:59:32 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl {C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:32 on Apr 18,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl" C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv 
# -- Compiling package finalproj_tb_sv_unit
# -- Importing package states
# -- Compiling module finalproj_tb
# 
# Top level modules:
# 	finalproj_tb
# End time: 23:59:32 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  finalproj_tb
# End time: 23:59:32 on Apr 18,2023, Elapsed time: 0:00:52
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" finalproj_tb 
# Start time: 23:59:32 on Apr 18,2023
# Loading sv_std.std
# Loading work.states
# Loading work.finalproj_tb_sv_unit
# Loading work.finalproj_tb
# Loading work.TopLevel_sv_unit
# Loading work.TopLevel
# Loading work.HexDriverD
# Loading work.HexDriver
# Loading work.pixel_algorithm_unit_sv_unit
# Loading work.pixel_algorithm_unit
# Loading work.mem_block
# Loading altera_mf_ver.altsyncram
# Loading work.dithering_loop_control_sv_unit
# Loading work.dithering_loop_control
# Loading work.pixel_traversal
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Missing connection for port 'sram_out_stream'.
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3015) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [PCDPC] - Port size (12) does not match connection size (8) for port 'counter'. The port definition is at: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Missing connection for port 'load_state'.
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(26): Variable '/finalproj_tb/MCU_RX_RDY', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(25): Variable '/finalproj_tb/data_valid', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(21): Variable '/finalproj_tb/SPI_MISO', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# 
# add wave sim:/finalproj_tb/toplevel/gray/pixel_sram/address_a sim:/finalproj_tb/toplevel/gray/pixel_sram/data_a sim:/finalproj_tb/toplevel/gray/pixel_sram/wren_a sim:/finalproj_tb/toplevel/gray/pixel_sram/address_b sim:/finalproj_tb/toplevel/gray/pixel_sram/rden_b sim:/finalproj_tb/toplevel/gray/pixel_sram/q_b sim:/finalproj_tb/toplevel/gray/pixel_sram/clock sim:/finalproj_tb/toplevel/gray/control0/store_old_p sim:/finalproj_tb/toplevel/gray/control0/state sim:/finalproj_tb/toplevel/gray/control0/compute_fin sim:/finalproj_tb/toplevel/gray/control0/compare_and_store_n sim:/finalproj_tb/toplevel/gray/control0/png_idx sim:/finalproj_tb/toplevel/gray/png_data_color_closest sim:/finalproj_tb/toplevel/gray/png_data_color_buffer_q_error sim:/finalproj_tb/i sim:/finalproj_tb/toplevel/MCU_TX_RDY sim:/finalproj_tb/toplevel/MCU_RX_RDY 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gally  Hostname: LEGION5IGEN6  ProcessID: 5116
#           Attempting to use alternate WLF file "./wlftc9ht79".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc9ht79
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
restart
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv(113): [TFMPC] - Missing connection for port 'sram_out_stream'.
# ** Warning: (vsim-3017) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3015) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [PCDPC] - Port size (12) does not match connection size (8) for port 'counter'. The port definition is at: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb/toplevel/gray/control0/pixel_traversal File: C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv
# ** Warning: (vsim-3722) C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv(186): [TFMPC] - Missing connection for port 'load_state'.
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(26): Variable '/finalproj_tb/MCU_RX_RDY', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(25): Variable '/finalproj_tb/data_valid', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
# ** Warning: (vsim-3839) C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(21): Variable '/finalproj_tb/SPI_MISO', driven via a port connection, is multiply driven. See C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv(136).
#    Time: 0 ps  Iteration: 0  Instance: /finalproj_tb File: C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 23:57:33 on Apr 20,2023, Elapsed time: 47:58:01
# Errors: 0, Warnings: 18
