# ğŸ‘‹ Hi, Iâ€™m Shahar Gibly  

ğŸ“ Forth-year Electrical Engineering student @ [Afeka College of Engineering]  
ğŸ“¡ Specializing in Computers & Communication  
âš¡ Passionate about embedded systems, networking, digital hardware, and hands-on chip design projects  

---

## ğŸ”§ What Iâ€™m working on
- Building Verilog and RTL design projects (e.g., [Full Adder](https://github.com/shahar-gibly/full-adder))  
- Developing embedded systems with C/C++ and Python  
- Exploring VLSI design and practical communication protocols  

---

## ğŸ› ï¸ Skills & Tools
- **Languages:** Verilog, C/C++, Python, MATLAB  
- **Tools:** Git/GitHub, Icarus Verilog, GTKWave, ModelSim, Linux, VS Code  
- **Domains:** Embedded Systems, RTL Design, Networking, Digital Hardware  

---

## ğŸ“« Letâ€™s Connect
- ğŸ“§ Email: giblyshahar@email.com  
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/shahar-gibly-26b58526a)  
- ğŸŒ Portfolio: check out my GitHub projects â€” constantly growing ğŸš€  
