/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [12:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_15z;
  wire [27:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [12:0] celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  reg [18:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [31:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_60z;
  wire [2:0] celloutsig_0_61z;
  wire [14:0] celloutsig_0_62z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_16z[15] | ~(celloutsig_0_13z[4]);
  assign celloutsig_0_43z = celloutsig_0_40z[10] | ~(celloutsig_0_40z[11]);
  assign celloutsig_0_60z = celloutsig_0_0z | ~(_00_);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(celloutsig_0_1z[1]);
  assign celloutsig_0_23z = in_data[35] | ~(celloutsig_0_13z[2]);
  reg [12:0] _08_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _08_ <= 13'h0000;
    else _08_ <= { celloutsig_0_4z[3:1], celloutsig_0_4z, celloutsig_0_3z };
  assign { _01_[12:11], _00_, _01_[9:0] } = _08_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_13z[6:4], celloutsig_0_9z };
  assign celloutsig_0_33z = { celloutsig_0_32z[18], celloutsig_0_30z, celloutsig_0_2z } >= celloutsig_0_16z[14:7];
  assign celloutsig_0_46z = { celloutsig_0_4z[4:1], celloutsig_0_34z, celloutsig_0_28z } >= { celloutsig_0_36z[6:3], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[175:170] >= in_data[152:147];
  assign celloutsig_0_20z = in_data[39:31] >= { in_data[83:76], celloutsig_0_12z };
  assign celloutsig_0_0z = ! in_data[16:5];
  assign celloutsig_1_1z = ! { in_data[153:140], celloutsig_1_0z };
  assign celloutsig_1_19z = ! in_data[115:113];
  assign celloutsig_0_9z = ! in_data[89:84];
  assign celloutsig_0_11z = ! in_data[29:27];
  assign celloutsig_0_12z = ! { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_19z = ! { celloutsig_0_6z[8:7], celloutsig_0_12z };
  assign celloutsig_0_61z = - { _01_[2:1], celloutsig_0_60z };
  assign celloutsig_0_62z = - { celloutsig_0_27z[2:0], celloutsig_0_46z, celloutsig_0_43z, celloutsig_0_44z, celloutsig_0_44z };
  assign celloutsig_0_8z = - { celloutsig_0_4z[4:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_10z = - { in_data[46], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_15z = - { celloutsig_0_6z[0], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_17z = - { celloutsig_0_16z[3:2], celloutsig_0_9z };
  assign celloutsig_0_22z = - celloutsig_0_10z[5:0];
  assign celloutsig_0_27z = - { _01_[12:11], _00_, _01_[9:3] };
  assign celloutsig_0_34z = celloutsig_0_22z[5:2] >> { celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_29z, celloutsig_0_33z };
  assign celloutsig_0_36z = celloutsig_0_16z[14:6] >> { celloutsig_0_30z[5:1], celloutsig_0_18z };
  assign celloutsig_1_2z = { in_data[129:128], celloutsig_1_1z } >> in_data[153:151];
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_1z } >> { _00_, _01_[9:1] };
  assign celloutsig_1_18z = celloutsig_1_2z >> in_data[174:172];
  assign celloutsig_0_13z = { celloutsig_0_10z[6:1], celloutsig_0_7z } >> { celloutsig_0_6z[6:5], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_26z = { celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_20z } >> { _02_[3:1], celloutsig_0_10z };
  assign celloutsig_0_30z = { celloutsig_0_27z[9:8], _02_ } >> { celloutsig_0_22z[5:3], celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_2z };
  assign celloutsig_0_40z = { celloutsig_0_10z, celloutsig_0_36z, celloutsig_0_0z, celloutsig_0_39z, celloutsig_0_0z, celloutsig_0_10z } ^ { in_data[38:17], celloutsig_0_34z, celloutsig_0_30z };
  assign celloutsig_0_44z = celloutsig_0_1z[6:2] ^ { celloutsig_0_1z[2:1], celloutsig_0_17z };
  assign celloutsig_0_4z = { celloutsig_0_1z[7:1], celloutsig_0_3z, celloutsig_0_2z } ^ { celloutsig_0_1z[8:1], celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[15:7] ^ in_data[19:11];
  assign celloutsig_0_16z = { _01_[9:7], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_2z } ^ { in_data[94:77], celloutsig_0_10z };
  assign celloutsig_0_18z = celloutsig_0_1z[6:3] ^ celloutsig_0_15z[4:1];
  assign celloutsig_0_28z = celloutsig_0_26z[8:6] ^ celloutsig_0_17z;
  always_latch
    if (!clkin_data[32]) celloutsig_0_32z = 19'h00000;
    else if (clkin_data[64]) celloutsig_0_32z = { celloutsig_0_6z[7:1], celloutsig_0_4z, celloutsig_0_28z };
  assign celloutsig_0_7z = ~((in_data[45] & celloutsig_0_6z[4]) | (celloutsig_0_2z & _01_[5]));
  assign celloutsig_0_21z = ~((celloutsig_0_12z & celloutsig_0_18z[1]) | (celloutsig_0_1z[4] & celloutsig_0_2z));
  assign celloutsig_0_29z = ~((celloutsig_0_7z & celloutsig_0_21z) | (celloutsig_0_19z & celloutsig_0_22z[2]));
  assign celloutsig_0_3z = ~((celloutsig_0_2z & in_data[48]) | (celloutsig_0_1z[4] & celloutsig_0_1z[4]));
  assign _01_[10] = _00_;
  assign { out_data[130:128], out_data[96], out_data[34:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
