<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\ahmet\OneDrive\Belgeler\alarm_clock_project\impl\gwsynthesis\alarm_clock_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\ahmet\OneDrive\Belgeler\alarm_clock_project\src\alarm_clock_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon May 22 08:46:22 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>139</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>44</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>5</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>18</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>n282_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n282_s0/F </td>
</tr>
<tr>
<td>n307_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n307_s1/F </td>
</tr>
<tr>
<td>reset_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>reset_ibuf/O </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>n282_3</td>
<td>50.000(MHz)</td>
<td>237.623(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>n307_5</td>
<td>50.000(MHz)</td>
<td>432.530(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>reset_d</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">17.495(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>n282_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n282_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n307_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n307_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>reset_d</td>
<td>Setup</td>
<td>-820.826</td>
<td>18</td>
</tr>
<tr>
<td>reset_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.990</td>
<td>hours_0_s1/Q</td>
<td>timer_active_s0/D</td>
<td>reset_d:[R]</td>
<td>n307_5:[F]</td>
<td>10.000</td>
<td>-0.418</td>
<td>7.997</td>
</tr>
<tr>
<td>2</td>
<td>13.330</td>
<td>seconds_3_s1/Q</td>
<td>hours_0_s1/CE</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.627</td>
</tr>
<tr>
<td>3</td>
<td>13.738</td>
<td>seconds_3_s1/Q</td>
<td>hours_1_s1/CE</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.219</td>
</tr>
<tr>
<td>4</td>
<td>13.738</td>
<td>seconds_3_s1/Q</td>
<td>hours_2_s1/CE</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.219</td>
</tr>
<tr>
<td>5</td>
<td>13.738</td>
<td>seconds_3_s1/Q</td>
<td>hours_3_s1/CE</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.219</td>
</tr>
<tr>
<td>6</td>
<td>13.738</td>
<td>seconds_3_s1/Q</td>
<td>hours_4_s1/CE</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.219</td>
</tr>
<tr>
<td>7</td>
<td>13.738</td>
<td>seconds_3_s1/Q</td>
<td>hours_5_s1/CE</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.219</td>
</tr>
<tr>
<td>8</td>
<td>13.864</td>
<td>seconds_3_s1/Q</td>
<td>seconds_4_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.736</td>
</tr>
<tr>
<td>9</td>
<td>14.498</td>
<td>seconds_3_s1/Q</td>
<td>minutes_4_s1/CE</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.459</td>
</tr>
<tr>
<td>10</td>
<td>14.498</td>
<td>seconds_3_s1/Q</td>
<td>minutes_5_s1/CE</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.459</td>
</tr>
<tr>
<td>11</td>
<td>14.858</td>
<td>seconds_3_s1/Q</td>
<td>minutes_0_s1/CE</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.098</td>
</tr>
<tr>
<td>12</td>
<td>14.858</td>
<td>seconds_3_s1/Q</td>
<td>minutes_1_s1/CE</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.098</td>
</tr>
<tr>
<td>13</td>
<td>14.858</td>
<td>seconds_3_s1/Q</td>
<td>minutes_2_s1/CE</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.098</td>
</tr>
<tr>
<td>14</td>
<td>14.858</td>
<td>seconds_3_s1/Q</td>
<td>minutes_3_s1/CE</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.098</td>
</tr>
<tr>
<td>15</td>
<td>14.867</td>
<td>minutes_2_s1/Q</td>
<td>minutes_4_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.733</td>
</tr>
<tr>
<td>16</td>
<td>15.255</td>
<td>minutes_2_s1/Q</td>
<td>minutes_1_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.345</td>
</tr>
<tr>
<td>17</td>
<td>15.302</td>
<td>minutes_2_s1/Q</td>
<td>minutes_2_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.298</td>
</tr>
<tr>
<td>18</td>
<td>15.318</td>
<td>seconds_2_s1/Q</td>
<td>seconds_5_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.282</td>
</tr>
<tr>
<td>19</td>
<td>16.158</td>
<td>minutes_0_s1/Q</td>
<td>minutes_5_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.442</td>
</tr>
<tr>
<td>20</td>
<td>16.316</td>
<td>timer_count_1_s0/Q</td>
<td>timer_count_3_s0/D</td>
<td>n282_3:[F]</td>
<td>n282_3:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.284</td>
</tr>
<tr>
<td>21</td>
<td>16.575</td>
<td>seconds_3_s1/Q</td>
<td>seconds_1_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.025</td>
</tr>
<tr>
<td>22</td>
<td>16.575</td>
<td>seconds_3_s1/Q</td>
<td>seconds_2_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.025</td>
</tr>
<tr>
<td>23</td>
<td>16.625</td>
<td>timer_count_1_s0/Q</td>
<td>timer_count_0_s0/D</td>
<td>n282_3:[F]</td>
<td>n282_3:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.975</td>
</tr>
<tr>
<td>24</td>
<td>16.625</td>
<td>timer_count_1_s0/Q</td>
<td>timer_count_1_s0/D</td>
<td>n282_3:[F]</td>
<td>n282_3:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.975</td>
</tr>
<tr>
<td>25</td>
<td>16.857</td>
<td>hours_2_s1/Q</td>
<td>hours_4_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.743</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>timer_count_1_s0/Q</td>
<td>timer_count_1_s0/D</td>
<td>n282_3:[F]</td>
<td>n282_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>timer_count_2_s0/Q</td>
<td>timer_count_2_s0/D</td>
<td>n282_3:[F]</td>
<td>n282_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>hours_0_s1/Q</td>
<td>hours_0_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>hours_5_s1/Q</td>
<td>hours_5_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>minutes_5_s1/Q</td>
<td>minutes_5_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>seconds_5_s1/Q</td>
<td>seconds_5_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>seconds_0_s1/Q</td>
<td>seconds_0_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>seconds_3_s1/Q</td>
<td>seconds_3_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.893</td>
<td>hours_3_s1/Q</td>
<td>hours_3_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>10</td>
<td>0.894</td>
<td>minutes_4_s1/Q</td>
<td>minutes_4_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>11</td>
<td>0.896</td>
<td>minutes_1_s1/Q</td>
<td>minutes_1_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.896</td>
</tr>
<tr>
<td>12</td>
<td>0.943</td>
<td>timer_count_2_s0/Q</td>
<td>timer_count_3_s0/D</td>
<td>n282_3:[F]</td>
<td>n282_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
<tr>
<td>13</td>
<td>0.951</td>
<td>minutes_0_s1/Q</td>
<td>minutes_3_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.951</td>
</tr>
<tr>
<td>14</td>
<td>1.061</td>
<td>timer_count_0_s0/Q</td>
<td>timer_count_0_s0/D</td>
<td>n282_3:[F]</td>
<td>n282_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>15</td>
<td>1.061</td>
<td>hours_4_s1/Q</td>
<td>hours_4_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>16</td>
<td>1.061</td>
<td>seconds_1_s1/Q</td>
<td>seconds_1_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>17</td>
<td>1.061</td>
<td>seconds_2_s1/Q</td>
<td>seconds_2_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>18</td>
<td>1.062</td>
<td>minutes_2_s1/Q</td>
<td>minutes_2_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>19</td>
<td>1.063</td>
<td>hours_2_s1/Q</td>
<td>hours_2_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.063</td>
</tr>
<tr>
<td>20</td>
<td>1.063</td>
<td>hours_1_s1/Q</td>
<td>hours_1_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.063</td>
</tr>
<tr>
<td>21</td>
<td>1.064</td>
<td>minutes_0_s1/Q</td>
<td>minutes_0_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.064</td>
</tr>
<tr>
<td>22</td>
<td>1.129</td>
<td>seconds_4_s1/Q</td>
<td>seconds_4_s1/D</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.129</td>
</tr>
<tr>
<td>23</td>
<td>1.297</td>
<td>timer_active_s0/Q</td>
<td>timer_active_s0/D</td>
<td>n307_5:[F]</td>
<td>n307_5:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.297</td>
</tr>
<tr>
<td>24</td>
<td>1.378</td>
<td>seconds_1_s1/Q</td>
<td>minutes_0_s1/CE</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.393</td>
</tr>
<tr>
<td>25</td>
<td>1.378</td>
<td>seconds_1_s1/Q</td>
<td>minutes_1_s1/CE</td>
<td>reset_d:[R]</td>
<td>reset_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.393</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h4>Nothing to report!</h4>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>hours_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_active_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n307_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>hours_0_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">hours_0_s1/Q</td>
</tr>
<tr>
<td>2.699</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td>n211_s0/I0</td>
</tr>
<tr>
<td>3.657</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">n211_s0/COUT</td>
</tr>
<tr>
<td>3.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[1][A]</td>
<td>n212_s0/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">n212_s0/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[1][B]</td>
<td>n213_s0/CIN</td>
</tr>
<tr>
<td>3.771</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">n213_s0/COUT</td>
</tr>
<tr>
<td>3.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[2][A]</td>
<td>n214_s0/CIN</td>
</tr>
<tr>
<td>3.828</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" background: #97FFFF;">n214_s0/COUT</td>
</tr>
<tr>
<td>3.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[2][B]</td>
<td>n215_s0/CIN</td>
</tr>
<tr>
<td>3.885</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" background: #97FFFF;">n215_s0/COUT</td>
</tr>
<tr>
<td>3.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>n216_s0/CIN</td>
</tr>
<tr>
<td>3.942</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">n216_s0/COUT</td>
</tr>
<tr>
<td>6.443</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n263_s4/I1</td>
</tr>
<tr>
<td>7.504</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n263_s4/F</td>
</tr>
<tr>
<td>7.923</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[3][A]</td>
<td>n263_s2/I1</td>
</tr>
<tr>
<td>8.549</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R4C7[3][A]</td>
<td style=" background: #97FFFF;">n263_s2/F</td>
</tr>
<tr>
<td>8.571</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>n263_s6/I2</td>
</tr>
<tr>
<td>9.393</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">n263_s6/F</td>
</tr>
<tr>
<td>9.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" font-weight:bold;">timer_active_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n307_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>n307_s1/F</td>
</tr>
<tr>
<td>11.813</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>timer_active_s0/G</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>timer_active_s0</td>
</tr>
<tr>
<td>11.383</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>timer_active_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.752, 46.916%; route: 3.787, 47.353%; tC2Q: 0.458, 5.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>5.078</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>n327_s2/I3</td>
</tr>
<tr>
<td>6.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">n327_s2/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>n352_s2/I0</td>
</tr>
<tr>
<td>6.819</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">n352_s2/F</td>
</tr>
<tr>
<td>8.022</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">hours_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>hours_0_s1/G</td>
</tr>
<tr>
<td>21.352</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>hours_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.823, 42.600%; route: 3.345, 50.484%; tC2Q: 0.458, 6.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>5.078</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>n327_s2/I3</td>
</tr>
<tr>
<td>6.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">n327_s2/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>n352_s2/I0</td>
</tr>
<tr>
<td>6.819</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">n352_s2/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td style=" font-weight:bold;">hours_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>hours_1_s1/G</td>
</tr>
<tr>
<td>21.352</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>hours_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.823, 45.393%; route: 2.938, 47.237%; tC2Q: 0.458, 7.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>5.078</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>n327_s2/I3</td>
</tr>
<tr>
<td>6.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">n327_s2/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>n352_s2/I0</td>
</tr>
<tr>
<td>6.819</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">n352_s2/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" font-weight:bold;">hours_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>hours_2_s1/G</td>
</tr>
<tr>
<td>21.352</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>hours_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.823, 45.393%; route: 2.938, 47.237%; tC2Q: 0.458, 7.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>5.078</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>n327_s2/I3</td>
</tr>
<tr>
<td>6.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">n327_s2/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>n352_s2/I0</td>
</tr>
<tr>
<td>6.819</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">n352_s2/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" font-weight:bold;">hours_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>hours_3_s1/G</td>
</tr>
<tr>
<td>21.352</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>hours_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.823, 45.393%; route: 2.938, 47.237%; tC2Q: 0.458, 7.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>5.078</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>n327_s2/I3</td>
</tr>
<tr>
<td>6.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">n327_s2/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>n352_s2/I0</td>
</tr>
<tr>
<td>6.819</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">n352_s2/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" font-weight:bold;">hours_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>hours_4_s1/G</td>
</tr>
<tr>
<td>21.352</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>hours_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.823, 45.393%; route: 2.938, 47.237%; tC2Q: 0.458, 7.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>5.078</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>n327_s2/I3</td>
</tr>
<tr>
<td>6.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">n327_s2/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>n352_s2/I0</td>
</tr>
<tr>
<td>6.819</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">n352_s2/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">hours_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>hours_5_s1/G</td>
</tr>
<tr>
<td>21.352</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>hours_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.823, 45.393%; route: 2.938, 47.237%; tC2Q: 0.458, 7.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>4.928</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>n327_s1/I2</td>
</tr>
<tr>
<td>6.027</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">n327_s1/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>n70_s1/I2</td>
</tr>
<tr>
<td>7.132</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">n70_s1/F</td>
</tr>
<tr>
<td>7.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">seconds_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>seconds_4_s1/G</td>
</tr>
<tr>
<td>20.996</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>seconds_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 57.477%; route: 1.981, 34.533%; tC2Q: 0.458, 7.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>5.078</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>n327_s2/I3</td>
</tr>
<tr>
<td>6.139</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">n327_s2/F</td>
</tr>
<tr>
<td>6.854</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" font-weight:bold;">minutes_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>minutes_4_s1/G</td>
</tr>
<tr>
<td>21.352</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>minutes_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 39.571%; route: 2.840, 52.033%; tC2Q: 0.458, 8.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>5.078</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>n327_s2/I3</td>
</tr>
<tr>
<td>6.139</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">n327_s2/F</td>
</tr>
<tr>
<td>6.854</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">minutes_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>minutes_5_s1/G</td>
</tr>
<tr>
<td>21.352</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>minutes_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 39.571%; route: 2.840, 52.033%; tC2Q: 0.458, 8.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>5.078</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>n327_s2/I3</td>
</tr>
<tr>
<td>6.139</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">n327_s2/F</td>
</tr>
<tr>
<td>6.494</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">minutes_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>minutes_0_s1/G</td>
</tr>
<tr>
<td>21.352</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>minutes_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 42.367%; route: 2.480, 48.644%; tC2Q: 0.458, 8.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>5.078</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>n327_s2/I3</td>
</tr>
<tr>
<td>6.139</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">n327_s2/F</td>
</tr>
<tr>
<td>6.494</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td style=" font-weight:bold;">minutes_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>minutes_1_s1/G</td>
</tr>
<tr>
<td>21.352</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>minutes_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 42.367%; route: 2.480, 48.644%; tC2Q: 0.458, 8.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>5.078</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>n327_s2/I3</td>
</tr>
<tr>
<td>6.139</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">n327_s2/F</td>
</tr>
<tr>
<td>6.494</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">minutes_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>minutes_2_s1/G</td>
</tr>
<tr>
<td>21.352</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>minutes_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 42.367%; route: 2.480, 48.644%; tC2Q: 0.458, 8.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>5.078</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>n327_s2/I3</td>
</tr>
<tr>
<td>6.139</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">n327_s2/F</td>
</tr>
<tr>
<td>6.494</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">minutes_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>minutes_3_s1/G</td>
</tr>
<tr>
<td>21.352</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>minutes_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 42.367%; route: 2.480, 48.644%; tC2Q: 0.458, 8.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>minutes_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>minutes_2_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">minutes_2_s1/Q</td>
</tr>
<tr>
<td>3.154</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>n53_s2/I3</td>
</tr>
<tr>
<td>4.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">n53_s2/F</td>
</tr>
<tr>
<td>4.269</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td>n352_s1/I2</td>
</tr>
<tr>
<td>5.091</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td style=" background: #97FFFF;">n352_s1/F</td>
</tr>
<tr>
<td>5.097</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n51_s1/I2</td>
</tr>
<tr>
<td>6.129</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n51_s1/F</td>
</tr>
<tr>
<td>6.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" font-weight:bold;">minutes_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>minutes_4_s1/G</td>
</tr>
<tr>
<td>20.996</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>minutes_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 62.391%; route: 1.322, 27.926%; tC2Q: 0.458, 9.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>minutes_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>minutes_2_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">minutes_2_s1/Q</td>
</tr>
<tr>
<td>3.154</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>n53_s2/I3</td>
</tr>
<tr>
<td>4.215</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">n53_s2/F</td>
</tr>
<tr>
<td>4.642</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>n54_s1/I0</td>
</tr>
<tr>
<td>5.741</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td style=" background: #97FFFF;">n54_s1/F</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td style=" font-weight:bold;">minutes_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>minutes_1_s1/G</td>
</tr>
<tr>
<td>20.996</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>minutes_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 49.714%; route: 1.727, 39.737%; tC2Q: 0.458, 10.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>minutes_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>minutes_2_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">minutes_2_s1/Q</td>
</tr>
<tr>
<td>3.154</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>n53_s2/I3</td>
</tr>
<tr>
<td>4.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">n53_s2/F</td>
</tr>
<tr>
<td>5.068</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>n53_s1/I0</td>
</tr>
<tr>
<td>5.694</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">n53_s1/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">minutes_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>minutes_2_s1/G</td>
</tr>
<tr>
<td>20.996</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>minutes_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 40.131%; route: 2.115, 49.207%; tC2Q: 0.458, 10.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>seconds_2_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">seconds_2_s1/Q</td>
</tr>
<tr>
<td>2.670</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>n69_s2/I2</td>
</tr>
<tr>
<td>3.769</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][A]</td>
<td style=" background: #97FFFF;">n69_s2/F</td>
</tr>
<tr>
<td>4.579</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>n69_s1/I2</td>
</tr>
<tr>
<td>5.678</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">n69_s1/F</td>
</tr>
<tr>
<td>5.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" font-weight:bold;">seconds_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>seconds_5_s1/G</td>
</tr>
<tr>
<td>20.996</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>seconds_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 51.333%; route: 1.626, 37.963%; tC2Q: 0.458, 10.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>minutes_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>minutes_0_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">minutes_0_s1/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>n50_s2/I0</td>
</tr>
<tr>
<td>3.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">n50_s2/F</td>
</tr>
<tr>
<td>3.806</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>n50_s1/I2</td>
</tr>
<tr>
<td>4.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">n50_s1/F</td>
</tr>
<tr>
<td>4.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">minutes_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>minutes_5_s1/G</td>
</tr>
<tr>
<td>20.996</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>minutes_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 61.914%; route: 0.853, 24.770%; tC2Q: 0.458, 13.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n282_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n282_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n282_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td>n282_s0/F</td>
</tr>
<tr>
<td>11.396</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>timer_count_1_s0/G</td>
</tr>
<tr>
<td>11.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">timer_count_1_s0/Q</td>
</tr>
<tr>
<td>12.213</td>
<td>0.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>n273_s2/I1</td>
</tr>
<tr>
<td>13.312</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">n273_s2/F</td>
</tr>
<tr>
<td>13.648</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>n273_s1/I1</td>
</tr>
<tr>
<td>14.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">n273_s1/F</td>
</tr>
<tr>
<td>14.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">timer_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n282_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td>n282_s0/F</td>
</tr>
<tr>
<td>31.396</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>timer_count_3_s0/G</td>
</tr>
<tr>
<td>30.996</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>timer_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 64.885%; route: 0.695, 21.159%; tC2Q: 0.458, 13.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>3.795</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>n73_s1/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td style=" background: #97FFFF;">n73_s1/F</td>
</tr>
<tr>
<td>4.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td style=" font-weight:bold;">seconds_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>seconds_1_s1/G</td>
</tr>
<tr>
<td>20.996</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>seconds_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 57.023%; route: 0.842, 27.826%; tC2Q: 0.458, 15.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>2.674</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>3.795</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>n72_s1/I0</td>
</tr>
<tr>
<td>4.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" background: #97FFFF;">n72_s1/F</td>
</tr>
<tr>
<td>4.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">seconds_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>seconds_2_s1/G</td>
</tr>
<tr>
<td>20.996</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>seconds_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 57.023%; route: 0.842, 27.826%; tC2Q: 0.458, 15.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n282_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n282_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n282_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td>n282_s0/F</td>
</tr>
<tr>
<td>11.396</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>timer_count_1_s0/G</td>
</tr>
<tr>
<td>11.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">timer_count_1_s0/Q</td>
</tr>
<tr>
<td>12.213</td>
<td>0.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>n263_s3/I2</td>
</tr>
<tr>
<td>13.312</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C6[2][B]</td>
<td style=" background: #97FFFF;">n263_s3/F</td>
</tr>
<tr>
<td>13.340</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>n276_s2/I1</td>
</tr>
<tr>
<td>14.372</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">n276_s2/F</td>
</tr>
<tr>
<td>14.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">timer_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n282_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td>n282_s0/F</td>
</tr>
<tr>
<td>31.396</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>timer_count_0_s0/G</td>
</tr>
<tr>
<td>30.996</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>timer_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 71.621%; route: 0.386, 12.975%; tC2Q: 0.458, 15.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n282_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n282_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n282_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td>n282_s0/F</td>
</tr>
<tr>
<td>11.396</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>timer_count_1_s0/G</td>
</tr>
<tr>
<td>11.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">timer_count_1_s0/Q</td>
</tr>
<tr>
<td>12.213</td>
<td>0.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>n263_s3/I2</td>
</tr>
<tr>
<td>13.312</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C6[2][B]</td>
<td style=" background: #97FFFF;">n263_s3/F</td>
</tr>
<tr>
<td>13.340</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>n275_s2/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>14.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">timer_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n282_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td>n282_s0/F</td>
</tr>
<tr>
<td>31.396</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>timer_count_1_s0/G</td>
</tr>
<tr>
<td>30.996</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>timer_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 71.621%; route: 0.386, 12.975%; tC2Q: 0.458, 15.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>hours_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>hours_2_s1/G</td>
</tr>
<tr>
<td>1.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C16[2][B]</td>
<td style=" font-weight:bold;">hours_2_s1/Q</td>
</tr>
<tr>
<td>2.207</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>n37_s2/I2</td>
</tr>
<tr>
<td>3.306</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">n37_s2/F</td>
</tr>
<tr>
<td>3.317</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>n38_s1/I2</td>
</tr>
<tr>
<td>4.139</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">n38_s1/F</td>
</tr>
<tr>
<td>4.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" font-weight:bold;">hours_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>hours_4_s1/G</td>
</tr>
<tr>
<td>20.996</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>hours_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 70.027%; route: 0.364, 13.265%; tC2Q: 0.458, 16.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n282_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n282_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n282_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td>n282_s0/F</td>
</tr>
<tr>
<td>10.970</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>timer_count_1_s0/G</td>
</tr>
<tr>
<td>11.304</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">timer_count_1_s0/Q</td>
</tr>
<tr>
<td>11.306</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>n275_s2/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">timer_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n282_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td>n282_s0/F</td>
</tr>
<tr>
<td>10.970</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>timer_count_1_s0/G</td>
</tr>
<tr>
<td>10.970</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>timer_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.970, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.970, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n282_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n282_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n282_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td>n282_s0/F</td>
</tr>
<tr>
<td>10.970</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>timer_count_2_s0/G</td>
</tr>
<tr>
<td>11.304</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">timer_count_2_s0/Q</td>
</tr>
<tr>
<td>11.307</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>n274_s2/I0</td>
</tr>
<tr>
<td>11.679</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">n274_s2/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">timer_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n282_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td>n282_s0/F</td>
</tr>
<tr>
<td>10.970</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>timer_count_2_s0/G</td>
</tr>
<tr>
<td>10.970</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>timer_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.970, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.970, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>hours_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>hours_0_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">hours_0_s1/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>n42_s2/I0</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">n42_s2/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">hours_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>hours_0_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>hours_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>hours_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>hours_5_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">hours_5_s1/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>n37_s1/I2</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">n37_s1/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">hours_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>hours_5_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>hours_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>minutes_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>minutes_5_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">minutes_5_s1/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>n50_s1/I3</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">n50_s1/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">minutes_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>minutes_5_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>minutes_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>seconds_5_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C8[1][A]</td>
<td style=" font-weight:bold;">seconds_5_s1/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>n69_s1/I3</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" background: #97FFFF;">n69_s1/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td style=" font-weight:bold;">seconds_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>seconds_5_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>seconds_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>seconds_0_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">seconds_0_s1/Q</td>
</tr>
<tr>
<td>1.355</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>n74_s2/I0</td>
</tr>
<tr>
<td>1.727</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">n74_s2/F</td>
</tr>
<tr>
<td>1.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">seconds_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>seconds_0_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>seconds_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/Q</td>
</tr>
<tr>
<td>1.355</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>n71_s2/I0</td>
</tr>
<tr>
<td>1.727</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>1.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">seconds_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>seconds_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>hours_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>hours_3_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C16[2][A]</td>
<td style=" font-weight:bold;">hours_3_s1/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>n39_s1/I3</td>
</tr>
<tr>
<td>1.910</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>1.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" font-weight:bold;">hours_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>hours_3_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>hours_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>minutes_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>minutes_4_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C6[2][A]</td>
<td style=" font-weight:bold;">minutes_4_s1/Q</td>
</tr>
<tr>
<td>1.355</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n51_s1/I3</td>
</tr>
<tr>
<td>1.911</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n51_s1/F</td>
</tr>
<tr>
<td>1.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" font-weight:bold;">minutes_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>minutes_4_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>minutes_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>minutes_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>minutes_1_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C7[2][A]</td>
<td style=" font-weight:bold;">minutes_1_s1/Q</td>
</tr>
<tr>
<td>1.358</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>n54_s1/I1</td>
</tr>
<tr>
<td>1.914</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td style=" background: #97FFFF;">n54_s1/F</td>
</tr>
<tr>
<td>1.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td style=" font-weight:bold;">minutes_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>minutes_1_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>minutes_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.025%; route: 0.007, 0.790%; tC2Q: 0.333, 37.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n282_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n282_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n282_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td>n282_s0/F</td>
</tr>
<tr>
<td>10.970</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>timer_count_2_s0/G</td>
</tr>
<tr>
<td>11.304</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">timer_count_2_s0/Q</td>
</tr>
<tr>
<td>11.541</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>n273_s1/I0</td>
</tr>
<tr>
<td>11.913</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">n273_s1/F</td>
</tr>
<tr>
<td>11.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">timer_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n282_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td>n282_s0/F</td>
</tr>
<tr>
<td>10.970</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>timer_count_3_s0/G</td>
</tr>
<tr>
<td>10.970</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>timer_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.970, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.447%; route: 0.238, 25.207%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.970, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>minutes_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>minutes_0_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">minutes_0_s1/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n52_s2/I1</td>
</tr>
<tr>
<td>1.969</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n52_s2/F</td>
</tr>
<tr>
<td>1.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">minutes_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>minutes_3_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>minutes_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.097%; route: 0.246, 25.870%; tC2Q: 0.333, 35.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n282_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n282_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n282_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td>n282_s0/F</td>
</tr>
<tr>
<td>10.970</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>timer_count_0_s0/G</td>
</tr>
<tr>
<td>11.304</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">timer_count_0_s0/Q</td>
</tr>
<tr>
<td>11.307</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>n276_s2/I0</td>
</tr>
<tr>
<td>12.031</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">n276_s2/F</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">timer_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n282_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td>n282_s0/F</td>
</tr>
<tr>
<td>10.970</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>timer_count_0_s0/G</td>
</tr>
<tr>
<td>10.970</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>timer_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.970, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.970, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>hours_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>hours_4_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C16[0][B]</td>
<td style=" font-weight:bold;">hours_4_s1/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>n38_s1/I1</td>
</tr>
<tr>
<td>2.078</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">n38_s1/F</td>
</tr>
<tr>
<td>2.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" font-weight:bold;">hours_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>hours_4_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>hours_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>seconds_1_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C7[1][B]</td>
<td style=" font-weight:bold;">seconds_1_s1/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>n73_s1/I1</td>
</tr>
<tr>
<td>2.078</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td style=" background: #97FFFF;">n73_s1/F</td>
</tr>
<tr>
<td>2.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td style=" font-weight:bold;">seconds_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>seconds_1_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>seconds_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>seconds_2_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">seconds_2_s1/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>n72_s1/I3</td>
</tr>
<tr>
<td>2.078</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" background: #97FFFF;">n72_s1/F</td>
</tr>
<tr>
<td>2.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">seconds_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>seconds_2_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>seconds_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>minutes_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>minutes_2_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">minutes_2_s1/Q</td>
</tr>
<tr>
<td>1.355</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>n53_s1/I3</td>
</tr>
<tr>
<td>2.079</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">n53_s1/F</td>
</tr>
<tr>
<td>2.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">minutes_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>minutes_2_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>minutes_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>hours_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>hours_2_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C16[2][B]</td>
<td style=" font-weight:bold;">hours_2_s1/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>n40_s1/I2</td>
</tr>
<tr>
<td>2.080</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">n40_s1/F</td>
</tr>
<tr>
<td>2.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" font-weight:bold;">hours_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>hours_2_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>hours_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.305%; route: 0.004, 0.333%; tC2Q: 0.333, 31.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>hours_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hours_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>hours_1_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C16[1][B]</td>
<td style=" font-weight:bold;">hours_1_s1/Q</td>
</tr>
<tr>
<td>1.356</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>n41_s1/I1</td>
</tr>
<tr>
<td>2.080</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">n41_s1/F</td>
</tr>
<tr>
<td>2.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td style=" font-weight:bold;">hours_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>hours_1_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>hours_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.094%; route: 0.006, 0.555%; tC2Q: 0.333, 31.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>minutes_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>minutes_0_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">minutes_0_s1/Q</td>
</tr>
<tr>
<td>1.355</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>n55_s2/I0</td>
</tr>
<tr>
<td>2.081</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td style=" background: #97FFFF;">n55_s2/F</td>
</tr>
<tr>
<td>2.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">minutes_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>minutes_0_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>minutes_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.230%; route: 0.005, 0.444%; tC2Q: 0.333, 31.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>seconds_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>seconds_4_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">seconds_4_s1/Q</td>
</tr>
<tr>
<td>1.590</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>n70_s1/I3</td>
</tr>
<tr>
<td>2.146</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">n70_s1/F</td>
</tr>
<tr>
<td>2.146</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">seconds_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>seconds_4_s1/G</td>
</tr>
<tr>
<td>1.017</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>seconds_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.235%; route: 0.240, 21.247%; tC2Q: 0.333, 29.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_active_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_active_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n307_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n307_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n307_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>n307_s1/F</td>
</tr>
<tr>
<td>11.309</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>timer_active_s0/G</td>
</tr>
<tr>
<td>11.642</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R4C7[2][A]</td>
<td style=" font-weight:bold;">timer_active_s0/Q</td>
</tr>
<tr>
<td>11.880</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>n263_s6/I0</td>
</tr>
<tr>
<td>12.606</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">n263_s6/F</td>
</tr>
<tr>
<td>12.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" font-weight:bold;">timer_active_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n307_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>n307_s1/F</td>
</tr>
<tr>
<td>11.309</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>timer_active_s0/G</td>
</tr>
<tr>
<td>11.309</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>timer_active_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 55.973%; route: 0.238, 18.327%; tC2Q: 0.333, 25.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>seconds_1_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C7[1][B]</td>
<td style=" font-weight:bold;">seconds_1_s1/Q</td>
</tr>
<tr>
<td>1.602</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>n327_s2/I1</td>
</tr>
<tr>
<td>2.158</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">n327_s2/F</td>
</tr>
<tr>
<td>2.411</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">minutes_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>minutes_0_s1/G</td>
</tr>
<tr>
<td>1.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>minutes_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 39.900%; route: 0.504, 36.179%; tC2Q: 0.333, 23.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>seconds_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>minutes_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>seconds_1_s1/G</td>
</tr>
<tr>
<td>1.350</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C7[1][B]</td>
<td style=" font-weight:bold;">seconds_1_s1/Q</td>
</tr>
<tr>
<td>1.602</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>n327_s2/I1</td>
</tr>
<tr>
<td>2.158</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">n327_s2/F</td>
</tr>
<tr>
<td>2.411</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td style=" font-weight:bold;">minutes_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>IOB3[B]</td>
<td>reset_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>minutes_1_s1/G</td>
</tr>
<tr>
<td>1.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>minutes_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 39.900%; route: 0.504, 36.179%; tC2Q: 0.333, 23.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h4>Nothing to report!</h4>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>28</td>
<td>reset_d</td>
<td>1.990</td>
<td>1.870</td>
</tr>
<tr>
<td>19</td>
<td>count_25_9</td>
<td>-4.940</td>
<td>1.352</td>
</tr>
<tr>
<td>15</td>
<td>n16</td>
<td>-47.212</td>
<td>1.337</td>
</tr>
<tr>
<td>9</td>
<td>minutes[0]</td>
<td>3.415</td>
<td>0.990</td>
</tr>
<tr>
<td>9</td>
<td>minutes[1]</td>
<td>3.304</td>
<td>1.158</td>
</tr>
<tr>
<td>8</td>
<td>count_22_7</td>
<td>-28.043</td>
<td>0.991</td>
</tr>
<tr>
<td>8</td>
<td>timer_active</td>
<td>17.439</td>
<td>1.477</td>
</tr>
<tr>
<td>8</td>
<td>seconds[0]</td>
<td>6.259</td>
<td>0.829</td>
</tr>
<tr>
<td>7</td>
<td>n327_6</td>
<td>-47.212</td>
<td>0.842</td>
</tr>
<tr>
<td>7</td>
<td>seconds[1]</td>
<td>6.600</td>
<td>0.843</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C19</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
