Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /SSD1T/opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --timescale 1ns/10ps -debug typical -top top_bench -snapshot caravel_asic 
Multi-threading is on. Using 30 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <sky130_ef_io__vddio_hvc_clamped_pad> not found while processing module instance <mgmt_vddio_hvclamp_pad[0]> [/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/chip_io.wire.v:126]
ERROR: [VRFC 10-2063] Module <sky130_ef_io__vdda_hvc_clamped_pad> not found while processing module instance <mgmt_vdda_hvclamp_pad> [/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/chip_io.wire.v:141]
ERROR: [VRFC 10-2063] Module <sky130_ef_io__vccd_lvc_clamped_pad> not found while processing module instance <mgmt_vccd_lvclamp_pad> [/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/chip_io.wire.v:148]
ERROR: [VRFC 10-2063] Module <sky130_ef_io__vssio_hvc_clamped_pad> not found while processing module instance <mgmt_vssio_hvclamp_pad[0]> [/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/chip_io.wire.v:155]
ERROR: [VRFC 10-2063] Module <sky130_ef_io__vssa_hvc_clamped_pad> not found while processing module instance <mgmt_vssa_hvclamp_pad> [/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/chip_io.wire.v:169]
ERROR: [VRFC 10-2063] Module <sky130_ef_io__vssd_lvc_clamped_pad> not found while processing module instance <mgmt_vssd_lvclamp_pad> [/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/chip_io.wire.v:176]
ERROR: [VRFC 10-2063] Module <sky130_ef_io__vccd_lvc_clamped3_pad> not found while processing module instance <user1_vccd_lvclamp_pad> [/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/chip_io.wire.v:200]
ERROR: [VRFC 10-2063] Module <sky130_ef_io__vssd_lvc_clamped3_pad> not found while processing module instance <user1_vssd_lvclamp_pad> [/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/chip_io.wire.v:224]
ERROR: [VRFC 10-2063] Module <sky130_ef_io__gpiov2_pad_wrapped> not found while processing module instance <clock_pad> [/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/chip_io.wire.v:286]
ERROR: [VRFC 10-2063] Module <sky130_ef_io__corner_pad> not found while processing module instance <mgmt_corner> [/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/chip_io.wire.v:328]
ERROR: [VRFC 10-2063] Module <sky130_ef_io__gpiov2_pad_wrapped> not found while processing module instance <area1_io_pad> [/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/mprj_io.wire.v:79]
ERROR: [VRFC 10-2063] Module <sky130_ef_io__gpiov2_pad_wrapped> not found while processing module instance <area2_io_pad> [/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/mprj_io.wire.v:110]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
