/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  reg [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [13:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_1z[2];
  assign celloutsig_1_5z = celloutsig_1_2z ? celloutsig_1_0z : celloutsig_1_3z;
  assign celloutsig_1_19z = celloutsig_1_2z ? celloutsig_1_6z[12] : celloutsig_1_16z[1];
  assign celloutsig_1_7z = ~(celloutsig_1_4z & celloutsig_1_6z[5]);
  assign celloutsig_0_42z = ~(celloutsig_0_14z[1] | celloutsig_0_10z[4]);
  assign celloutsig_1_2z = ~(in_data[135] | celloutsig_1_0z);
  assign celloutsig_0_18z = ~(celloutsig_0_15z[0] | in_data[77]);
  assign celloutsig_1_0z = in_data[168] | ~(in_data[128]);
  assign celloutsig_0_4z = celloutsig_0_2z | in_data[38];
  assign celloutsig_0_22z = { in_data[7:3], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_18z } / { 1'h1, celloutsig_0_11z[9:0] };
  assign celloutsig_0_5z = { celloutsig_0_1z[4:0], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[14:4] };
  assign celloutsig_1_13z = celloutsig_1_8z[13:4] / { 1'h1, in_data[123:118], celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z } / { 1'h1, celloutsig_0_5z[3:0], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[44:39] / { 1'h1, in_data[66:62] };
  assign celloutsig_1_4z = ! in_data[141:135];
  assign celloutsig_0_6z = ! in_data[47:22];
  assign celloutsig_0_16z = ! { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_1_16z = celloutsig_1_3z ? { celloutsig_1_8z[12:10], celloutsig_1_5z, 1'h1 } : { celloutsig_1_14z[0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_10z = celloutsig_0_8z ? { in_data[84], celloutsig_0_1z } : { in_data[57:53], 1'h0, celloutsig_0_2z };
  assign celloutsig_0_11z = celloutsig_0_1z[5] ? in_data[74:64] : celloutsig_0_5z[11:1];
  assign celloutsig_0_13z = celloutsig_0_5z[6] ? celloutsig_0_11z[9:0] : celloutsig_0_11z[10:1];
  assign celloutsig_0_14z = celloutsig_0_10z[6] ? { celloutsig_0_10z[5:3], celloutsig_0_2z } : celloutsig_0_13z[6:3];
  assign celloutsig_0_9z = | in_data[44:29];
  assign celloutsig_0_3z = | in_data[20:17];
  assign celloutsig_0_24z = celloutsig_0_22z[4] & celloutsig_0_14z[3];
  assign celloutsig_0_0z = | in_data[91:89];
  assign celloutsig_0_8z = | { celloutsig_0_3z, celloutsig_0_1z[5:1], in_data[91:89] };
  assign celloutsig_0_2z = | celloutsig_0_1z[5:1];
  assign celloutsig_1_6z = { in_data[133:126], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } <<< { in_data[100:97], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_8z = { celloutsig_1_1z[2:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z } <<< { celloutsig_1_6z[12:3], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_18z = { in_data[167:158], celloutsig_1_0z } <<< celloutsig_1_8z[11:1];
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ^ in_data[99:97];
  assign celloutsig_1_14z = { celloutsig_1_8z[13:9], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z } ^ { celloutsig_1_13z[6:0], celloutsig_1_5z };
  assign celloutsig_0_17z = { celloutsig_0_11z[10:2], celloutsig_0_2z, celloutsig_0_16z } ^ { in_data[33:31], celloutsig_0_10z, celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_41z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_41z = { celloutsig_0_17z[4:0], celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_7z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_15z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_15z = { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z };
  assign { out_data[138:128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
