{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735107230064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735107230064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 13:13:49 2024 " "Processing started: Wed Dec 25 13:13:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735107230064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1735107230064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cordic -c Cordic --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cordic -c Cordic --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1735107230064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1735107230472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1735107230472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cordic-Behavioral " "Found design unit 1: Cordic-Behavioral" {  } { { "Cordic.vhd" "" { Text "D:/Cordic/Cordic/Cordic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735107242498 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cordic " "Found entity 1: Cordic" {  } { { "Cordic.vhd" "" { Text "D:/Cordic/Cordic/Cordic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735107242498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735107242498 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cordic " "Elaborating entity \"Cordic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1735107242546 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_enable_out Cordic.vhd(13) " "VHDL Signal Declaration warning at Cordic.vhd(13): used implicit default value for signal \"clk_enable_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Cordic.vhd" "" { Text "D:/Cordic/Cordic/Cordic.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1735107242547 "|Cordic"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ArcTan Cordic.vhd(31) " "VHDL Signal Declaration warning at Cordic.vhd(31): used explicit default value for signal \"ArcTan\" because signal was never assigned a value" {  } { { "Cordic.vhd" "" { Text "D:/Cordic/Cordic/Cordic.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1735107242548 "|Cordic"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "('1','0','1','1','1','1','0','1','1','1','0','0','0') 13 14 Cordic.vhd(83) " "VHDL Expression error at Cordic.vhd(83): expression \"('1','0','1','1','1','1','0','1','1','1','0','0','0')\" has 13 elements ; expected 14 elements." {  } { { "Cordic.vhd" "" { Text "D:/Cordic/Cordic/Cordic.vhd" 83 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Design Software" 0 -1 1735107242549 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "16 27 Cordic.vhd(84) " "VHDL expression error at Cordic.vhd(84): expression has 16 elements, but must have 27 elements" {  } { { "Cordic.vhd" "" { Text "D:/Cordic/Cordic/Cordic.vhd" 84 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Design Software" 0 -1 1735107242549 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "B Cordic.vhd(79) " "VHDL error at Cordic.vhd(79): formal port or parameter \"B\" must have actual or default value" {  } { { "Cordic.vhd" "" { Text "D:/Cordic/Cordic/Cordic.vhd" 79 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Design Software" 0 -1 1735107242549 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1735107242550 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735107242675 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 25 13:14:02 2024 " "Processing ended: Wed Dec 25 13:14:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735107242675 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735107242675 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735107242675 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1735107242675 ""}
