/*
* Copyright (c) 2020 Renesas Electronics Corporation and/or its affiliates
*
* SPDX-License-Identifier: BSD-3-Clause
*/

/**********************************************************************************************************************
 * File Name    : riic_iobitmask.h
 * Version      : 1.00
 * Description  : IO bit mask file for riic.
 *********************************************************************************************************************/

#ifndef RIIC_IOBITMASK_H
#define RIIC_IOBITMASK_H

#define R_RIIC0_ICCR1_SDAI_Msk       (0x01UL)
#define R_RIIC0_ICCR1_SDAI_Pos       (0UL)
#define R_RIIC0_ICCR1_SCLI_Msk       (0x02UL)
#define R_RIIC0_ICCR1_SCLI_Pos       (1UL)
#define R_RIIC0_ICCR1_SDAO_Msk       (0x04UL)
#define R_RIIC0_ICCR1_SDAO_Pos       (2UL)
#define R_RIIC0_ICCR1_SCLO_Msk       (0x08UL)
#define R_RIIC0_ICCR1_SCLO_Pos       (3UL)
#define R_RIIC0_ICCR1_SOWP_Msk       (0x10UL)
#define R_RIIC0_ICCR1_SOWP_Pos       (4UL)
#define R_RIIC0_ICCR1_CLO_Msk        (0x20UL)
#define R_RIIC0_ICCR1_CLO_Pos        (5UL)
#define R_RIIC0_ICCR1_IICRST_Msk     (0x40UL)
#define R_RIIC0_ICCR1_IICRST_Pos     (6UL)
#define R_RIIC0_ICCR1_ICE_Msk        (0x80UL)
#define R_RIIC0_ICCR1_ICE_Pos        (7UL)
#define R_RIIC0_ICCR2_ST_Msk         (0x02UL)
#define R_RIIC0_ICCR2_ST_Pos         (1UL)
#define R_RIIC0_ICCR2_RS_Msk         (0x04UL)
#define R_RIIC0_ICCR2_RS_Pos         (2UL)
#define R_RIIC0_ICCR2_SP_Msk         (0x08UL)
#define R_RIIC0_ICCR2_SP_Pos         (3UL)
#define R_RIIC0_ICCR2_TRS_Msk        (0x20UL)
#define R_RIIC0_ICCR2_TRS_Pos        (5UL)
#define R_RIIC0_ICCR2_MST_Msk        (0x40UL)
#define R_RIIC0_ICCR2_MST_Pos        (6UL)
#define R_RIIC0_ICCR2_BBSY_Msk       (0x80UL)
#define R_RIIC0_ICCR2_BBSY_Pos       (7UL)
#define R_RIIC0_ICMR1_BC_Msk         (0x07UL)
#define R_RIIC0_ICMR1_BC_Pos         (0UL)
#define R_RIIC0_ICMR1_BCWP_Msk       (0x08UL)
#define R_RIIC0_ICMR1_BCWP_Pos       (3UL)
#define R_RIIC0_ICMR1_CKS_Msk        (0x70UL)
#define R_RIIC0_ICMR1_CKS_Pos        (4UL)
#define R_RIIC0_ICMR1_MTWP_Msk       (0x80UL)
#define R_RIIC0_ICMR1_MTWP_Pos       (7UL)
#define R_RIIC0_ICMR2_TMOS_Msk       (0x01UL)
#define R_RIIC0_ICMR2_TMOS_Pos       (0UL)
#define R_RIIC0_ICMR2_TMOL_Msk       (0x02UL)
#define R_RIIC0_ICMR2_TMOL_Pos       (1UL)
#define R_RIIC0_ICMR2_TMOH_Msk       (0x04UL)
#define R_RIIC0_ICMR2_TMOH_Pos       (2UL)
#define R_RIIC0_ICMR2_SDDL_Msk       (0x70UL)
#define R_RIIC0_ICMR2_SDDL_Pos       (4UL)
#define R_RIIC0_ICMR2_DLCS_Msk       (0x80UL)
#define R_RIIC0_ICMR2_DLCS_Pos       (7UL)
#define R_RIIC0_ICMR3_NF_Msk         (0x03UL)
#define R_RIIC0_ICMR3_NF_Pos         (0UL)
#define R_RIIC0_ICMR3_ACKBR_Msk      (0x04UL)
#define R_RIIC0_ICMR3_ACKBR_Pos      (2UL)
#define R_RIIC0_ICMR3_ACKBT_Msk      (0x08UL)
#define R_RIIC0_ICMR3_ACKBT_Pos      (3UL)
#define R_RIIC0_ICMR3_ACKWP_Msk      (0x10UL)
#define R_RIIC0_ICMR3_ACKWP_Pos      (4UL)
#define R_RIIC0_ICMR3_RDRFS_Msk      (0x20UL)
#define R_RIIC0_ICMR3_RDRFS_Pos      (5UL)
#define R_RIIC0_ICMR3_WAIT_Msk       (0x40UL)
#define R_RIIC0_ICMR3_WAIT_Pos       (6UL)
#define R_RIIC0_ICMR3_SMBS_Msk       (0x80UL)
#define R_RIIC0_ICMR3_SMBS_Pos       (7UL)
#define R_RIIC0_ICFER_TMOE_Msk       (0x01UL)
#define R_RIIC0_ICFER_TMOE_Pos       (0UL)
#define R_RIIC0_ICFER_MALE_Msk       (0x02UL)
#define R_RIIC0_ICFER_MALE_Pos       (1UL)
#define R_RIIC0_ICFER_NALE_Msk       (0x04UL)
#define R_RIIC0_ICFER_NALE_Pos       (2UL)
#define R_RIIC0_ICFER_SALE_Msk       (0x08UL)
#define R_RIIC0_ICFER_SALE_Pos       (3UL)
#define R_RIIC0_ICFER_NACKE_Msk      (0x10UL)
#define R_RIIC0_ICFER_NACKE_Pos      (4UL)
#define R_RIIC0_ICFER_NFE_Msk        (0x20UL)
#define R_RIIC0_ICFER_NFE_Pos        (5UL)
#define R_RIIC0_ICFER_SCLE_Msk       (0x40UL)
#define R_RIIC0_ICFER_SCLE_Pos       (6UL)
#define R_RIIC0_ICFER_FMPE_Msk       (0x80UL)
#define R_RIIC0_ICFER_FMPE_Pos       (7UL)
#define R_RIIC0_ICSER_SAR0E_Msk      (0x01UL)
#define R_RIIC0_ICSER_SAR0E_Pos      (0UL)
#define R_RIIC0_ICSER_SAR1E_Msk      (0x02UL)
#define R_RIIC0_ICSER_SAR1E_Pos      (1UL)
#define R_RIIC0_ICSER_SAR2E_Msk      (0x04UL)
#define R_RIIC0_ICSER_SAR2E_Pos      (2UL)
#define R_RIIC0_ICSER_GCAE_Msk       (0x08UL)
#define R_RIIC0_ICSER_GCAE_Pos       (3UL)
#define R_RIIC0_ICSER_DIDE_Msk       (0x20UL)
#define R_RIIC0_ICSER_DIDE_Pos       (5UL)
#define R_RIIC0_ICSER_HOAE_Msk       (0x80UL)
#define R_RIIC0_ICSER_HOAE_Pos       (7UL)
#define R_RIIC0_ICIER_TMOIE_Msk      (0x01UL)
#define R_RIIC0_ICIER_TMOIE_Pos      (0UL)
#define R_RIIC0_ICIER_ALIE_Msk       (0x02UL)
#define R_RIIC0_ICIER_ALIE_Pos       (1UL)
#define R_RIIC0_ICIER_STIE_Msk       (0x04UL)
#define R_RIIC0_ICIER_STIE_Pos       (2UL)
#define R_RIIC0_ICIER_SPIE_Msk       (0x08UL)
#define R_RIIC0_ICIER_SPIE_Pos       (3UL)
#define R_RIIC0_ICIER_NAKIE_Msk      (0x10UL)
#define R_RIIC0_ICIER_NAKIE_Pos      (4UL)
#define R_RIIC0_ICIER_RIE_Msk        (0x20UL)
#define R_RIIC0_ICIER_RIE_Pos        (5UL)
#define R_RIIC0_ICIER_TEIE_Msk       (0x40UL)
#define R_RIIC0_ICIER_TEIE_Pos       (6UL)
#define R_RIIC0_ICIER_TIE_Msk        (0x80UL)
#define R_RIIC0_ICIER_TIE_Pos        (7UL)
#define R_RIIC0_ICSR1_AAS0_Msk       (0x01UL)
#define R_RIIC0_ICSR1_AAS0_Pos       (0UL)
#define R_RIIC0_ICSR1_AAS1_Msk       (0x02UL)
#define R_RIIC0_ICSR1_AAS1_Pos       (1UL)
#define R_RIIC0_ICSR1_AAS2_Msk       (0x04UL)
#define R_RIIC0_ICSR1_AAS2_Pos       (2UL)
#define R_RIIC0_ICSR1_GCA_Msk        (0x08UL)
#define R_RIIC0_ICSR1_GCA_Pos        (3UL)
#define R_RIIC0_ICSR1_DID_Msk        (0x20UL)
#define R_RIIC0_ICSR1_DID_Pos        (5UL)
#define R_RIIC0_ICSR1_HOA_Msk        (0x80UL)
#define R_RIIC0_ICSR1_HOA_Pos        (7UL)
#define R_RIIC0_ICSR2_TMOF_Msk       (0x01UL)
#define R_RIIC0_ICSR2_TMOF_Pos       (0UL)
#define R_RIIC0_ICSR2_AL_Msk         (0x02UL)
#define R_RIIC0_ICSR2_AL_Pos         (1UL)
#define R_RIIC0_ICSR2_START_Msk      (0x04UL)
#define R_RIIC0_ICSR2_START_Pos      (2UL)
#define R_RIIC0_ICSR2_STOP_Msk       (0x08UL)
#define R_RIIC0_ICSR2_STOP_Pos       (3UL)
#define R_RIIC0_ICSR2_NACKF_Msk      (0x10UL)
#define R_RIIC0_ICSR2_NACKF_Pos      (4UL)
#define R_RIIC0_ICSR2_RDRF_Msk       (0x20UL)
#define R_RIIC0_ICSR2_RDRF_Pos       (5UL)
#define R_RIIC0_ICSR2_TEND_Msk       (0x40UL)
#define R_RIIC0_ICSR2_TEND_Pos       (6UL)
#define R_RIIC0_ICSR2_TDRE_Msk       (0x80UL)
#define R_RIIC0_ICSR2_TDRE_Pos       (7UL)
#define R_RIIC0_SARL0_SVA0_Msk       (0x01UL)
#define R_RIIC0_SARL0_SVA0_Pos       (0UL)
#define R_RIIC0_SARL0_SVA_Msk        (0xFEUL)
#define R_RIIC0_SARL0_SVA_Pos        (1UL)
#define R_RIIC0_SARU0_FS_Msk         (0x01UL)
#define R_RIIC0_SARU0_FS_Pos         (0UL)
#define R_RIIC0_SARU0_SVA_Msk        (0x06UL)
#define R_RIIC0_SARU0_SVA_Pos        (1UL)
#define R_RIIC0_SARL1_SVA0_Msk       (0x01UL)
#define R_RIIC0_SARL1_SVA0_Pos       (0UL)
#define R_RIIC0_SARL1_SVA_Msk        (0xFEUL)
#define R_RIIC0_SARL1_SVA_Pos        (1UL)
#define R_RIIC0_SARU1_FS_Msk         (0x01UL)
#define R_RIIC0_SARU1_FS_Pos         (0UL)
#define R_RIIC0_SARU1_SVA_Msk        (0x06UL)
#define R_RIIC0_SARU1_SVA_Pos        (1UL)
#define R_RIIC0_SARL2_SVA0_Msk       (0x01UL)
#define R_RIIC0_SARL2_SVA0_Pos       (0UL)
#define R_RIIC0_SARL2_SVA_Msk        (0xFEUL)
#define R_RIIC0_SARL2_SVA_Pos        (1UL)
#define R_RIIC0_SARU2_FS_Msk         (0x01UL)
#define R_RIIC0_SARU2_FS_Pos         (0UL)
#define R_RIIC0_SARU2_SVA_Msk        (0x06UL)
#define R_RIIC0_SARU2_SVA_Pos        (1UL)
#define R_RIIC0_ICBRL_BRL_Msk        (0x1FUL)
#define R_RIIC0_ICBRL_BRL_Pos        (0UL)
#define R_RIIC0_ICBRH_BRH_Msk        (0x1FUL)
#define R_RIIC0_ICBRH_BRH_Pos        (0UL)
#define R_RIIC0_ICDRT_DRT_Msk        (0xFFUL)
#define R_RIIC0_ICDRT_DRT_Pos        (0UL)
#define R_RIIC0_ICDRR_DRR_Msk        (0xFFUL)
#define R_RIIC0_ICDRR_DRR_Pos        (0UL)

#endif                                 /* RIIC_IOBITMASK_H */
