$date
	Thu Oct 17 06:42:46 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module four_bit_adder_tb $end
$var wire 4 ! C [3:0] $end
$var reg 2 " A [1:0] $end
$var reg 2 # B [1:0] $end
$scope module mult $end
$var wire 1 $ WIRE_1 $end
$var wire 1 % WIRE_2 $end
$var wire 1 & WIRE_4 $end
$var wire 2 ' a [1:0] $end
$var wire 2 ( b [1:0] $end
$var wire 4 ) m [3:0] $end
$var wire 1 * WIRE_3 $end
$scope module ha $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 * c $end
$var wire 1 + s $end
$upscope $end
$scope module ha1 $end
$var wire 1 & a $end
$var wire 1 * b $end
$var wire 1 , c $end
$var wire 1 - s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
1,
0+
1*
b1001 )
b11 (
b11 '
1&
1%
1$
b11 #
b11 "
b1001 !
$end
