- ğŸ‘‹ Hi, Iâ€™m @sasmitamp
- ğŸ‘€ Iâ€™m interested in System-Verilog, UVM, VHDL, UVVM, Perl, Python
- ğŸŒ± Iâ€™m currently learning UVVM, python
- ğŸ’ï¸ Iâ€™m looking to collaborate on System verlog and UVM
- ğŸ“« How to reach me sasmitampatnayak@gmail.com

<!---
sasmitamp/sasmitamp is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
