<stg><name>DWT_color</name>


<trans_list>

<trans id="1269" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="3" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="3" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="4" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="12" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="13" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1878" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1879" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1881" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1882" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1883" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1885" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1886" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="44" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="46" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="46" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="49" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="62" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="69" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="70" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="78" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="79" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="110" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="112" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="112" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="112" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp><and_exp><literal name="and_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="115" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:0  %row = alloca [160 x float], align 16

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:1  %column = alloca [120 x float], align 16

]]></Node>
<StgValue><ssdm name="column"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:2  %tempr = alloca [160 x float], align 16

]]></Node>
<StgValue><ssdm name="tempr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:3  %tempc = alloca [120 x float], align 16

]]></Node>
<StgValue><ssdm name="tempc"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit1198

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit1198:0  %k_0 = phi i2 [ 0, %0 ], [ %k, %.loopexit1198.loopexit ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit1198:1  %icmp_ln44 = icmp eq i2 %k_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit1198:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit1198:3  %k = add i2 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1198:4  br i1 %icmp_ln44, label %29, label %1

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="2">
<![CDATA[
:0  %zext_ln44 = zext i2 %k_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="2">
<![CDATA[
:1  %zext_ln44_1 = zext i2 %k_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %level_col = lshr i7 -8, %zext_ln44_1

]]></Node>
<StgValue><ssdm name="level_col"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %level_row = lshr i8 -96, %zext_ln44

]]></Node>
<StgValue><ssdm name="level_row"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
:4  %zext_ln48 = zext i8 %level_row to i32

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %lshr_ln = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %level_row, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="7">
<![CDATA[
:6  %zext_ln61 = zext i7 %lshr_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln106"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ 0, %1 ], [ %i, %.loopexit5 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln49 = icmp eq i7 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln49, label %.preheader3.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %icmp_ln51 = icmp ult i7 %i_0, %level_col

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln51, label %.preheader7.preheader, label %.loopexit5

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="7">
<![CDATA[
.preheader7.preheader:0  %trunc_ln55 = trunc i7 %i_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:1  %zext_ln55_1 = zext i3 %trunc_ln55 to i32

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7.preheader:2  %lshr_ln6 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %i_0, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.preheader:3  %tmp_45 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln6, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="11">
<![CDATA[
.preheader7.preheader:4  %zext_ln55_2 = zext i11 %tmp_45 to i12

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.preheader7.preheader:5  %tmp_46 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln6, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="9">
<![CDATA[
.preheader7.preheader:6  %zext_ln55_3 = zext i9 %tmp_46 to i12

]]></Node>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader7.preheader:7  %add_ln55 = add i12 %zext_ln55_2, %zext_ln55_3

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:8  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %tmp = sitofp i32 %zext_ln48 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader7:0  %j_0 = phi i8 [ %j, %4 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader7:1  %icmp_ln53 = icmp eq i8 %j_0, -96

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader7:3  %j = add i8 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %icmp_ln53, label %.preheader6.0.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="8">
<![CDATA[
:1  %zext_ln55_4 = zext i8 %j_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln55_4"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln55_1 = add i12 %add_ln55, %zext_ln55_4

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln55_5 = zext i12 %add_ln55_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln55_5"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_0_addr_2 = getelementptr [2400 x i16]* %A_0, i64 0, i64 %zext_ln55_5

]]></Node>
<StgValue><ssdm name="A_0_addr_2"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_1_addr_2 = getelementptr [2400 x i16]* %A_1, i64 0, i64 %zext_ln55_5

]]></Node>
<StgValue><ssdm name="A_1_addr_2"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_2_addr_2 = getelementptr [2400 x i16]* %A_2, i64 0, i64 %zext_ln55_5

]]></Node>
<StgValue><ssdm name="A_2_addr_2"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_3_addr_2 = getelementptr [2400 x i16]* %A_3, i64 0, i64 %zext_ln55_5

]]></Node>
<StgValue><ssdm name="A_3_addr_2"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_4_addr_2 = getelementptr [2400 x i16]* %A_4, i64 0, i64 %zext_ln55_5

]]></Node>
<StgValue><ssdm name="A_4_addr_2"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_5_addr_2 = getelementptr [2400 x i16]* %A_5, i64 0, i64 %zext_ln55_5

]]></Node>
<StgValue><ssdm name="A_5_addr_2"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_6_addr_2 = getelementptr [2400 x i16]* %A_6, i64 0, i64 %zext_ln55_5

]]></Node>
<StgValue><ssdm name="A_6_addr_2"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_7_addr_2 = getelementptr [2400 x i16]* %A_7, i64 0, i64 %zext_ln55_5

]]></Node>
<StgValue><ssdm name="A_7_addr_2"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="12">
<![CDATA[
:12  %A_0_load = load i16* %A_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="12">
<![CDATA[
:13  %A_1_load = load i16* %A_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="12">
<![CDATA[
:14  %A_2_load = load i16* %A_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="12">
<![CDATA[
:15  %A_3_load = load i16* %A_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="12">
<![CDATA[
:16  %A_4_load = load i16* %A_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="12">
<![CDATA[
:17  %A_5_load = load i16* %A_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="12">
<![CDATA[
:18  %A_6_load = load i16* %A_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="12">
<![CDATA[
:19  %A_7_load = load i16* %A_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.0.preheader:0  br label %.preheader6.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="177" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="12">
<![CDATA[
:12  %A_0_load = load i16* %A_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="12">
<![CDATA[
:13  %A_1_load = load i16* %A_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="12">
<![CDATA[
:14  %A_2_load = load i16* %A_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="12">
<![CDATA[
:15  %A_3_load = load i16* %A_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="12">
<![CDATA[
:16  %A_4_load = load i16* %A_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="12">
<![CDATA[
:17  %A_5_load = load i16* %A_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="12">
<![CDATA[
:18  %A_6_load = load i16* %A_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="12">
<![CDATA[
:19  %A_7_load = load i16* %A_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="32">
<![CDATA[
:20  %tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %A_0_load, i16 %A_1_load, i16 %A_2_load, i16 %A_3_load, i16 %A_4_load, i16 %A_5_load, i16 %A_6_load, i16 %A_7_load, i32 %zext_ln55_1)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="16">
<![CDATA[
:21  %zext_ln55_6 = zext i16 %tmp_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln55_6"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
:22  %tmp_27 = uitofp i32 %zext_ln55_6 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="188" st_id="7" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
:22  %tmp_27 = uitofp i32 %zext_ln55_6 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="189" st_id="8" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
:22  %tmp_27 = uitofp i32 %zext_ln55_6 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="190" st_id="9" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
:22  %tmp_27 = uitofp i32 %zext_ln55_6 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="191" st_id="10" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
:22  %tmp_27 = uitofp i32 %zext_ln55_6 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="192" st_id="11" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
:22  %tmp_27 = uitofp i32 %zext_ln55_6 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln55 = zext i8 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %row_addr = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="row_addr"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:24  store float %tmp_27, float* %row_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader6.0:0  %l_0_0 = phi i7 [ %add_ln57, %._crit_edge.7 ], [ 0, %.preheader6.0.preheader ]

]]></Node>
<StgValue><ssdm name="l_0_0"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.0:1  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6.0:2  %icmp_ln57 = icmp eq i7 %l_0_0, -48

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.0:3  br i1 %icmp_ln57, label %.preheader4.preheader, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0_begin:3  %icmp_ln61 = icmp ult i7 %l_0_0, %lshr_ln

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:4  br i1 %icmp_ln61, label %5, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:0  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %l_0_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln64 = zext i8 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %row_addr_17 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="row_addr_17"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load = load float* %row_addr_17, align 16

]]></Node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %or_ln64 = or i8 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln64"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln64_1 = zext i8 %or_ln64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %row_addr_18 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="row_addr_18"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_16 = load float* %row_addr_18, align 4

]]></Node>
<StgValue><ssdm name="row_load_16"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="211" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load = load float* %row_addr_17, align 16

]]></Node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_29 = fpext float %row_load to double

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_16 = load float* %row_addr_18, align 4

]]></Node>
<StgValue><ssdm name="row_load_16"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0_end:1  %or_ln57 = or i7 %l_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln57"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0_end:3  %icmp_ln61_1 = icmp ult i7 %or_ln57, %lshr_ln

]]></Node>
<StgValue><ssdm name="icmp_ln61_1"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_end:4  br i1 %icmp_ln61_1, label %6, label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:0  %shl_ln63_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln57, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln63_1"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln64_3 = zext i8 %shl_ln63_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_3"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %row_addr_19 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_3

]]></Node>
<StgValue><ssdm name="row_addr_19"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load_1 = load float* %row_addr_19, align 8

]]></Node>
<StgValue><ssdm name="row_load_1"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %or_ln64_1 = or i8 %shl_ln63_1, 1

]]></Node>
<StgValue><ssdm name="or_ln64_1"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln64_4 = zext i8 %or_ln64_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_4"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %row_addr_20 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_4

]]></Node>
<StgValue><ssdm name="row_addr_20"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_17 = load float* %row_addr_20, align 4

]]></Node>
<StgValue><ssdm name="row_load_17"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="225" st_id="15" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_29 = fpext float %row_load to double

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_31 = fpext float %row_load_16 to double

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load_1 = load float* %row_addr_19, align 8

]]></Node>
<StgValue><ssdm name="row_load_1"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_17 = load float* %row_addr_20, align 4

]]></Node>
<StgValue><ssdm name="row_load_17"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1:0  %or_ln57_1 = or i7 %l_0_0, 2

]]></Node>
<StgValue><ssdm name="or_ln57_1"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1:2  %icmp_ln61_2 = icmp ult i7 %or_ln57_1, %lshr_ln

]]></Node>
<StgValue><ssdm name="icmp_ln61_2"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:3  br i1 %icmp_ln61_2, label %7, label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:0  %shl_ln63_2 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln57_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln63_2"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln64_6 = zext i8 %shl_ln63_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_6"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %row_addr_21 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_6

]]></Node>
<StgValue><ssdm name="row_addr_21"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load_18 = load float* %row_addr_21, align 16

]]></Node>
<StgValue><ssdm name="row_load_18"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %or_ln64_2 = or i8 %shl_ln63_2, 1

]]></Node>
<StgValue><ssdm name="or_ln64_2"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln64_7 = zext i8 %or_ln64_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_7"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %row_addr_22 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_7

]]></Node>
<StgValue><ssdm name="row_addr_22"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_19 = load float* %row_addr_22, align 4

]]></Node>
<StgValue><ssdm name="row_load_19"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="240" st_id="16" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_30 = fmul double %tmp_29, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_31 = fpext float %row_load_16 to double

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_49_1 = fpext float %row_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load_18 = load float* %row_addr_21, align 16

]]></Node>
<StgValue><ssdm name="row_load_18"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_19 = load float* %row_addr_22, align 4

]]></Node>
<StgValue><ssdm name="row_load_19"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2:0  %or_ln57_2 = or i7 %l_0_0, 3

]]></Node>
<StgValue><ssdm name="or_ln57_2"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2:2  %icmp_ln61_3 = icmp ult i7 %or_ln57_2, %lshr_ln

]]></Node>
<StgValue><ssdm name="icmp_ln61_3"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:3  br i1 %icmp_ln61_3, label %8, label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:0  %shl_ln63_3 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln57_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln63_3"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln64_9 = zext i8 %shl_ln63_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_9"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %row_addr_23 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_9

]]></Node>
<StgValue><ssdm name="row_addr_23"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load_3 = load float* %row_addr_23, align 8

]]></Node>
<StgValue><ssdm name="row_load_3"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %or_ln64_3 = or i8 %shl_ln63_3, 1

]]></Node>
<StgValue><ssdm name="or_ln64_3"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln64_10 = zext i8 %or_ln64_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_10"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %row_addr_24 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_10

]]></Node>
<StgValue><ssdm name="row_addr_24"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_20 = load float* %row_addr_24, align 4

]]></Node>
<StgValue><ssdm name="row_load_20"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="256" st_id="17" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_30 = fmul double %tmp_29, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_32 = fmul double %tmp_31, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_49_1 = fpext float %row_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_51_1 = fpext float %row_load_17 to double

]]></Node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load_3 = load float* %row_addr_23, align 8

]]></Node>
<StgValue><ssdm name="row_load_3"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_20 = load float* %row_addr_24, align 4

]]></Node>
<StgValue><ssdm name="row_load_20"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3:0  %or_ln57_3 = or i7 %l_0_0, 4

]]></Node>
<StgValue><ssdm name="or_ln57_3"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3:2  %icmp_ln61_4 = icmp ult i7 %or_ln57_3, %lshr_ln

]]></Node>
<StgValue><ssdm name="icmp_ln61_4"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3:3  br i1 %icmp_ln61_4, label %9, label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:0  %shl_ln63_4 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln57_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln63_4"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln64_12 = zext i8 %shl_ln63_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_12"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %row_addr_25 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_12

]]></Node>
<StgValue><ssdm name="row_addr_25"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load_4 = load float* %row_addr_25, align 16

]]></Node>
<StgValue><ssdm name="row_load_4"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %or_ln64_4 = or i8 %shl_ln63_4, 1

]]></Node>
<StgValue><ssdm name="or_ln64_4"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln64_13 = zext i8 %or_ln64_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_13"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %row_addr_26 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_13

]]></Node>
<StgValue><ssdm name="row_addr_26"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_21 = load float* %row_addr_26, align 4

]]></Node>
<StgValue><ssdm name="row_load_21"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="273" st_id="18" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_30 = fmul double %tmp_29, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_32 = fmul double %tmp_31, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_1 = fmul double %tmp_49_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_51_1 = fpext float %row_load_17 to double

]]></Node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_49_2 = fpext float %row_load_18 to double

]]></Node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load_4 = load float* %row_addr_25, align 16

]]></Node>
<StgValue><ssdm name="row_load_4"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_21 = load float* %row_addr_26, align 4

]]></Node>
<StgValue><ssdm name="row_load_21"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4:0  %or_ln57_4 = or i7 %l_0_0, 5

]]></Node>
<StgValue><ssdm name="or_ln57_4"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.4:2  %icmp_ln61_5 = icmp ult i7 %or_ln57_4, %lshr_ln

]]></Node>
<StgValue><ssdm name="icmp_ln61_5"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4:3  br i1 %icmp_ln61_5, label %10, label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:0  %shl_ln63_5 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln57_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln63_5"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln64_15 = zext i8 %shl_ln63_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_15"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %row_addr_27 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_15

]]></Node>
<StgValue><ssdm name="row_addr_27"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load_5 = load float* %row_addr_27, align 8

]]></Node>
<StgValue><ssdm name="row_load_5"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %or_ln64_5 = or i8 %shl_ln63_5, 1

]]></Node>
<StgValue><ssdm name="or_ln64_5"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln64_16 = zext i8 %or_ln64_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_16"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %row_addr_28 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_16

]]></Node>
<StgValue><ssdm name="row_addr_28"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_22 = load float* %row_addr_28, align 4

]]></Node>
<StgValue><ssdm name="row_load_22"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="291" st_id="19" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_30 = fmul double %tmp_29, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_32 = fmul double %tmp_31, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_1 = fmul double %tmp_49_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_1 = fmul double %tmp_51_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_49_2 = fpext float %row_load_18 to double

]]></Node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_51_2 = fpext float %row_load_19 to double

]]></Node>
<StgValue><ssdm name="tmp_51_2"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load_5 = load float* %row_addr_27, align 8

]]></Node>
<StgValue><ssdm name="row_load_5"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_22 = load float* %row_addr_28, align 4

]]></Node>
<StgValue><ssdm name="row_load_22"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.5:0  %or_ln57_5 = or i7 %l_0_0, 6

]]></Node>
<StgValue><ssdm name="or_ln57_5"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.5:2  %icmp_ln61_6 = icmp ult i7 %or_ln57_5, %lshr_ln

]]></Node>
<StgValue><ssdm name="icmp_ln61_6"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5:3  br i1 %icmp_ln61_6, label %11, label %._crit_edge.6

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:0  %shl_ln63_6 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln57_5, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln63_6"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln64_18 = zext i8 %shl_ln63_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_18"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %row_addr_29 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_18

]]></Node>
<StgValue><ssdm name="row_addr_29"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load_6 = load float* %row_addr_29, align 16

]]></Node>
<StgValue><ssdm name="row_load_6"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %or_ln64_6 = or i8 %shl_ln63_6, 1

]]></Node>
<StgValue><ssdm name="or_ln64_6"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln64_19 = zext i8 %or_ln64_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_19"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %row_addr_30 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_19

]]></Node>
<StgValue><ssdm name="row_addr_30"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_23 = load float* %row_addr_30, align 4

]]></Node>
<StgValue><ssdm name="row_load_23"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="310" st_id="20" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_30 = fmul double %tmp_29, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_32 = fmul double %tmp_31, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_1 = fmul double %tmp_49_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_1 = fmul double %tmp_51_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_2 = fmul double %tmp_49_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_51_2 = fpext float %row_load_19 to double

]]></Node>
<StgValue><ssdm name="tmp_51_2"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_49_3 = fpext float %row_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load_6 = load float* %row_addr_29, align 16

]]></Node>
<StgValue><ssdm name="row_load_6"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_23 = load float* %row_addr_30, align 4

]]></Node>
<StgValue><ssdm name="row_load_23"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.6:0  %or_ln57_6 = or i7 %l_0_0, 7

]]></Node>
<StgValue><ssdm name="or_ln57_6"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.6:2  %icmp_ln61_7 = icmp ult i7 %or_ln57_6, %lshr_ln

]]></Node>
<StgValue><ssdm name="icmp_ln61_7"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6:3  br i1 %icmp_ln61_7, label %12, label %._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:0  %shl_ln63_7 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln57_6, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln63_7"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln64_21 = zext i8 %shl_ln63_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_21"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %row_addr_31 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_21

]]></Node>
<StgValue><ssdm name="row_addr_31"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load_7 = load float* %row_addr_31, align 8

]]></Node>
<StgValue><ssdm name="row_load_7"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %or_ln64_7 = or i8 %shl_ln63_7, 1

]]></Node>
<StgValue><ssdm name="or_ln64_7"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln64_22 = zext i8 %or_ln64_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_22"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %row_addr_32 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_22

]]></Node>
<StgValue><ssdm name="row_addr_32"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_24 = load float* %row_addr_32, align 4

]]></Node>
<StgValue><ssdm name="row_load_24"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="330" st_id="21" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_30 = fmul double %tmp_29, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_32 = fmul double %tmp_31, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_1 = fmul double %tmp_49_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_1 = fmul double %tmp_51_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_2 = fmul double %tmp_49_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_2 = fmul double %tmp_51_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_49_3 = fpext float %row_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_51_3 = fpext float %row_load_20 to double

]]></Node>
<StgValue><ssdm name="tmp_51_3"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="8">
<![CDATA[
:3  %row_load_7 = load float* %row_addr_31, align 8

]]></Node>
<StgValue><ssdm name="row_load_7"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="8">
<![CDATA[
:9  %row_load_24 = load float* %row_addr_32, align 4

]]></Node>
<StgValue><ssdm name="row_load_24"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="340" st_id="22" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_32 = fmul double %tmp_31, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_1 = fmul double %tmp_49_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="342" st_id="22" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_1 = fmul double %tmp_51_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_2 = fmul double %tmp_49_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_2 = fmul double %tmp_51_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_3 = fmul double %tmp_49_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_51_3 = fpext float %row_load_20 to double

]]></Node>
<StgValue><ssdm name="tmp_51_3"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_49_4 = fpext float %row_load_4 to double

]]></Node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="348" st_id="23" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_33 = fadd double %tmp_30, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_1 = fmul double %tmp_49_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_1 = fmul double %tmp_51_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_2 = fmul double %tmp_49_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_2 = fmul double %tmp_51_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_3 = fmul double %tmp_49_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_3 = fmul double %tmp_51_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_49_4 = fpext float %row_load_4 to double

]]></Node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_51_4 = fpext float %row_load_21 to double

]]></Node>
<StgValue><ssdm name="tmp_51_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="357" st_id="24" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_33 = fadd double %tmp_30, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_35 = fsub double %tmp_30, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_1 = fmul double %tmp_51_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_2 = fmul double %tmp_49_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_2 = fmul double %tmp_51_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_3 = fmul double %tmp_49_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_3 = fmul double %tmp_51_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_4 = fmul double %tmp_49_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_51_4 = fpext float %row_load_21 to double

]]></Node>
<StgValue><ssdm name="tmp_51_4"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_49_5 = fpext float %row_load_5 to double

]]></Node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="367" st_id="25" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_33 = fadd double %tmp_30, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_35 = fsub double %tmp_30, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_1 = fadd double %tmp_50_1, %tmp_52_1

]]></Node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_2 = fmul double %tmp_49_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_2 = fmul double %tmp_51_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_3 = fmul double %tmp_49_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_3 = fmul double %tmp_51_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_4 = fmul double %tmp_49_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_4 = fmul double %tmp_51_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_49_5 = fpext float %row_load_5 to double

]]></Node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_51_5 = fpext float %row_load_22 to double

]]></Node>
<StgValue><ssdm name="tmp_51_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="378" st_id="26" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_33 = fadd double %tmp_30, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_35 = fsub double %tmp_30, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_1 = fadd double %tmp_50_1, %tmp_52_1

]]></Node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_1 = fsub double %tmp_50_1, %tmp_52_1

]]></Node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_2 = fmul double %tmp_51_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_3 = fmul double %tmp_49_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_3 = fmul double %tmp_51_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_4 = fmul double %tmp_49_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_4 = fmul double %tmp_51_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_5 = fmul double %tmp_49_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="388" st_id="26" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_51_5 = fpext float %row_load_22 to double

]]></Node>
<StgValue><ssdm name="tmp_51_5"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_49_6 = fpext float %row_load_6 to double

]]></Node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="390" st_id="27" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_33 = fadd double %tmp_30, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_35 = fsub double %tmp_30, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_1 = fadd double %tmp_50_1, %tmp_52_1

]]></Node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_1 = fsub double %tmp_50_1, %tmp_52_1

]]></Node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_2 = fadd double %tmp_50_2, %tmp_52_2

]]></Node>
<StgValue><ssdm name="tmp_53_2"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_3 = fmul double %tmp_49_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_3 = fmul double %tmp_51_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_4 = fmul double %tmp_49_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_4 = fmul double %tmp_51_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_5 = fmul double %tmp_49_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_5 = fmul double %tmp_51_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_49_6 = fpext float %row_load_6 to double

]]></Node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>

<operation id="402" st_id="27" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_51_6 = fpext float %row_load_23 to double

]]></Node>
<StgValue><ssdm name="tmp_51_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="403" st_id="28" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_34 = fptrunc double %tmp_33 to float

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_35 = fsub double %tmp_30, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_1 = fadd double %tmp_50_1, %tmp_52_1

]]></Node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_1 = fsub double %tmp_50_1, %tmp_52_1

]]></Node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_2 = fadd double %tmp_50_2, %tmp_52_2

]]></Node>
<StgValue><ssdm name="tmp_53_2"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_2 = fsub double %tmp_50_2, %tmp_52_2

]]></Node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_3 = fmul double %tmp_51_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_4 = fmul double %tmp_49_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_4 = fmul double %tmp_51_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_5 = fmul double %tmp_49_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_5 = fmul double %tmp_51_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_6 = fmul double %tmp_49_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_51_6 = fpext float %row_load_23 to double

]]></Node>
<StgValue><ssdm name="tmp_51_6"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_49_7 = fpext float %row_load_7 to double

]]></Node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.7:0  %add_ln57 = add i7 %l_0_0, 8

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.7:1  br label %.preheader6.0

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="419" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="7">
<![CDATA[
hls_label_0_begin:0  %l_0_0_cast = zext i7 %l_0_0 to i8

]]></Node>
<StgValue><ssdm name="l_0_0_cast"/></StgValue>
</operation>

<operation id="420" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="421" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln60"/></StgValue>
</operation>

<operation id="422" st_id="29" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_34 = fptrunc double %tmp_33 to float

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="423" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln64_2 = zext i7 %l_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_2"/></StgValue>
</operation>

<operation id="424" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempr_addr = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_2

]]></Node>
<StgValue><ssdm name="tempr_addr"/></StgValue>
</operation>

<operation id="425" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:16  store float %tmp_34, float* %tempr_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="426" st_id="29" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_36 = fptrunc double %tmp_35 to float

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="427" st_id="29" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_1 = fadd double %tmp_50_1, %tmp_52_1

]]></Node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="428" st_id="29" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_1 = fsub double %tmp_50_1, %tmp_52_1

]]></Node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="429" st_id="29" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_2 = fadd double %tmp_50_2, %tmp_52_2

]]></Node>
<StgValue><ssdm name="tmp_53_2"/></StgValue>
</operation>

<operation id="430" st_id="29" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_2 = fsub double %tmp_50_2, %tmp_52_2

]]></Node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="431" st_id="29" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_3 = fadd double %tmp_50_3, %tmp_52_3

]]></Node>
<StgValue><ssdm name="tmp_53_3"/></StgValue>
</operation>

<operation id="432" st_id="29" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_4 = fmul double %tmp_49_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="433" st_id="29" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_4 = fmul double %tmp_51_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="434" st_id="29" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_5 = fmul double %tmp_49_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="435" st_id="29" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_5 = fmul double %tmp_51_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_6 = fmul double %tmp_49_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_6 = fmul double %tmp_51_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_49_7 = fpext float %row_load_7 to double

]]></Node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_51_7 = fpext float %row_load_24 to double

]]></Node>
<StgValue><ssdm name="tmp_51_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="440" st_id="30" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_36 = fptrunc double %tmp_35 to float

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="441" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %add_ln65 = add i8 %zext_ln61, %l_0_0_cast

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="442" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="8">
<![CDATA[
:20  %zext_ln65 = zext i8 %add_ln65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="443" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempr_addr_17 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="tempr_addr_17"/></StgValue>
</operation>

<operation id="444" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
:22  store float %tmp_36, float* %tempr_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="445" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="446" st_id="30" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_54_1 = fptrunc double %tmp_53_1 to float

]]></Node>
<StgValue><ssdm name="tmp_54_1"/></StgValue>
</operation>

<operation id="447" st_id="30" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_1 = fsub double %tmp_50_1, %tmp_52_1

]]></Node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="448" st_id="30" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_2 = fadd double %tmp_50_2, %tmp_52_2

]]></Node>
<StgValue><ssdm name="tmp_53_2"/></StgValue>
</operation>

<operation id="449" st_id="30" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_2 = fsub double %tmp_50_2, %tmp_52_2

]]></Node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="450" st_id="30" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_3 = fadd double %tmp_50_3, %tmp_52_3

]]></Node>
<StgValue><ssdm name="tmp_53_3"/></StgValue>
</operation>

<operation id="451" st_id="30" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_3 = fsub double %tmp_50_3, %tmp_52_3

]]></Node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="452" st_id="30" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_4 = fmul double %tmp_51_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="453" st_id="30" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_5 = fmul double %tmp_49_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_5 = fmul double %tmp_51_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_6 = fmul double %tmp_49_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="456" st_id="30" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_6 = fmul double %tmp_51_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="457" st_id="30" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_7 = fmul double %tmp_49_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="458" st_id="30" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_51_7 = fpext float %row_load_24 to double

]]></Node>
<StgValue><ssdm name="tmp_51_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="459" st_id="31" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_54_1 = fptrunc double %tmp_53_1 to float

]]></Node>
<StgValue><ssdm name="tmp_54_1"/></StgValue>
</operation>

<operation id="460" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln64_5 = zext i7 %or_ln57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_5"/></StgValue>
</operation>

<operation id="461" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempr_addr_1 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_5

]]></Node>
<StgValue><ssdm name="tempr_addr_1"/></StgValue>
</operation>

<operation id="462" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
:16  store float %tmp_54_1, float* %tempr_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="463" st_id="31" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_56_1 = fptrunc double %tmp_55_1 to float

]]></Node>
<StgValue><ssdm name="tmp_56_1"/></StgValue>
</operation>

<operation id="464" st_id="31" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_2 = fadd double %tmp_50_2, %tmp_52_2

]]></Node>
<StgValue><ssdm name="tmp_53_2"/></StgValue>
</operation>

<operation id="465" st_id="31" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_2 = fsub double %tmp_50_2, %tmp_52_2

]]></Node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_3 = fadd double %tmp_50_3, %tmp_52_3

]]></Node>
<StgValue><ssdm name="tmp_53_3"/></StgValue>
</operation>

<operation id="467" st_id="31" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_3 = fsub double %tmp_50_3, %tmp_52_3

]]></Node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="468" st_id="31" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_4 = fadd double %tmp_50_4, %tmp_52_4

]]></Node>
<StgValue><ssdm name="tmp_53_4"/></StgValue>
</operation>

<operation id="469" st_id="31" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_5 = fmul double %tmp_49_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="470" st_id="31" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_5 = fmul double %tmp_51_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_6 = fmul double %tmp_49_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="472" st_id="31" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_6 = fmul double %tmp_51_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="473" st_id="31" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_7 = fmul double %tmp_49_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_7 = fmul double %tmp_51_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="475" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="476" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="7">
<![CDATA[
hls_label_0_end:2  %zext_ln57 = zext i7 %or_ln57 to i8

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="477" st_id="32" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_56_1 = fptrunc double %tmp_55_1 to float

]]></Node>
<StgValue><ssdm name="tmp_56_1"/></StgValue>
</operation>

<operation id="478" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %add_ln65_1 = add i8 %zext_ln61, %zext_ln57

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="479" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="8">
<![CDATA[
:20  %zext_ln65_1 = zext i8 %add_ln65_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="480" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempr_addr_18 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="tempr_addr_18"/></StgValue>
</operation>

<operation id="481" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:22  store float %tmp_56_1, float* %tempr_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="482" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="483" st_id="32" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_54_2 = fptrunc double %tmp_53_2 to float

]]></Node>
<StgValue><ssdm name="tmp_54_2"/></StgValue>
</operation>

<operation id="484" st_id="32" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_2 = fsub double %tmp_50_2, %tmp_52_2

]]></Node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="485" st_id="32" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_3 = fadd double %tmp_50_3, %tmp_52_3

]]></Node>
<StgValue><ssdm name="tmp_53_3"/></StgValue>
</operation>

<operation id="486" st_id="32" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_3 = fsub double %tmp_50_3, %tmp_52_3

]]></Node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="487" st_id="32" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_4 = fadd double %tmp_50_4, %tmp_52_4

]]></Node>
<StgValue><ssdm name="tmp_53_4"/></StgValue>
</operation>

<operation id="488" st_id="32" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_4 = fsub double %tmp_50_4, %tmp_52_4

]]></Node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="489" st_id="32" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_5 = fmul double %tmp_51_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="490" st_id="32" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_6 = fmul double %tmp_49_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="491" st_id="32" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_6 = fmul double %tmp_51_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="492" st_id="32" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_7 = fmul double %tmp_49_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="493" st_id="32" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_7 = fmul double %tmp_51_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="494" st_id="33" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_54_2 = fptrunc double %tmp_53_2 to float

]]></Node>
<StgValue><ssdm name="tmp_54_2"/></StgValue>
</operation>

<operation id="495" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln64_8 = zext i7 %or_ln57_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_8"/></StgValue>
</operation>

<operation id="496" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempr_addr_2 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_8

]]></Node>
<StgValue><ssdm name="tempr_addr_2"/></StgValue>
</operation>

<operation id="497" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:16  store float %tmp_54_2, float* %tempr_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="498" st_id="33" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_56_2 = fptrunc double %tmp_55_2 to float

]]></Node>
<StgValue><ssdm name="tmp_56_2"/></StgValue>
</operation>

<operation id="499" st_id="33" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_3 = fadd double %tmp_50_3, %tmp_52_3

]]></Node>
<StgValue><ssdm name="tmp_53_3"/></StgValue>
</operation>

<operation id="500" st_id="33" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_3 = fsub double %tmp_50_3, %tmp_52_3

]]></Node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="501" st_id="33" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_4 = fadd double %tmp_50_4, %tmp_52_4

]]></Node>
<StgValue><ssdm name="tmp_53_4"/></StgValue>
</operation>

<operation id="502" st_id="33" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_4 = fsub double %tmp_50_4, %tmp_52_4

]]></Node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="503" st_id="33" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_5 = fadd double %tmp_50_5, %tmp_52_5

]]></Node>
<StgValue><ssdm name="tmp_53_5"/></StgValue>
</operation>

<operation id="504" st_id="33" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_6 = fmul double %tmp_49_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="505" st_id="33" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_6 = fmul double %tmp_51_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="506" st_id="33" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_7 = fmul double %tmp_49_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="507" st_id="33" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_7 = fmul double %tmp_51_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="508" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.1:1  %zext_ln57_1 = zext i7 %or_ln57_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="509" st_id="34" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_56_2 = fptrunc double %tmp_55_2 to float

]]></Node>
<StgValue><ssdm name="tmp_56_2"/></StgValue>
</operation>

<operation id="510" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %add_ln65_2 = add i8 %zext_ln61, %zext_ln57_1

]]></Node>
<StgValue><ssdm name="add_ln65_2"/></StgValue>
</operation>

<operation id="511" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
:20  %zext_ln65_2 = zext i8 %add_ln65_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="512" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempr_addr_19 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="tempr_addr_19"/></StgValue>
</operation>

<operation id="513" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:22  store float %tmp_56_2, float* %tempr_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="514" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="515" st_id="34" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_54_3 = fptrunc double %tmp_53_3 to float

]]></Node>
<StgValue><ssdm name="tmp_54_3"/></StgValue>
</operation>

<operation id="516" st_id="34" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_3 = fsub double %tmp_50_3, %tmp_52_3

]]></Node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="517" st_id="34" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_4 = fadd double %tmp_50_4, %tmp_52_4

]]></Node>
<StgValue><ssdm name="tmp_53_4"/></StgValue>
</operation>

<operation id="518" st_id="34" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_4 = fsub double %tmp_50_4, %tmp_52_4

]]></Node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="519" st_id="34" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_5 = fadd double %tmp_50_5, %tmp_52_5

]]></Node>
<StgValue><ssdm name="tmp_53_5"/></StgValue>
</operation>

<operation id="520" st_id="34" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_5 = fsub double %tmp_50_5, %tmp_52_5

]]></Node>
<StgValue><ssdm name="tmp_55_5"/></StgValue>
</operation>

<operation id="521" st_id="34" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_6 = fmul double %tmp_51_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="522" st_id="34" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_7 = fmul double %tmp_49_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="523" st_id="34" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_7 = fmul double %tmp_51_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="524" st_id="35" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_54_3 = fptrunc double %tmp_53_3 to float

]]></Node>
<StgValue><ssdm name="tmp_54_3"/></StgValue>
</operation>

<operation id="525" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln64_11 = zext i7 %or_ln57_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_11"/></StgValue>
</operation>

<operation id="526" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempr_addr_20 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_11

]]></Node>
<StgValue><ssdm name="tempr_addr_20"/></StgValue>
</operation>

<operation id="527" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:16  store float %tmp_54_3, float* %tempr_addr_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="528" st_id="35" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_56_3 = fptrunc double %tmp_55_3 to float

]]></Node>
<StgValue><ssdm name="tmp_56_3"/></StgValue>
</operation>

<operation id="529" st_id="35" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_4 = fadd double %tmp_50_4, %tmp_52_4

]]></Node>
<StgValue><ssdm name="tmp_53_4"/></StgValue>
</operation>

<operation id="530" st_id="35" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_4 = fsub double %tmp_50_4, %tmp_52_4

]]></Node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="531" st_id="35" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_5 = fadd double %tmp_50_5, %tmp_52_5

]]></Node>
<StgValue><ssdm name="tmp_53_5"/></StgValue>
</operation>

<operation id="532" st_id="35" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_5 = fsub double %tmp_50_5, %tmp_52_5

]]></Node>
<StgValue><ssdm name="tmp_55_5"/></StgValue>
</operation>

<operation id="533" st_id="35" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_6 = fadd double %tmp_50_6, %tmp_52_6

]]></Node>
<StgValue><ssdm name="tmp_53_6"/></StgValue>
</operation>

<operation id="534" st_id="35" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_50_7 = fmul double %tmp_49_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="535" st_id="35" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_7 = fmul double %tmp_51_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="536" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.2:1  %zext_ln57_2 = zext i7 %or_ln57_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln57_2"/></StgValue>
</operation>

<operation id="537" st_id="36" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_56_3 = fptrunc double %tmp_55_3 to float

]]></Node>
<StgValue><ssdm name="tmp_56_3"/></StgValue>
</operation>

<operation id="538" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %add_ln65_3 = add i8 %zext_ln61, %zext_ln57_2

]]></Node>
<StgValue><ssdm name="add_ln65_3"/></StgValue>
</operation>

<operation id="539" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="8">
<![CDATA[
:20  %zext_ln65_3 = zext i8 %add_ln65_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65_3"/></StgValue>
</operation>

<operation id="540" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempr_addr_21 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="tempr_addr_21"/></StgValue>
</operation>

<operation id="541" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:22  store float %tmp_56_3, float* %tempr_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="542" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="543" st_id="36" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_54_4 = fptrunc double %tmp_53_4 to float

]]></Node>
<StgValue><ssdm name="tmp_54_4"/></StgValue>
</operation>

<operation id="544" st_id="36" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_4 = fsub double %tmp_50_4, %tmp_52_4

]]></Node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="545" st_id="36" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_5 = fadd double %tmp_50_5, %tmp_52_5

]]></Node>
<StgValue><ssdm name="tmp_53_5"/></StgValue>
</operation>

<operation id="546" st_id="36" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_5 = fsub double %tmp_50_5, %tmp_52_5

]]></Node>
<StgValue><ssdm name="tmp_55_5"/></StgValue>
</operation>

<operation id="547" st_id="36" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_6 = fadd double %tmp_50_6, %tmp_52_6

]]></Node>
<StgValue><ssdm name="tmp_53_6"/></StgValue>
</operation>

<operation id="548" st_id="36" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_6 = fsub double %tmp_50_6, %tmp_52_6

]]></Node>
<StgValue><ssdm name="tmp_55_6"/></StgValue>
</operation>

<operation id="549" st_id="36" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_52_7 = fmul double %tmp_51_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="550" st_id="37" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_54_4 = fptrunc double %tmp_53_4 to float

]]></Node>
<StgValue><ssdm name="tmp_54_4"/></StgValue>
</operation>

<operation id="551" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln64_14 = zext i7 %or_ln57_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_14"/></StgValue>
</operation>

<operation id="552" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempr_addr_22 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_14

]]></Node>
<StgValue><ssdm name="tempr_addr_22"/></StgValue>
</operation>

<operation id="553" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:16  store float %tmp_54_4, float* %tempr_addr_22, align 16

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="554" st_id="37" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_56_4 = fptrunc double %tmp_55_4 to float

]]></Node>
<StgValue><ssdm name="tmp_56_4"/></StgValue>
</operation>

<operation id="555" st_id="37" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_5 = fadd double %tmp_50_5, %tmp_52_5

]]></Node>
<StgValue><ssdm name="tmp_53_5"/></StgValue>
</operation>

<operation id="556" st_id="37" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_5 = fsub double %tmp_50_5, %tmp_52_5

]]></Node>
<StgValue><ssdm name="tmp_55_5"/></StgValue>
</operation>

<operation id="557" st_id="37" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_6 = fadd double %tmp_50_6, %tmp_52_6

]]></Node>
<StgValue><ssdm name="tmp_53_6"/></StgValue>
</operation>

<operation id="558" st_id="37" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_6 = fsub double %tmp_50_6, %tmp_52_6

]]></Node>
<StgValue><ssdm name="tmp_55_6"/></StgValue>
</operation>

<operation id="559" st_id="37" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_7 = fadd double %tmp_50_7, %tmp_52_7

]]></Node>
<StgValue><ssdm name="tmp_53_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="560" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.3:1  %zext_ln57_3 = zext i7 %or_ln57_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln57_3"/></StgValue>
</operation>

<operation id="561" st_id="38" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_56_4 = fptrunc double %tmp_55_4 to float

]]></Node>
<StgValue><ssdm name="tmp_56_4"/></StgValue>
</operation>

<operation id="562" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %add_ln65_4 = add i8 %zext_ln61, %zext_ln57_3

]]></Node>
<StgValue><ssdm name="add_ln65_4"/></StgValue>
</operation>

<operation id="563" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="8">
<![CDATA[
:20  %zext_ln65_4 = zext i8 %add_ln65_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65_4"/></StgValue>
</operation>

<operation id="564" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempr_addr_23 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="tempr_addr_23"/></StgValue>
</operation>

<operation id="565" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:22  store float %tmp_56_4, float* %tempr_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="566" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="567" st_id="38" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_54_5 = fptrunc double %tmp_53_5 to float

]]></Node>
<StgValue><ssdm name="tmp_54_5"/></StgValue>
</operation>

<operation id="568" st_id="38" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_5 = fsub double %tmp_50_5, %tmp_52_5

]]></Node>
<StgValue><ssdm name="tmp_55_5"/></StgValue>
</operation>

<operation id="569" st_id="38" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_6 = fadd double %tmp_50_6, %tmp_52_6

]]></Node>
<StgValue><ssdm name="tmp_53_6"/></StgValue>
</operation>

<operation id="570" st_id="38" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_6 = fsub double %tmp_50_6, %tmp_52_6

]]></Node>
<StgValue><ssdm name="tmp_55_6"/></StgValue>
</operation>

<operation id="571" st_id="38" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_7 = fadd double %tmp_50_7, %tmp_52_7

]]></Node>
<StgValue><ssdm name="tmp_53_7"/></StgValue>
</operation>

<operation id="572" st_id="38" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_7 = fsub double %tmp_50_7, %tmp_52_7

]]></Node>
<StgValue><ssdm name="tmp_55_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="573" st_id="39" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_54_5 = fptrunc double %tmp_53_5 to float

]]></Node>
<StgValue><ssdm name="tmp_54_5"/></StgValue>
</operation>

<operation id="574" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln64_17 = zext i7 %or_ln57_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_17"/></StgValue>
</operation>

<operation id="575" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempr_addr_5 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_17

]]></Node>
<StgValue><ssdm name="tempr_addr_5"/></StgValue>
</operation>

<operation id="576" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:16  store float %tmp_54_5, float* %tempr_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="577" st_id="39" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_56_5 = fptrunc double %tmp_55_5 to float

]]></Node>
<StgValue><ssdm name="tmp_56_5"/></StgValue>
</operation>

<operation id="578" st_id="39" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_6 = fadd double %tmp_50_6, %tmp_52_6

]]></Node>
<StgValue><ssdm name="tmp_53_6"/></StgValue>
</operation>

<operation id="579" st_id="39" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_6 = fsub double %tmp_50_6, %tmp_52_6

]]></Node>
<StgValue><ssdm name="tmp_55_6"/></StgValue>
</operation>

<operation id="580" st_id="39" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_7 = fadd double %tmp_50_7, %tmp_52_7

]]></Node>
<StgValue><ssdm name="tmp_53_7"/></StgValue>
</operation>

<operation id="581" st_id="39" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_7 = fsub double %tmp_50_7, %tmp_52_7

]]></Node>
<StgValue><ssdm name="tmp_55_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="582" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.4:1  %zext_ln57_4 = zext i7 %or_ln57_4 to i8

]]></Node>
<StgValue><ssdm name="zext_ln57_4"/></StgValue>
</operation>

<operation id="583" st_id="40" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_56_5 = fptrunc double %tmp_55_5 to float

]]></Node>
<StgValue><ssdm name="tmp_56_5"/></StgValue>
</operation>

<operation id="584" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %add_ln65_5 = add i8 %zext_ln61, %zext_ln57_4

]]></Node>
<StgValue><ssdm name="add_ln65_5"/></StgValue>
</operation>

<operation id="585" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="8">
<![CDATA[
:20  %zext_ln65_5 = zext i8 %add_ln65_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65_5"/></StgValue>
</operation>

<operation id="586" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempr_addr_24 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="tempr_addr_24"/></StgValue>
</operation>

<operation id="587" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:22  store float %tmp_56_5, float* %tempr_addr_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="588" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="589" st_id="40" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_54_6 = fptrunc double %tmp_53_6 to float

]]></Node>
<StgValue><ssdm name="tmp_54_6"/></StgValue>
</operation>

<operation id="590" st_id="40" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_6 = fsub double %tmp_50_6, %tmp_52_6

]]></Node>
<StgValue><ssdm name="tmp_55_6"/></StgValue>
</operation>

<operation id="591" st_id="40" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_7 = fadd double %tmp_50_7, %tmp_52_7

]]></Node>
<StgValue><ssdm name="tmp_53_7"/></StgValue>
</operation>

<operation id="592" st_id="40" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_7 = fsub double %tmp_50_7, %tmp_52_7

]]></Node>
<StgValue><ssdm name="tmp_55_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="593" st_id="41" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_54_6 = fptrunc double %tmp_53_6 to float

]]></Node>
<StgValue><ssdm name="tmp_54_6"/></StgValue>
</operation>

<operation id="594" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln64_20 = zext i7 %or_ln57_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_20"/></StgValue>
</operation>

<operation id="595" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempr_addr_6 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_20

]]></Node>
<StgValue><ssdm name="tempr_addr_6"/></StgValue>
</operation>

<operation id="596" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16  store float %tmp_54_6, float* %tempr_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="597" st_id="41" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_56_6 = fptrunc double %tmp_55_6 to float

]]></Node>
<StgValue><ssdm name="tmp_56_6"/></StgValue>
</operation>

<operation id="598" st_id="41" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_53_7 = fadd double %tmp_50_7, %tmp_52_7

]]></Node>
<StgValue><ssdm name="tmp_53_7"/></StgValue>
</operation>

<operation id="599" st_id="41" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_7 = fsub double %tmp_50_7, %tmp_52_7

]]></Node>
<StgValue><ssdm name="tmp_55_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="600" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.5:1  %zext_ln57_5 = zext i7 %or_ln57_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln57_5"/></StgValue>
</operation>

<operation id="601" st_id="42" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_56_6 = fptrunc double %tmp_55_6 to float

]]></Node>
<StgValue><ssdm name="tmp_56_6"/></StgValue>
</operation>

<operation id="602" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %add_ln65_6 = add i8 %zext_ln61, %zext_ln57_5

]]></Node>
<StgValue><ssdm name="add_ln65_6"/></StgValue>
</operation>

<operation id="603" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="8">
<![CDATA[
:20  %zext_ln65_6 = zext i8 %add_ln65_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65_6"/></StgValue>
</operation>

<operation id="604" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempr_addr_25 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65_6

]]></Node>
<StgValue><ssdm name="tempr_addr_25"/></StgValue>
</operation>

<operation id="605" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:22  store float %tmp_56_6, float* %tempr_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="606" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %._crit_edge.6

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="607" st_id="42" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_54_7 = fptrunc double %tmp_53_7 to float

]]></Node>
<StgValue><ssdm name="tmp_54_7"/></StgValue>
</operation>

<operation id="608" st_id="42" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_55_7 = fsub double %tmp_50_7, %tmp_52_7

]]></Node>
<StgValue><ssdm name="tmp_55_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="609" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.6:1  %zext_ln57_6 = zext i7 %or_ln57_6 to i8

]]></Node>
<StgValue><ssdm name="zext_ln57_6"/></StgValue>
</operation>

<operation id="610" st_id="43" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_54_7 = fptrunc double %tmp_53_7 to float

]]></Node>
<StgValue><ssdm name="tmp_54_7"/></StgValue>
</operation>

<operation id="611" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln64_23 = zext i7 %or_ln57_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_23"/></StgValue>
</operation>

<operation id="612" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempr_addr_7 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_23

]]></Node>
<StgValue><ssdm name="tempr_addr_7"/></StgValue>
</operation>

<operation id="613" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:16  store float %tmp_54_7, float* %tempr_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="614" st_id="43" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_56_7 = fptrunc double %tmp_55_7 to float

]]></Node>
<StgValue><ssdm name="tmp_56_7"/></StgValue>
</operation>

<operation id="615" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %add_ln65_7 = add i8 %zext_ln61, %zext_ln57_6

]]></Node>
<StgValue><ssdm name="add_ln65_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="616" st_id="44" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_56_7 = fptrunc double %tmp_55_7 to float

]]></Node>
<StgValue><ssdm name="tmp_56_7"/></StgValue>
</operation>

<operation id="617" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="8">
<![CDATA[
:20  %zext_ln65_7 = zext i8 %add_ln65_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65_7"/></StgValue>
</operation>

<operation id="618" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempr_addr_26 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65_7

]]></Node>
<StgValue><ssdm name="tempr_addr_26"/></StgValue>
</operation>

<operation id="619" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
:22  store float %tmp_56_7, float* %tempr_addr_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="620" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="621" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="622" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader4:0  %o_0 = phi i8 [ %o, %._crit_edge8 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="o_0"/></StgValue>
</operation>

<operation id="623" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4:1  %icmp_ln68 = icmp eq i8 %o_0, -96

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="624" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="625" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4:3  %o = add i8 %o_0, 1

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="626" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln68, label %.loopexit5.loopexit, label %13

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="627" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln70 = icmp ult i8 %o_0, %level_row

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="628" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln70, label %14, label %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="629" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln72 = zext i8 %o_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="630" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="8">
<![CDATA[
:1  %zext_ln72_1 = zext i8 %o_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln72_1"/></StgValue>
</operation>

<operation id="631" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln72 = add i12 %zext_ln72_1, %add_ln55

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="632" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %tempr_addr_4 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="tempr_addr_4"/></StgValue>
</operation>

<operation id="633" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="8">
<![CDATA[
:13  %tempr_load = load float* %tempr_addr_4, align 4

]]></Node>
<StgValue><ssdm name="tempr_load"/></StgValue>
</operation>

<operation id="634" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
.loopexit5.loopexit:0  br label %.loopexit5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="635" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
.loopexit5:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="636" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="8">
<![CDATA[
:13  %tempr_load = load float* %tempr_addr_4, align 4

]]></Node>
<StgValue><ssdm name="tempr_load"/></StgValue>
</operation>

<operation id="637" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
:14  %p_Val2_s = bitcast float %tempr_load to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="638" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="639" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="23" op_0_bw="32">
<![CDATA[
:16  %tmp_V_5 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="640" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="8">
<![CDATA[
:19  %zext_ln339 = zext i8 %tmp_V to i9

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="641" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:20  %add_ln339 = add i9 -127, %zext_ln339

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="642" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:21  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="643" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %sub_ln1311 = sub i8 127, %tmp_V

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="644" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="8">
<![CDATA[
:23  %sext_ln1311 = sext i8 %sub_ln1311 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="645" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:24  %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="646" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln72_2 = zext i12 %add_ln72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln72_2"/></StgValue>
</operation>

<operation id="647" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_0_addr = getelementptr [2400 x i16]* %A_0, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="A_0_addr"/></StgValue>
</operation>

<operation id="648" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_1_addr = getelementptr [2400 x i16]* %A_1, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="649" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_2_addr = getelementptr [2400 x i16]* %A_2, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="A_2_addr"/></StgValue>
</operation>

<operation id="650" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_3_addr = getelementptr [2400 x i16]* %A_3, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="A_3_addr"/></StgValue>
</operation>

<operation id="651" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_4_addr = getelementptr [2400 x i16]* %A_4, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="A_4_addr"/></StgValue>
</operation>

<operation id="652" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_5_addr = getelementptr [2400 x i16]* %A_5, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="A_5_addr"/></StgValue>
</operation>

<operation id="653" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_6_addr = getelementptr [2400 x i16]* %A_6, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="A_6_addr"/></StgValue>
</operation>

<operation id="654" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_7_addr = getelementptr [2400 x i16]* %A_7, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="A_7_addr"/></StgValue>
</operation>

<operation id="655" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:17  %mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_5, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="656" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="63" op_0_bw="25">
<![CDATA[
:18  %zext_ln682 = zext i25 %mantissa_V to i63

]]></Node>
<StgValue><ssdm name="zext_ln682"/></StgValue>
</operation>

<operation id="657" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="9">
<![CDATA[
:25  %sext_ln1311_5 = sext i9 %ush to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_5"/></StgValue>
</operation>

<operation id="658" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="25" op_0_bw="9">
<![CDATA[
:26  %sext_ln1311_8 = sext i9 %ush to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_8"/></StgValue>
</operation>

<operation id="659" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="63" op_0_bw="32">
<![CDATA[
:27  %zext_ln1287 = zext i32 %sext_ln1311_5 to i63

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="660" st_id="48" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:28  %r_V = lshr i25 %mantissa_V, %sext_ln1311_8

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="661" st_id="48" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:29  %r_V_5 = shl i63 %zext_ln682, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="662" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:30  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="663" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="1">
<![CDATA[
:31  %zext_ln662 = zext i1 %tmp_50 to i16

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="664" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_49 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_5, i32 24, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="665" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:33  %val_V = select i1 %isNeg, i16 %zext_ln662, i16 %tmp_49

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="666" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:34  switch i3 %trunc_ln55, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln72"/></StgValue>
</operation>

<operation id="667" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch14:0  store i16 %val_V, i16* %A_6_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="668" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="669" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch13:0  store i16 %val_V, i16* %A_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="670" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="671" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch12:0  store i16 %val_V, i16* %A_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="672" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="673" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch11:0  store i16 %val_V, i16* %A_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="674" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="675" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch10:0  store i16 %val_V, i16* %A_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="676" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="677" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch9:0  store i16 %val_V, i16* %A_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="678" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="679" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch8:0  store i16 %val_V, i16* %A_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="680" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="681" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch15:0  store i16 %val_V, i16* %A_7_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="682" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="683" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="684" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge8:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="685" st_id="50" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %tmp = sitofp i32 %zext_ln48 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="686" st_id="51" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %tmp = sitofp i32 %zext_ln48 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="687" st_id="52" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %tmp = sitofp i32 %zext_ln48 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="688" st_id="53" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %tmp = sitofp i32 %zext_ln48 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="689" st_id="54" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %tmp = sitofp i32 %zext_ln48 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="690" st_id="55" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3.preheader:1  %tmp_s = fmul double %tmp, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="691" st_id="56" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3.preheader:1  %tmp_s = fmul double %tmp, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="692" st_id="57" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3.preheader:1  %tmp_s = fmul double %tmp, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="693" st_id="58" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3.preheader:1  %tmp_s = fmul double %tmp, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="694" st_id="59" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3.preheader:1  %tmp_s = fmul double %tmp, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="695" st_id="60" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3.preheader:1  %tmp_s = fmul double %tmp, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="696" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader3.preheader:2  %lshr_ln5 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %level_col, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="697" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="6">
<![CDATA[
.preheader3.preheader:3  %zext_ln89 = zext i6 %lshr_ln5 to i7

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="698" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64">
<![CDATA[
.preheader3.preheader:4  %bitcast_ln79_1 = bitcast double %tmp_s to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln79_1"/></StgValue>
</operation>

<operation id="699" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="52" op_0_bw="64">
<![CDATA[
.preheader3.preheader:5  %trunc_ln79 = trunc i64 %bitcast_ln79_1 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="700" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.preheader3.preheader:6  %icmp_ln79_3 = icmp eq i52 %trunc_ln79, 0

]]></Node>
<StgValue><ssdm name="icmp_ln79_3"/></StgValue>
</operation>

<operation id="701" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:7  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="702" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader3:0  %n_0 = phi i7 [ %n, %.loopexit ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="n_0"/></StgValue>
</operation>

<operation id="703" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:1  %icmp_ln77 = icmp eq i7 %n_0, -48

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="704" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="705" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:3  %n = add i7 %n_0, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="706" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln77, label %.loopexit1198.loopexit, label %16

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="707" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="7">
<![CDATA[
:0  %zext_ln77 = zext i7 %n_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="708" st_id="62" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_26 = sitofp i32 %zext_ln77 to double

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="709" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln79_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="710" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %icmp_ln79_2 = icmp ne i11 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln79_2"/></StgValue>
</operation>

<operation id="711" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1198.loopexit:0  br label %.loopexit1198

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="712" st_id="63" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_26 = sitofp i32 %zext_ln77 to double

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="713" st_id="64" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_26 = sitofp i32 %zext_ln77 to double

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="714" st_id="65" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_26 = sitofp i32 %zext_ln77 to double

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="715" st_id="66" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_26 = sitofp i32 %zext_ln77 to double

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="716" st_id="67" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_26 = sitofp i32 %zext_ln77 to double

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="717" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64">
<![CDATA[
:2  %bitcast_ln79 = bitcast double %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln79"/></StgValue>
</operation>

<operation id="718" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln79, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="719" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="52" op_0_bw="64">
<![CDATA[
:4  %trunc_ln79_1 = trunc i64 %bitcast_ln79 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln79_1"/></StgValue>
</operation>

<operation id="720" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %icmp_ln79 = icmp ne i11 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="721" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:7  %icmp_ln79_1 = icmp eq i52 %trunc_ln79_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln79_1"/></StgValue>
</operation>

<operation id="722" st_id="68" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_6 = fcmp olt double %tmp_26, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="723" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln79 = or i1 %icmp_ln79_1, %icmp_ln79

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="724" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_ln79_1 = or i1 %icmp_ln79_3, %icmp_ln79_2

]]></Node>
<StgValue><ssdm name="or_ln79_1"/></StgValue>
</operation>

<operation id="725" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %and_ln79 = and i1 %or_ln79, %or_ln79_1

]]></Node>
<StgValue><ssdm name="and_ln79"/></StgValue>
</operation>

<operation id="726" st_id="69" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_6 = fcmp olt double %tmp_26, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="727" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %and_ln79_1 = and i1 %and_ln79, %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln79_1"/></StgValue>
</operation>

<operation id="728" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %and_ln79_1, label %.preheader2.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="729" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="7">
<![CDATA[
.preheader2.preheader:0  %zext_ln81 = zext i7 %n_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="730" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:1  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="731" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2:0  %j1_0 = phi i7 [ %j_2, %17 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="j1_0"/></StgValue>
</operation>

<operation id="732" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:1  %icmp_ln81 = icmp eq i7 %j1_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="733" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="734" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:3  %j_2 = add i7 %j1_0, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="735" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln81, label %.preheader1.0.preheader, label %17

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="736" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %lshr_ln7 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %j1_0, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="737" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
:4  %tmp_47 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln7, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="738" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="11">
<![CDATA[
:5  %zext_ln83_2 = zext i11 %tmp_47 to i12

]]></Node>
<StgValue><ssdm name="zext_ln83_2"/></StgValue>
</operation>

<operation id="739" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:6  %tmp_48 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln7, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="740" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="9">
<![CDATA[
:7  %zext_ln83_3 = zext i9 %tmp_48 to i12

]]></Node>
<StgValue><ssdm name="zext_ln83_3"/></StgValue>
</operation>

<operation id="741" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %add_ln83 = add i12 %zext_ln83_2, %zext_ln83_3

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="742" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %add_ln83_1 = add i12 %zext_ln81, %add_ln83

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="743" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="12">
<![CDATA[
:10  %zext_ln83_4 = zext i12 %add_ln83_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln83_4"/></StgValue>
</operation>

<operation id="744" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_0_addr_3 = getelementptr [2400 x i16]* %A_0, i64 0, i64 %zext_ln83_4

]]></Node>
<StgValue><ssdm name="A_0_addr_3"/></StgValue>
</operation>

<operation id="745" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_1_addr_3 = getelementptr [2400 x i16]* %A_1, i64 0, i64 %zext_ln83_4

]]></Node>
<StgValue><ssdm name="A_1_addr_3"/></StgValue>
</operation>

<operation id="746" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_3 = getelementptr [2400 x i16]* %A_2, i64 0, i64 %zext_ln83_4

]]></Node>
<StgValue><ssdm name="A_2_addr_3"/></StgValue>
</operation>

<operation id="747" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_3 = getelementptr [2400 x i16]* %A_3, i64 0, i64 %zext_ln83_4

]]></Node>
<StgValue><ssdm name="A_3_addr_3"/></StgValue>
</operation>

<operation id="748" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_4_addr_3 = getelementptr [2400 x i16]* %A_4, i64 0, i64 %zext_ln83_4

]]></Node>
<StgValue><ssdm name="A_4_addr_3"/></StgValue>
</operation>

<operation id="749" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_5_addr_3 = getelementptr [2400 x i16]* %A_5, i64 0, i64 %zext_ln83_4

]]></Node>
<StgValue><ssdm name="A_5_addr_3"/></StgValue>
</operation>

<operation id="750" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_6_addr_3 = getelementptr [2400 x i16]* %A_6, i64 0, i64 %zext_ln83_4

]]></Node>
<StgValue><ssdm name="A_6_addr_3"/></StgValue>
</operation>

<operation id="751" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_7_addr_3 = getelementptr [2400 x i16]* %A_7, i64 0, i64 %zext_ln83_4

]]></Node>
<StgValue><ssdm name="A_7_addr_3"/></StgValue>
</operation>

<operation id="752" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="12">
<![CDATA[
:19  %A_0_load_1 = load i16* %A_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_0_load_1"/></StgValue>
</operation>

<operation id="753" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="12">
<![CDATA[
:20  %A_1_load_1 = load i16* %A_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_1_load_1"/></StgValue>
</operation>

<operation id="754" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="12">
<![CDATA[
:21  %A_2_load_1 = load i16* %A_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_2_load_1"/></StgValue>
</operation>

<operation id="755" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="12">
<![CDATA[
:22  %A_3_load_1 = load i16* %A_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_3_load_1"/></StgValue>
</operation>

<operation id="756" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="12">
<![CDATA[
:23  %A_4_load_1 = load i16* %A_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_4_load_1"/></StgValue>
</operation>

<operation id="757" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="12">
<![CDATA[
:24  %A_5_load_1 = load i16* %A_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_5_load_1"/></StgValue>
</operation>

<operation id="758" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="12">
<![CDATA[
:25  %A_6_load_1 = load i16* %A_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_6_load_1"/></StgValue>
</operation>

<operation id="759" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="12">
<![CDATA[
:26  %A_7_load_1 = load i16* %A_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_7_load_1"/></StgValue>
</operation>

<operation id="760" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.0.preheader:0  br label %.preheader1.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="761" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="3" op_0_bw="7">
<![CDATA[
:1  %trunc_ln83 = trunc i7 %j1_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="762" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="3">
<![CDATA[
:2  %zext_ln83_1 = zext i3 %trunc_ln83 to i32

]]></Node>
<StgValue><ssdm name="zext_ln83_1"/></StgValue>
</operation>

<operation id="763" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="12">
<![CDATA[
:19  %A_0_load_1 = load i16* %A_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_0_load_1"/></StgValue>
</operation>

<operation id="764" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="12">
<![CDATA[
:20  %A_1_load_1 = load i16* %A_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_1_load_1"/></StgValue>
</operation>

<operation id="765" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="12">
<![CDATA[
:21  %A_2_load_1 = load i16* %A_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_2_load_1"/></StgValue>
</operation>

<operation id="766" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="12">
<![CDATA[
:22  %A_3_load_1 = load i16* %A_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_3_load_1"/></StgValue>
</operation>

<operation id="767" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="12">
<![CDATA[
:23  %A_4_load_1 = load i16* %A_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_4_load_1"/></StgValue>
</operation>

<operation id="768" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="12">
<![CDATA[
:24  %A_5_load_1 = load i16* %A_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_5_load_1"/></StgValue>
</operation>

<operation id="769" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="12">
<![CDATA[
:25  %A_6_load_1 = load i16* %A_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_6_load_1"/></StgValue>
</operation>

<operation id="770" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="12">
<![CDATA[
:26  %A_7_load_1 = load i16* %A_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_7_load_1"/></StgValue>
</operation>

<operation id="771" st_id="71" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="32">
<![CDATA[
:27  %tmp_10 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %A_0_load_1, i16 %A_1_load_1, i16 %A_2_load_1, i16 %A_3_load_1, i16 %A_4_load_1, i16 %A_5_load_1, i16 %A_6_load_1, i16 %A_7_load_1, i32 %zext_ln83_1)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="772" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="16">
<![CDATA[
:28  %zext_ln83_5 = zext i16 %tmp_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln83_5"/></StgValue>
</operation>

<operation id="773" st_id="72" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32">
<![CDATA[
:29  %tmp_28 = uitofp i32 %zext_ln83_5 to float

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="774" st_id="73" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32">
<![CDATA[
:29  %tmp_28 = uitofp i32 %zext_ln83_5 to float

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="775" st_id="74" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32">
<![CDATA[
:29  %tmp_28 = uitofp i32 %zext_ln83_5 to float

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="776" st_id="75" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32">
<![CDATA[
:29  %tmp_28 = uitofp i32 %zext_ln83_5 to float

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="777" st_id="76" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32">
<![CDATA[
:29  %tmp_28 = uitofp i32 %zext_ln83_5 to float

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="778" st_id="77" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32">
<![CDATA[
:29  %tmp_28 = uitofp i32 %zext_ln83_5 to float

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="779" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln83 = zext i7 %j1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="780" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %column_addr = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="column_addr"/></StgValue>
</operation>

<operation id="781" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:31  store float %tmp_28, float* %column_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="782" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="783" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1.0:0  %l2_0_0 = phi i7 [ %add_ln85, %._crit_edge9.7 ], [ 0, %.preheader1.0.preheader ]

]]></Node>
<StgValue><ssdm name="l2_0_0"/></StgValue>
</operation>

<operation id="784" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.0:1  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="785" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.0:2  %icmp_ln85 = icmp eq i7 %l2_0_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="786" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.0:3  br i1 %icmp_ln85, label %.preheader.preheader, label %hls_label_1_begin

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="787" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:0  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="788" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln88"/></StgValue>
</operation>

<operation id="789" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1_begin:2  %icmp_ln89 = icmp ult i7 %l2_0_0, %zext_ln89

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="790" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_1_begin:3  br i1 %icmp_ln89, label %18, label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="791" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %shl_ln91 = shl i7 %l2_0_0, 1

]]></Node>
<StgValue><ssdm name="shl_ln91"/></StgValue>
</operation>

<operation id="792" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln92 = zext i7 %shl_ln91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="793" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %column_addr_17 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="column_addr_17"/></StgValue>
</operation>

<operation id="794" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load = load float* %column_addr_17, align 16

]]></Node>
<StgValue><ssdm name="column_load"/></StgValue>
</operation>

<operation id="795" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %or_ln92 = or i7 %shl_ln91, 1

]]></Node>
<StgValue><ssdm name="or_ln92"/></StgValue>
</operation>

<operation id="796" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln92_1 = zext i7 %or_ln92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="797" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %column_addr_18 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_1

]]></Node>
<StgValue><ssdm name="column_addr_18"/></StgValue>
</operation>

<operation id="798" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_16 = load float* %column_addr_18, align 4

]]></Node>
<StgValue><ssdm name="column_load_16"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="799" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load = load float* %column_addr_17, align 16

]]></Node>
<StgValue><ssdm name="column_load"/></StgValue>
</operation>

<operation id="800" st_id="80" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_37 = fpext float %column_load to double

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="801" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_16 = load float* %column_addr_18, align 4

]]></Node>
<StgValue><ssdm name="column_load_16"/></StgValue>
</operation>

<operation id="802" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_end:0  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="803" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1_end:1  %or_ln85 = or i7 %l2_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln85"/></StgValue>
</operation>

<operation id="804" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1_end:2  %icmp_ln89_1 = icmp ult i7 %or_ln85, %zext_ln89

]]></Node>
<StgValue><ssdm name="icmp_ln89_1"/></StgValue>
</operation>

<operation id="805" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_1_end:3  br i1 %icmp_ln89_1, label %19, label %._crit_edge9.1

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="806" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %shl_ln91_1 = shl i7 %or_ln85, 1

]]></Node>
<StgValue><ssdm name="shl_ln91_1"/></StgValue>
</operation>

<operation id="807" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln92_3 = zext i7 %shl_ln91_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_3"/></StgValue>
</operation>

<operation id="808" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %column_addr_19 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_3

]]></Node>
<StgValue><ssdm name="column_addr_19"/></StgValue>
</operation>

<operation id="809" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load_1 = load float* %column_addr_19, align 8

]]></Node>
<StgValue><ssdm name="column_load_1"/></StgValue>
</operation>

<operation id="810" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %or_ln92_1 = or i7 %shl_ln91_1, 1

]]></Node>
<StgValue><ssdm name="or_ln92_1"/></StgValue>
</operation>

<operation id="811" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln92_4 = zext i7 %or_ln92_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_4"/></StgValue>
</operation>

<operation id="812" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %column_addr_20 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="column_addr_20"/></StgValue>
</operation>

<operation id="813" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_17 = load float* %column_addr_20, align 4

]]></Node>
<StgValue><ssdm name="column_load_17"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="814" st_id="81" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_37 = fpext float %column_load to double

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="815" st_id="81" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_39 = fpext float %column_load_16 to double

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="816" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load_1 = load float* %column_addr_19, align 8

]]></Node>
<StgValue><ssdm name="column_load_1"/></StgValue>
</operation>

<operation id="817" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_17 = load float* %column_addr_20, align 4

]]></Node>
<StgValue><ssdm name="column_load_17"/></StgValue>
</operation>

<operation id="818" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.1:0  %or_ln85_1 = or i7 %l2_0_0, 2

]]></Node>
<StgValue><ssdm name="or_ln85_1"/></StgValue>
</operation>

<operation id="819" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.1:1  %icmp_ln89_2 = icmp ult i7 %or_ln85_1, %zext_ln89

]]></Node>
<StgValue><ssdm name="icmp_ln89_2"/></StgValue>
</operation>

<operation id="820" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.1:2  br i1 %icmp_ln89_2, label %20, label %._crit_edge9.2

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="821" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %shl_ln91_2 = shl i7 %or_ln85_1, 1

]]></Node>
<StgValue><ssdm name="shl_ln91_2"/></StgValue>
</operation>

<operation id="822" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln92_6 = zext i7 %shl_ln91_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_6"/></StgValue>
</operation>

<operation id="823" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %column_addr_21 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_6

]]></Node>
<StgValue><ssdm name="column_addr_21"/></StgValue>
</operation>

<operation id="824" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load_18 = load float* %column_addr_21, align 16

]]></Node>
<StgValue><ssdm name="column_load_18"/></StgValue>
</operation>

<operation id="825" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %or_ln92_2 = or i7 %shl_ln91_2, 1

]]></Node>
<StgValue><ssdm name="or_ln92_2"/></StgValue>
</operation>

<operation id="826" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln92_7 = zext i7 %or_ln92_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_7"/></StgValue>
</operation>

<operation id="827" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %column_addr_22 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_7

]]></Node>
<StgValue><ssdm name="column_addr_22"/></StgValue>
</operation>

<operation id="828" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_19 = load float* %column_addr_22, align 4

]]></Node>
<StgValue><ssdm name="column_load_19"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="829" st_id="82" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fmul double %tmp_37, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="830" st_id="82" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_39 = fpext float %column_load_16 to double

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="831" st_id="82" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_57_1 = fpext float %column_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="832" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load_18 = load float* %column_addr_21, align 16

]]></Node>
<StgValue><ssdm name="column_load_18"/></StgValue>
</operation>

<operation id="833" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_19 = load float* %column_addr_22, align 4

]]></Node>
<StgValue><ssdm name="column_load_19"/></StgValue>
</operation>

<operation id="834" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.2:0  %or_ln85_2 = or i7 %l2_0_0, 3

]]></Node>
<StgValue><ssdm name="or_ln85_2"/></StgValue>
</operation>

<operation id="835" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.2:1  %icmp_ln89_3 = icmp ult i7 %or_ln85_2, %zext_ln89

]]></Node>
<StgValue><ssdm name="icmp_ln89_3"/></StgValue>
</operation>

<operation id="836" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.2:2  br i1 %icmp_ln89_3, label %21, label %._crit_edge9.3

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="837" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %shl_ln91_3 = shl i7 %or_ln85_2, 1

]]></Node>
<StgValue><ssdm name="shl_ln91_3"/></StgValue>
</operation>

<operation id="838" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln92_9 = zext i7 %shl_ln91_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_9"/></StgValue>
</operation>

<operation id="839" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %column_addr_23 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_9

]]></Node>
<StgValue><ssdm name="column_addr_23"/></StgValue>
</operation>

<operation id="840" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load_3 = load float* %column_addr_23, align 8

]]></Node>
<StgValue><ssdm name="column_load_3"/></StgValue>
</operation>

<operation id="841" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %or_ln92_3 = or i7 %shl_ln91_3, 1

]]></Node>
<StgValue><ssdm name="or_ln92_3"/></StgValue>
</operation>

<operation id="842" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln92_10 = zext i7 %or_ln92_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_10"/></StgValue>
</operation>

<operation id="843" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %column_addr_24 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_10

]]></Node>
<StgValue><ssdm name="column_addr_24"/></StgValue>
</operation>

<operation id="844" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_20 = load float* %column_addr_24, align 4

]]></Node>
<StgValue><ssdm name="column_load_20"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="845" st_id="83" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fmul double %tmp_37, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="846" st_id="83" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_40 = fmul double %tmp_39, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="847" st_id="83" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_57_1 = fpext float %column_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="848" st_id="83" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_59_1 = fpext float %column_load_17 to double

]]></Node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="849" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load_3 = load float* %column_addr_23, align 8

]]></Node>
<StgValue><ssdm name="column_load_3"/></StgValue>
</operation>

<operation id="850" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_20 = load float* %column_addr_24, align 4

]]></Node>
<StgValue><ssdm name="column_load_20"/></StgValue>
</operation>

<operation id="851" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.3:0  %or_ln85_3 = or i7 %l2_0_0, 4

]]></Node>
<StgValue><ssdm name="or_ln85_3"/></StgValue>
</operation>

<operation id="852" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.3:1  %icmp_ln89_4 = icmp ult i7 %or_ln85_3, %zext_ln89

]]></Node>
<StgValue><ssdm name="icmp_ln89_4"/></StgValue>
</operation>

<operation id="853" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.3:2  br i1 %icmp_ln89_4, label %22, label %._crit_edge9.4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="854" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %shl_ln91_4 = shl i7 %or_ln85_3, 1

]]></Node>
<StgValue><ssdm name="shl_ln91_4"/></StgValue>
</operation>

<operation id="855" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln92_12 = zext i7 %shl_ln91_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_12"/></StgValue>
</operation>

<operation id="856" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %column_addr_25 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_12

]]></Node>
<StgValue><ssdm name="column_addr_25"/></StgValue>
</operation>

<operation id="857" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load_4 = load float* %column_addr_25, align 16

]]></Node>
<StgValue><ssdm name="column_load_4"/></StgValue>
</operation>

<operation id="858" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %or_ln92_4 = or i7 %shl_ln91_4, 1

]]></Node>
<StgValue><ssdm name="or_ln92_4"/></StgValue>
</operation>

<operation id="859" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln92_13 = zext i7 %or_ln92_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_13"/></StgValue>
</operation>

<operation id="860" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %column_addr_26 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_13

]]></Node>
<StgValue><ssdm name="column_addr_26"/></StgValue>
</operation>

<operation id="861" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_21 = load float* %column_addr_26, align 4

]]></Node>
<StgValue><ssdm name="column_load_21"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="862" st_id="84" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fmul double %tmp_37, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="863" st_id="84" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_40 = fmul double %tmp_39, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="864" st_id="84" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_1 = fmul double %tmp_57_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="865" st_id="84" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_59_1 = fpext float %column_load_17 to double

]]></Node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="866" st_id="84" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_57_2 = fpext float %column_load_18 to double

]]></Node>
<StgValue><ssdm name="tmp_57_2"/></StgValue>
</operation>

<operation id="867" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load_4 = load float* %column_addr_25, align 16

]]></Node>
<StgValue><ssdm name="column_load_4"/></StgValue>
</operation>

<operation id="868" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_21 = load float* %column_addr_26, align 4

]]></Node>
<StgValue><ssdm name="column_load_21"/></StgValue>
</operation>

<operation id="869" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.4:0  %or_ln85_4 = or i7 %l2_0_0, 5

]]></Node>
<StgValue><ssdm name="or_ln85_4"/></StgValue>
</operation>

<operation id="870" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.4:1  %icmp_ln89_5 = icmp ult i7 %or_ln85_4, %zext_ln89

]]></Node>
<StgValue><ssdm name="icmp_ln89_5"/></StgValue>
</operation>

<operation id="871" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.4:2  br i1 %icmp_ln89_5, label %23, label %._crit_edge9.5

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="872" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %shl_ln91_5 = shl i7 %or_ln85_4, 1

]]></Node>
<StgValue><ssdm name="shl_ln91_5"/></StgValue>
</operation>

<operation id="873" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln92_15 = zext i7 %shl_ln91_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_15"/></StgValue>
</operation>

<operation id="874" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %column_addr_27 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_15

]]></Node>
<StgValue><ssdm name="column_addr_27"/></StgValue>
</operation>

<operation id="875" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load_5 = load float* %column_addr_27, align 8

]]></Node>
<StgValue><ssdm name="column_load_5"/></StgValue>
</operation>

<operation id="876" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %or_ln92_5 = or i7 %shl_ln91_5, 1

]]></Node>
<StgValue><ssdm name="or_ln92_5"/></StgValue>
</operation>

<operation id="877" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln92_16 = zext i7 %or_ln92_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_16"/></StgValue>
</operation>

<operation id="878" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %column_addr_28 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_16

]]></Node>
<StgValue><ssdm name="column_addr_28"/></StgValue>
</operation>

<operation id="879" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_22 = load float* %column_addr_28, align 4

]]></Node>
<StgValue><ssdm name="column_load_22"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="880" st_id="85" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fmul double %tmp_37, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="881" st_id="85" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_40 = fmul double %tmp_39, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="882" st_id="85" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_1 = fmul double %tmp_57_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="883" st_id="85" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_1 = fmul double %tmp_59_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="884" st_id="85" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_57_2 = fpext float %column_load_18 to double

]]></Node>
<StgValue><ssdm name="tmp_57_2"/></StgValue>
</operation>

<operation id="885" st_id="85" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_59_2 = fpext float %column_load_19 to double

]]></Node>
<StgValue><ssdm name="tmp_59_2"/></StgValue>
</operation>

<operation id="886" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load_5 = load float* %column_addr_27, align 8

]]></Node>
<StgValue><ssdm name="column_load_5"/></StgValue>
</operation>

<operation id="887" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_22 = load float* %column_addr_28, align 4

]]></Node>
<StgValue><ssdm name="column_load_22"/></StgValue>
</operation>

<operation id="888" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.5:0  %or_ln85_5 = or i7 %l2_0_0, 6

]]></Node>
<StgValue><ssdm name="or_ln85_5"/></StgValue>
</operation>

<operation id="889" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.5:1  %icmp_ln89_6 = icmp ult i7 %or_ln85_5, %zext_ln89

]]></Node>
<StgValue><ssdm name="icmp_ln89_6"/></StgValue>
</operation>

<operation id="890" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.5:2  br i1 %icmp_ln89_6, label %24, label %._crit_edge9.6

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="891" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %shl_ln91_6 = shl i7 %or_ln85_5, 1

]]></Node>
<StgValue><ssdm name="shl_ln91_6"/></StgValue>
</operation>

<operation id="892" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln92_18 = zext i7 %shl_ln91_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_18"/></StgValue>
</operation>

<operation id="893" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %column_addr_29 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_18

]]></Node>
<StgValue><ssdm name="column_addr_29"/></StgValue>
</operation>

<operation id="894" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load_6 = load float* %column_addr_29, align 16

]]></Node>
<StgValue><ssdm name="column_load_6"/></StgValue>
</operation>

<operation id="895" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %or_ln92_6 = or i7 %shl_ln91_6, 1

]]></Node>
<StgValue><ssdm name="or_ln92_6"/></StgValue>
</operation>

<operation id="896" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln92_19 = zext i7 %or_ln92_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_19"/></StgValue>
</operation>

<operation id="897" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %column_addr_30 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_19

]]></Node>
<StgValue><ssdm name="column_addr_30"/></StgValue>
</operation>

<operation id="898" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_23 = load float* %column_addr_30, align 4

]]></Node>
<StgValue><ssdm name="column_load_23"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="899" st_id="86" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fmul double %tmp_37, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="900" st_id="86" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_40 = fmul double %tmp_39, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="901" st_id="86" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_1 = fmul double %tmp_57_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="902" st_id="86" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_1 = fmul double %tmp_59_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="903" st_id="86" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_2 = fmul double %tmp_57_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_2"/></StgValue>
</operation>

<operation id="904" st_id="86" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_59_2 = fpext float %column_load_19 to double

]]></Node>
<StgValue><ssdm name="tmp_59_2"/></StgValue>
</operation>

<operation id="905" st_id="86" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_57_3 = fpext float %column_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_57_3"/></StgValue>
</operation>

<operation id="906" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load_6 = load float* %column_addr_29, align 16

]]></Node>
<StgValue><ssdm name="column_load_6"/></StgValue>
</operation>

<operation id="907" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_23 = load float* %column_addr_30, align 4

]]></Node>
<StgValue><ssdm name="column_load_23"/></StgValue>
</operation>

<operation id="908" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.6:0  %or_ln85_6 = or i7 %l2_0_0, 7

]]></Node>
<StgValue><ssdm name="or_ln85_6"/></StgValue>
</operation>

<operation id="909" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.6:1  %icmp_ln89_7 = icmp ult i7 %or_ln85_6, %zext_ln89

]]></Node>
<StgValue><ssdm name="icmp_ln89_7"/></StgValue>
</operation>

<operation id="910" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.6:2  br i1 %icmp_ln89_7, label %25, label %._crit_edge9.7

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="911" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %shl_ln91_7 = shl i7 %or_ln85_6, 1

]]></Node>
<StgValue><ssdm name="shl_ln91_7"/></StgValue>
</operation>

<operation id="912" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln92_21 = zext i7 %shl_ln91_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_21"/></StgValue>
</operation>

<operation id="913" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %column_addr_31 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_21

]]></Node>
<StgValue><ssdm name="column_addr_31"/></StgValue>
</operation>

<operation id="914" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load_7 = load float* %column_addr_31, align 8

]]></Node>
<StgValue><ssdm name="column_load_7"/></StgValue>
</operation>

<operation id="915" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %or_ln92_7 = or i7 %shl_ln91_7, 1

]]></Node>
<StgValue><ssdm name="or_ln92_7"/></StgValue>
</operation>

<operation id="916" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln92_22 = zext i7 %or_ln92_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_22"/></StgValue>
</operation>

<operation id="917" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %column_addr_32 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_22

]]></Node>
<StgValue><ssdm name="column_addr_32"/></StgValue>
</operation>

<operation id="918" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_24 = load float* %column_addr_32, align 4

]]></Node>
<StgValue><ssdm name="column_load_24"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="919" st_id="87" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fmul double %tmp_37, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="920" st_id="87" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_40 = fmul double %tmp_39, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="921" st_id="87" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_1 = fmul double %tmp_57_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="922" st_id="87" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_1 = fmul double %tmp_59_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="923" st_id="87" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_2 = fmul double %tmp_57_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_2"/></StgValue>
</operation>

<operation id="924" st_id="87" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_2 = fmul double %tmp_59_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="925" st_id="87" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_57_3 = fpext float %column_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_57_3"/></StgValue>
</operation>

<operation id="926" st_id="87" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_59_3 = fpext float %column_load_20 to double

]]></Node>
<StgValue><ssdm name="tmp_59_3"/></StgValue>
</operation>

<operation id="927" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="7">
<![CDATA[
:3  %column_load_7 = load float* %column_addr_31, align 8

]]></Node>
<StgValue><ssdm name="column_load_7"/></StgValue>
</operation>

<operation id="928" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="7">
<![CDATA[
:9  %column_load_24 = load float* %column_addr_32, align 4

]]></Node>
<StgValue><ssdm name="column_load_24"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="929" st_id="88" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_40 = fmul double %tmp_39, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="930" st_id="88" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_1 = fmul double %tmp_57_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="931" st_id="88" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_1 = fmul double %tmp_59_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="932" st_id="88" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_2 = fmul double %tmp_57_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_2"/></StgValue>
</operation>

<operation id="933" st_id="88" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_2 = fmul double %tmp_59_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="934" st_id="88" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_3 = fmul double %tmp_57_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_3"/></StgValue>
</operation>

<operation id="935" st_id="88" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_59_3 = fpext float %column_load_20 to double

]]></Node>
<StgValue><ssdm name="tmp_59_3"/></StgValue>
</operation>

<operation id="936" st_id="88" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_57_4 = fpext float %column_load_4 to double

]]></Node>
<StgValue><ssdm name="tmp_57_4"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="937" st_id="89" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_41 = fadd double %tmp_38, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="938" st_id="89" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_1 = fmul double %tmp_57_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="939" st_id="89" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_1 = fmul double %tmp_59_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="940" st_id="89" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_2 = fmul double %tmp_57_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_2"/></StgValue>
</operation>

<operation id="941" st_id="89" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_2 = fmul double %tmp_59_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="942" st_id="89" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_3 = fmul double %tmp_57_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_3"/></StgValue>
</operation>

<operation id="943" st_id="89" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_3 = fmul double %tmp_59_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_3"/></StgValue>
</operation>

<operation id="944" st_id="89" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_57_4 = fpext float %column_load_4 to double

]]></Node>
<StgValue><ssdm name="tmp_57_4"/></StgValue>
</operation>

<operation id="945" st_id="89" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_59_4 = fpext float %column_load_21 to double

]]></Node>
<StgValue><ssdm name="tmp_59_4"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="946" st_id="90" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_41 = fadd double %tmp_38, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="947" st_id="90" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_43 = fsub double %tmp_38, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="948" st_id="90" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_1 = fmul double %tmp_59_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="949" st_id="90" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_2 = fmul double %tmp_57_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_2"/></StgValue>
</operation>

<operation id="950" st_id="90" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_2 = fmul double %tmp_59_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="951" st_id="90" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_3 = fmul double %tmp_57_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_3"/></StgValue>
</operation>

<operation id="952" st_id="90" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_3 = fmul double %tmp_59_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_3"/></StgValue>
</operation>

<operation id="953" st_id="90" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_4 = fmul double %tmp_57_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_4"/></StgValue>
</operation>

<operation id="954" st_id="90" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_59_4 = fpext float %column_load_21 to double

]]></Node>
<StgValue><ssdm name="tmp_59_4"/></StgValue>
</operation>

<operation id="955" st_id="90" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_57_5 = fpext float %column_load_5 to double

]]></Node>
<StgValue><ssdm name="tmp_57_5"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="956" st_id="91" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_41 = fadd double %tmp_38, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="957" st_id="91" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_43 = fsub double %tmp_38, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="958" st_id="91" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_1 = fadd double %tmp_58_1, %tmp_60_1

]]></Node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="959" st_id="91" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_2 = fmul double %tmp_57_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_2"/></StgValue>
</operation>

<operation id="960" st_id="91" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_2 = fmul double %tmp_59_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="961" st_id="91" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_3 = fmul double %tmp_57_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_3"/></StgValue>
</operation>

<operation id="962" st_id="91" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_3 = fmul double %tmp_59_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_3"/></StgValue>
</operation>

<operation id="963" st_id="91" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_4 = fmul double %tmp_57_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_4"/></StgValue>
</operation>

<operation id="964" st_id="91" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_4 = fmul double %tmp_59_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_4"/></StgValue>
</operation>

<operation id="965" st_id="91" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_57_5 = fpext float %column_load_5 to double

]]></Node>
<StgValue><ssdm name="tmp_57_5"/></StgValue>
</operation>

<operation id="966" st_id="91" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_59_5 = fpext float %column_load_22 to double

]]></Node>
<StgValue><ssdm name="tmp_59_5"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="967" st_id="92" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_41 = fadd double %tmp_38, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="968" st_id="92" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_43 = fsub double %tmp_38, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="969" st_id="92" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_1 = fadd double %tmp_58_1, %tmp_60_1

]]></Node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="970" st_id="92" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_1 = fsub double %tmp_58_1, %tmp_60_1

]]></Node>
<StgValue><ssdm name="tmp_63_1"/></StgValue>
</operation>

<operation id="971" st_id="92" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_2 = fmul double %tmp_59_2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="972" st_id="92" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_3 = fmul double %tmp_57_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_3"/></StgValue>
</operation>

<operation id="973" st_id="92" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_3 = fmul double %tmp_59_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_3"/></StgValue>
</operation>

<operation id="974" st_id="92" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_4 = fmul double %tmp_57_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_4"/></StgValue>
</operation>

<operation id="975" st_id="92" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_4 = fmul double %tmp_59_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_4"/></StgValue>
</operation>

<operation id="976" st_id="92" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_5 = fmul double %tmp_57_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_5"/></StgValue>
</operation>

<operation id="977" st_id="92" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_59_5 = fpext float %column_load_22 to double

]]></Node>
<StgValue><ssdm name="tmp_59_5"/></StgValue>
</operation>

<operation id="978" st_id="92" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_57_6 = fpext float %column_load_6 to double

]]></Node>
<StgValue><ssdm name="tmp_57_6"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="979" st_id="93" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_41 = fadd double %tmp_38, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="980" st_id="93" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_43 = fsub double %tmp_38, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="981" st_id="93" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_1 = fadd double %tmp_58_1, %tmp_60_1

]]></Node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="982" st_id="93" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_1 = fsub double %tmp_58_1, %tmp_60_1

]]></Node>
<StgValue><ssdm name="tmp_63_1"/></StgValue>
</operation>

<operation id="983" st_id="93" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_2 = fadd double %tmp_58_2, %tmp_60_2

]]></Node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="984" st_id="93" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_3 = fmul double %tmp_57_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_3"/></StgValue>
</operation>

<operation id="985" st_id="93" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_3 = fmul double %tmp_59_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_3"/></StgValue>
</operation>

<operation id="986" st_id="93" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_4 = fmul double %tmp_57_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_4"/></StgValue>
</operation>

<operation id="987" st_id="93" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_4 = fmul double %tmp_59_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_4"/></StgValue>
</operation>

<operation id="988" st_id="93" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_5 = fmul double %tmp_57_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_5"/></StgValue>
</operation>

<operation id="989" st_id="93" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_5 = fmul double %tmp_59_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_5"/></StgValue>
</operation>

<operation id="990" st_id="93" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_57_6 = fpext float %column_load_6 to double

]]></Node>
<StgValue><ssdm name="tmp_57_6"/></StgValue>
</operation>

<operation id="991" st_id="93" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_59_6 = fpext float %column_load_23 to double

]]></Node>
<StgValue><ssdm name="tmp_59_6"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="992" st_id="94" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_42 = fptrunc double %tmp_41 to float

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="993" st_id="94" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_43 = fsub double %tmp_38, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="994" st_id="94" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_1 = fadd double %tmp_58_1, %tmp_60_1

]]></Node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="995" st_id="94" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_1 = fsub double %tmp_58_1, %tmp_60_1

]]></Node>
<StgValue><ssdm name="tmp_63_1"/></StgValue>
</operation>

<operation id="996" st_id="94" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_2 = fadd double %tmp_58_2, %tmp_60_2

]]></Node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="997" st_id="94" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_2 = fsub double %tmp_58_2, %tmp_60_2

]]></Node>
<StgValue><ssdm name="tmp_63_2"/></StgValue>
</operation>

<operation id="998" st_id="94" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_3 = fmul double %tmp_59_3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_3"/></StgValue>
</operation>

<operation id="999" st_id="94" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_4 = fmul double %tmp_57_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_4"/></StgValue>
</operation>

<operation id="1000" st_id="94" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_4 = fmul double %tmp_59_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_4"/></StgValue>
</operation>

<operation id="1001" st_id="94" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_5 = fmul double %tmp_57_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_5"/></StgValue>
</operation>

<operation id="1002" st_id="94" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_5 = fmul double %tmp_59_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_5"/></StgValue>
</operation>

<operation id="1003" st_id="94" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_6 = fmul double %tmp_57_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_6"/></StgValue>
</operation>

<operation id="1004" st_id="94" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_59_6 = fpext float %column_load_23 to double

]]></Node>
<StgValue><ssdm name="tmp_59_6"/></StgValue>
</operation>

<operation id="1005" st_id="94" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_57_7 = fpext float %column_load_7 to double

]]></Node>
<StgValue><ssdm name="tmp_57_7"/></StgValue>
</operation>

<operation id="1006" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.7:0  %add_ln85 = add i7 %l2_0_0, 8

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="1007" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.7:1  br label %.preheader1.0

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1008" st_id="95" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_42 = fptrunc double %tmp_41 to float

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1009" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln92_2 = zext i7 %l2_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_2"/></StgValue>
</operation>

<operation id="1010" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempc_addr = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_2

]]></Node>
<StgValue><ssdm name="tempc_addr"/></StgValue>
</operation>

<operation id="1011" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:16  store float %tmp_42, float* %tempc_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="1012" st_id="95" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_44 = fptrunc double %tmp_43 to float

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1013" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19  %add_ln93 = add i7 %l2_0_0, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="1014" st_id="95" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_1 = fadd double %tmp_58_1, %tmp_60_1

]]></Node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="1015" st_id="95" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_1 = fsub double %tmp_58_1, %tmp_60_1

]]></Node>
<StgValue><ssdm name="tmp_63_1"/></StgValue>
</operation>

<operation id="1016" st_id="95" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_2 = fadd double %tmp_58_2, %tmp_60_2

]]></Node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="1017" st_id="95" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_2 = fsub double %tmp_58_2, %tmp_60_2

]]></Node>
<StgValue><ssdm name="tmp_63_2"/></StgValue>
</operation>

<operation id="1018" st_id="95" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_3 = fadd double %tmp_58_3, %tmp_60_3

]]></Node>
<StgValue><ssdm name="tmp_61_3"/></StgValue>
</operation>

<operation id="1019" st_id="95" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_4 = fmul double %tmp_57_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_4"/></StgValue>
</operation>

<operation id="1020" st_id="95" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_4 = fmul double %tmp_59_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_4"/></StgValue>
</operation>

<operation id="1021" st_id="95" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_5 = fmul double %tmp_57_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_5"/></StgValue>
</operation>

<operation id="1022" st_id="95" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_5 = fmul double %tmp_59_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_5"/></StgValue>
</operation>

<operation id="1023" st_id="95" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_6 = fmul double %tmp_57_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_6"/></StgValue>
</operation>

<operation id="1024" st_id="95" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_6 = fmul double %tmp_59_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_6"/></StgValue>
</operation>

<operation id="1025" st_id="95" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_57_7 = fpext float %column_load_7 to double

]]></Node>
<StgValue><ssdm name="tmp_57_7"/></StgValue>
</operation>

<operation id="1026" st_id="95" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_59_7 = fpext float %column_load_24 to double

]]></Node>
<StgValue><ssdm name="tmp_59_7"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1027" st_id="96" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_44 = fptrunc double %tmp_43 to float

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1028" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="7">
<![CDATA[
:20  %zext_ln93 = zext i7 %add_ln93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="1029" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempc_addr_17 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="tempc_addr_17"/></StgValue>
</operation>

<operation id="1030" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:22  store float %tmp_44, float* %tempc_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="1031" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1032" st_id="96" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_62_1 = fptrunc double %tmp_61_1 to float

]]></Node>
<StgValue><ssdm name="tmp_62_1"/></StgValue>
</operation>

<operation id="1033" st_id="96" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_1 = fsub double %tmp_58_1, %tmp_60_1

]]></Node>
<StgValue><ssdm name="tmp_63_1"/></StgValue>
</operation>

<operation id="1034" st_id="96" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_2 = fadd double %tmp_58_2, %tmp_60_2

]]></Node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="1035" st_id="96" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_2 = fsub double %tmp_58_2, %tmp_60_2

]]></Node>
<StgValue><ssdm name="tmp_63_2"/></StgValue>
</operation>

<operation id="1036" st_id="96" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_3 = fadd double %tmp_58_3, %tmp_60_3

]]></Node>
<StgValue><ssdm name="tmp_61_3"/></StgValue>
</operation>

<operation id="1037" st_id="96" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_3 = fsub double %tmp_58_3, %tmp_60_3

]]></Node>
<StgValue><ssdm name="tmp_63_3"/></StgValue>
</operation>

<operation id="1038" st_id="96" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_4 = fmul double %tmp_59_4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_4"/></StgValue>
</operation>

<operation id="1039" st_id="96" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_5 = fmul double %tmp_57_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_5"/></StgValue>
</operation>

<operation id="1040" st_id="96" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_5 = fmul double %tmp_59_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_5"/></StgValue>
</operation>

<operation id="1041" st_id="96" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_6 = fmul double %tmp_57_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_6"/></StgValue>
</operation>

<operation id="1042" st_id="96" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_6 = fmul double %tmp_59_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_6"/></StgValue>
</operation>

<operation id="1043" st_id="96" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_7 = fmul double %tmp_57_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_7"/></StgValue>
</operation>

<operation id="1044" st_id="96" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_59_7 = fpext float %column_load_24 to double

]]></Node>
<StgValue><ssdm name="tmp_59_7"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1045" st_id="97" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_62_1 = fptrunc double %tmp_61_1 to float

]]></Node>
<StgValue><ssdm name="tmp_62_1"/></StgValue>
</operation>

<operation id="1046" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln92_5 = zext i7 %or_ln85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_5"/></StgValue>
</operation>

<operation id="1047" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempc_addr_1 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_5

]]></Node>
<StgValue><ssdm name="tempc_addr_1"/></StgValue>
</operation>

<operation id="1048" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:16  store float %tmp_62_1, float* %tempc_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="1049" st_id="97" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_64_1 = fptrunc double %tmp_63_1 to float

]]></Node>
<StgValue><ssdm name="tmp_64_1"/></StgValue>
</operation>

<operation id="1050" st_id="97" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_2 = fadd double %tmp_58_2, %tmp_60_2

]]></Node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="1051" st_id="97" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_2 = fsub double %tmp_58_2, %tmp_60_2

]]></Node>
<StgValue><ssdm name="tmp_63_2"/></StgValue>
</operation>

<operation id="1052" st_id="97" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_3 = fadd double %tmp_58_3, %tmp_60_3

]]></Node>
<StgValue><ssdm name="tmp_61_3"/></StgValue>
</operation>

<operation id="1053" st_id="97" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_3 = fsub double %tmp_58_3, %tmp_60_3

]]></Node>
<StgValue><ssdm name="tmp_63_3"/></StgValue>
</operation>

<operation id="1054" st_id="97" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_4 = fadd double %tmp_58_4, %tmp_60_4

]]></Node>
<StgValue><ssdm name="tmp_61_4"/></StgValue>
</operation>

<operation id="1055" st_id="97" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_5 = fmul double %tmp_57_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_5"/></StgValue>
</operation>

<operation id="1056" st_id="97" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_5 = fmul double %tmp_59_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_5"/></StgValue>
</operation>

<operation id="1057" st_id="97" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_6 = fmul double %tmp_57_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_6"/></StgValue>
</operation>

<operation id="1058" st_id="97" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_6 = fmul double %tmp_59_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_6"/></StgValue>
</operation>

<operation id="1059" st_id="97" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_7 = fmul double %tmp_57_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_7"/></StgValue>
</operation>

<operation id="1060" st_id="97" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_7 = fmul double %tmp_59_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_7"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1061" st_id="98" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_64_1 = fptrunc double %tmp_63_1 to float

]]></Node>
<StgValue><ssdm name="tmp_64_1"/></StgValue>
</operation>

<operation id="1062" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19  %add_ln93_1 = add i7 %or_ln85, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="1063" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="7">
<![CDATA[
:20  %zext_ln93_1 = zext i7 %add_ln93_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="1064" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempc_addr_18 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="tempc_addr_18"/></StgValue>
</operation>

<operation id="1065" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:22  store float %tmp_64_1, float* %tempc_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="1066" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %._crit_edge9.1

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1067" st_id="98" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_62_2 = fptrunc double %tmp_61_2 to float

]]></Node>
<StgValue><ssdm name="tmp_62_2"/></StgValue>
</operation>

<operation id="1068" st_id="98" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_2 = fsub double %tmp_58_2, %tmp_60_2

]]></Node>
<StgValue><ssdm name="tmp_63_2"/></StgValue>
</operation>

<operation id="1069" st_id="98" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_3 = fadd double %tmp_58_3, %tmp_60_3

]]></Node>
<StgValue><ssdm name="tmp_61_3"/></StgValue>
</operation>

<operation id="1070" st_id="98" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_3 = fsub double %tmp_58_3, %tmp_60_3

]]></Node>
<StgValue><ssdm name="tmp_63_3"/></StgValue>
</operation>

<operation id="1071" st_id="98" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_4 = fadd double %tmp_58_4, %tmp_60_4

]]></Node>
<StgValue><ssdm name="tmp_61_4"/></StgValue>
</operation>

<operation id="1072" st_id="98" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_4 = fsub double %tmp_58_4, %tmp_60_4

]]></Node>
<StgValue><ssdm name="tmp_63_4"/></StgValue>
</operation>

<operation id="1073" st_id="98" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_5 = fmul double %tmp_59_5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_5"/></StgValue>
</operation>

<operation id="1074" st_id="98" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_6 = fmul double %tmp_57_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_6"/></StgValue>
</operation>

<operation id="1075" st_id="98" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_6 = fmul double %tmp_59_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_6"/></StgValue>
</operation>

<operation id="1076" st_id="98" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_7 = fmul double %tmp_57_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_7"/></StgValue>
</operation>

<operation id="1077" st_id="98" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_7 = fmul double %tmp_59_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_7"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1078" st_id="99" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_62_2 = fptrunc double %tmp_61_2 to float

]]></Node>
<StgValue><ssdm name="tmp_62_2"/></StgValue>
</operation>

<operation id="1079" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln92_8 = zext i7 %or_ln85_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_8"/></StgValue>
</operation>

<operation id="1080" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempc_addr_2 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="tempc_addr_2"/></StgValue>
</operation>

<operation id="1081" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:16  store float %tmp_62_2, float* %tempc_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="1082" st_id="99" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_64_2 = fptrunc double %tmp_63_2 to float

]]></Node>
<StgValue><ssdm name="tmp_64_2"/></StgValue>
</operation>

<operation id="1083" st_id="99" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_3 = fadd double %tmp_58_3, %tmp_60_3

]]></Node>
<StgValue><ssdm name="tmp_61_3"/></StgValue>
</operation>

<operation id="1084" st_id="99" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_3 = fsub double %tmp_58_3, %tmp_60_3

]]></Node>
<StgValue><ssdm name="tmp_63_3"/></StgValue>
</operation>

<operation id="1085" st_id="99" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_4 = fadd double %tmp_58_4, %tmp_60_4

]]></Node>
<StgValue><ssdm name="tmp_61_4"/></StgValue>
</operation>

<operation id="1086" st_id="99" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_4 = fsub double %tmp_58_4, %tmp_60_4

]]></Node>
<StgValue><ssdm name="tmp_63_4"/></StgValue>
</operation>

<operation id="1087" st_id="99" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_5 = fadd double %tmp_58_5, %tmp_60_5

]]></Node>
<StgValue><ssdm name="tmp_61_5"/></StgValue>
</operation>

<operation id="1088" st_id="99" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_6 = fmul double %tmp_57_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_6"/></StgValue>
</operation>

<operation id="1089" st_id="99" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_6 = fmul double %tmp_59_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_6"/></StgValue>
</operation>

<operation id="1090" st_id="99" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_7 = fmul double %tmp_57_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_7"/></StgValue>
</operation>

<operation id="1091" st_id="99" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_7 = fmul double %tmp_59_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_7"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1092" st_id="100" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_64_2 = fptrunc double %tmp_63_2 to float

]]></Node>
<StgValue><ssdm name="tmp_64_2"/></StgValue>
</operation>

<operation id="1093" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19  %add_ln93_2 = add i7 %or_ln85_1, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln93_2"/></StgValue>
</operation>

<operation id="1094" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="7">
<![CDATA[
:20  %zext_ln93_2 = zext i7 %add_ln93_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="1095" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempc_addr_19 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="tempc_addr_19"/></StgValue>
</operation>

<operation id="1096" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:22  store float %tmp_64_2, float* %tempc_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="1097" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %._crit_edge9.2

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1098" st_id="100" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_62_3 = fptrunc double %tmp_61_3 to float

]]></Node>
<StgValue><ssdm name="tmp_62_3"/></StgValue>
</operation>

<operation id="1099" st_id="100" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_3 = fsub double %tmp_58_3, %tmp_60_3

]]></Node>
<StgValue><ssdm name="tmp_63_3"/></StgValue>
</operation>

<operation id="1100" st_id="100" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_4 = fadd double %tmp_58_4, %tmp_60_4

]]></Node>
<StgValue><ssdm name="tmp_61_4"/></StgValue>
</operation>

<operation id="1101" st_id="100" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_4 = fsub double %tmp_58_4, %tmp_60_4

]]></Node>
<StgValue><ssdm name="tmp_63_4"/></StgValue>
</operation>

<operation id="1102" st_id="100" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_5 = fadd double %tmp_58_5, %tmp_60_5

]]></Node>
<StgValue><ssdm name="tmp_61_5"/></StgValue>
</operation>

<operation id="1103" st_id="100" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_5 = fsub double %tmp_58_5, %tmp_60_5

]]></Node>
<StgValue><ssdm name="tmp_63_5"/></StgValue>
</operation>

<operation id="1104" st_id="100" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_6 = fmul double %tmp_59_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_6"/></StgValue>
</operation>

<operation id="1105" st_id="100" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_7 = fmul double %tmp_57_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_7"/></StgValue>
</operation>

<operation id="1106" st_id="100" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_7 = fmul double %tmp_59_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_7"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1107" st_id="101" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_62_3 = fptrunc double %tmp_61_3 to float

]]></Node>
<StgValue><ssdm name="tmp_62_3"/></StgValue>
</operation>

<operation id="1108" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln92_11 = zext i7 %or_ln85_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_11"/></StgValue>
</operation>

<operation id="1109" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempc_addr_20 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_11

]]></Node>
<StgValue><ssdm name="tempc_addr_20"/></StgValue>
</operation>

<operation id="1110" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:16  store float %tmp_62_3, float* %tempc_addr_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="1111" st_id="101" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_64_3 = fptrunc double %tmp_63_3 to float

]]></Node>
<StgValue><ssdm name="tmp_64_3"/></StgValue>
</operation>

<operation id="1112" st_id="101" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_4 = fadd double %tmp_58_4, %tmp_60_4

]]></Node>
<StgValue><ssdm name="tmp_61_4"/></StgValue>
</operation>

<operation id="1113" st_id="101" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_4 = fsub double %tmp_58_4, %tmp_60_4

]]></Node>
<StgValue><ssdm name="tmp_63_4"/></StgValue>
</operation>

<operation id="1114" st_id="101" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_5 = fadd double %tmp_58_5, %tmp_60_5

]]></Node>
<StgValue><ssdm name="tmp_61_5"/></StgValue>
</operation>

<operation id="1115" st_id="101" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_5 = fsub double %tmp_58_5, %tmp_60_5

]]></Node>
<StgValue><ssdm name="tmp_63_5"/></StgValue>
</operation>

<operation id="1116" st_id="101" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_6 = fadd double %tmp_58_6, %tmp_60_6

]]></Node>
<StgValue><ssdm name="tmp_61_6"/></StgValue>
</operation>

<operation id="1117" st_id="101" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_58_7 = fmul double %tmp_57_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_58_7"/></StgValue>
</operation>

<operation id="1118" st_id="101" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_7 = fmul double %tmp_59_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_7"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1119" st_id="102" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_64_3 = fptrunc double %tmp_63_3 to float

]]></Node>
<StgValue><ssdm name="tmp_64_3"/></StgValue>
</operation>

<operation id="1120" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19  %add_ln93_3 = add i7 %or_ln85_2, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln93_3"/></StgValue>
</operation>

<operation id="1121" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="7">
<![CDATA[
:20  %zext_ln93_3 = zext i7 %add_ln93_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln93_3"/></StgValue>
</operation>

<operation id="1122" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempc_addr_21 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="tempc_addr_21"/></StgValue>
</operation>

<operation id="1123" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:22  store float %tmp_64_3, float* %tempc_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="1124" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %._crit_edge9.3

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1125" st_id="102" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_62_4 = fptrunc double %tmp_61_4 to float

]]></Node>
<StgValue><ssdm name="tmp_62_4"/></StgValue>
</operation>

<operation id="1126" st_id="102" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_4 = fsub double %tmp_58_4, %tmp_60_4

]]></Node>
<StgValue><ssdm name="tmp_63_4"/></StgValue>
</operation>

<operation id="1127" st_id="102" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_5 = fadd double %tmp_58_5, %tmp_60_5

]]></Node>
<StgValue><ssdm name="tmp_61_5"/></StgValue>
</operation>

<operation id="1128" st_id="102" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_5 = fsub double %tmp_58_5, %tmp_60_5

]]></Node>
<StgValue><ssdm name="tmp_63_5"/></StgValue>
</operation>

<operation id="1129" st_id="102" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_6 = fadd double %tmp_58_6, %tmp_60_6

]]></Node>
<StgValue><ssdm name="tmp_61_6"/></StgValue>
</operation>

<operation id="1130" st_id="102" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_6 = fsub double %tmp_58_6, %tmp_60_6

]]></Node>
<StgValue><ssdm name="tmp_63_6"/></StgValue>
</operation>

<operation id="1131" st_id="102" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_60_7 = fmul double %tmp_59_7, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_60_7"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1132" st_id="103" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_62_4 = fptrunc double %tmp_61_4 to float

]]></Node>
<StgValue><ssdm name="tmp_62_4"/></StgValue>
</operation>

<operation id="1133" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln92_14 = zext i7 %or_ln85_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_14"/></StgValue>
</operation>

<operation id="1134" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempc_addr_22 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_14

]]></Node>
<StgValue><ssdm name="tempc_addr_22"/></StgValue>
</operation>

<operation id="1135" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:16  store float %tmp_62_4, float* %tempc_addr_22, align 16

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="1136" st_id="103" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_64_4 = fptrunc double %tmp_63_4 to float

]]></Node>
<StgValue><ssdm name="tmp_64_4"/></StgValue>
</operation>

<operation id="1137" st_id="103" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_5 = fadd double %tmp_58_5, %tmp_60_5

]]></Node>
<StgValue><ssdm name="tmp_61_5"/></StgValue>
</operation>

<operation id="1138" st_id="103" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_5 = fsub double %tmp_58_5, %tmp_60_5

]]></Node>
<StgValue><ssdm name="tmp_63_5"/></StgValue>
</operation>

<operation id="1139" st_id="103" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_6 = fadd double %tmp_58_6, %tmp_60_6

]]></Node>
<StgValue><ssdm name="tmp_61_6"/></StgValue>
</operation>

<operation id="1140" st_id="103" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_6 = fsub double %tmp_58_6, %tmp_60_6

]]></Node>
<StgValue><ssdm name="tmp_63_6"/></StgValue>
</operation>

<operation id="1141" st_id="103" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_7 = fadd double %tmp_58_7, %tmp_60_7

]]></Node>
<StgValue><ssdm name="tmp_61_7"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1142" st_id="104" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_64_4 = fptrunc double %tmp_63_4 to float

]]></Node>
<StgValue><ssdm name="tmp_64_4"/></StgValue>
</operation>

<operation id="1143" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19  %add_ln93_4 = add i7 %or_ln85_3, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln93_4"/></StgValue>
</operation>

<operation id="1144" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="7">
<![CDATA[
:20  %zext_ln93_4 = zext i7 %add_ln93_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln93_4"/></StgValue>
</operation>

<operation id="1145" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempc_addr_23 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="tempc_addr_23"/></StgValue>
</operation>

<operation id="1146" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:22  store float %tmp_64_4, float* %tempc_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="1147" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %._crit_edge9.4

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1148" st_id="104" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_62_5 = fptrunc double %tmp_61_5 to float

]]></Node>
<StgValue><ssdm name="tmp_62_5"/></StgValue>
</operation>

<operation id="1149" st_id="104" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_5 = fsub double %tmp_58_5, %tmp_60_5

]]></Node>
<StgValue><ssdm name="tmp_63_5"/></StgValue>
</operation>

<operation id="1150" st_id="104" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_6 = fadd double %tmp_58_6, %tmp_60_6

]]></Node>
<StgValue><ssdm name="tmp_61_6"/></StgValue>
</operation>

<operation id="1151" st_id="104" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_6 = fsub double %tmp_58_6, %tmp_60_6

]]></Node>
<StgValue><ssdm name="tmp_63_6"/></StgValue>
</operation>

<operation id="1152" st_id="104" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_7 = fadd double %tmp_58_7, %tmp_60_7

]]></Node>
<StgValue><ssdm name="tmp_61_7"/></StgValue>
</operation>

<operation id="1153" st_id="104" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_7 = fsub double %tmp_58_7, %tmp_60_7

]]></Node>
<StgValue><ssdm name="tmp_63_7"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1154" st_id="105" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_62_5 = fptrunc double %tmp_61_5 to float

]]></Node>
<StgValue><ssdm name="tmp_62_5"/></StgValue>
</operation>

<operation id="1155" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln92_17 = zext i7 %or_ln85_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_17"/></StgValue>
</operation>

<operation id="1156" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempc_addr_5 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_17

]]></Node>
<StgValue><ssdm name="tempc_addr_5"/></StgValue>
</operation>

<operation id="1157" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:16  store float %tmp_62_5, float* %tempc_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="1158" st_id="105" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_64_5 = fptrunc double %tmp_63_5 to float

]]></Node>
<StgValue><ssdm name="tmp_64_5"/></StgValue>
</operation>

<operation id="1159" st_id="105" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_6 = fadd double %tmp_58_6, %tmp_60_6

]]></Node>
<StgValue><ssdm name="tmp_61_6"/></StgValue>
</operation>

<operation id="1160" st_id="105" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_6 = fsub double %tmp_58_6, %tmp_60_6

]]></Node>
<StgValue><ssdm name="tmp_63_6"/></StgValue>
</operation>

<operation id="1161" st_id="105" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_7 = fadd double %tmp_58_7, %tmp_60_7

]]></Node>
<StgValue><ssdm name="tmp_61_7"/></StgValue>
</operation>

<operation id="1162" st_id="105" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_7 = fsub double %tmp_58_7, %tmp_60_7

]]></Node>
<StgValue><ssdm name="tmp_63_7"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1163" st_id="106" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_64_5 = fptrunc double %tmp_63_5 to float

]]></Node>
<StgValue><ssdm name="tmp_64_5"/></StgValue>
</operation>

<operation id="1164" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19  %add_ln93_5 = add i7 %or_ln85_4, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln93_5"/></StgValue>
</operation>

<operation id="1165" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="7">
<![CDATA[
:20  %zext_ln93_5 = zext i7 %add_ln93_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln93_5"/></StgValue>
</operation>

<operation id="1166" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempc_addr_24 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="tempc_addr_24"/></StgValue>
</operation>

<operation id="1167" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:22  store float %tmp_64_5, float* %tempc_addr_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="1168" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %._crit_edge9.5

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1169" st_id="106" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_62_6 = fptrunc double %tmp_61_6 to float

]]></Node>
<StgValue><ssdm name="tmp_62_6"/></StgValue>
</operation>

<operation id="1170" st_id="106" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_6 = fsub double %tmp_58_6, %tmp_60_6

]]></Node>
<StgValue><ssdm name="tmp_63_6"/></StgValue>
</operation>

<operation id="1171" st_id="106" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_7 = fadd double %tmp_58_7, %tmp_60_7

]]></Node>
<StgValue><ssdm name="tmp_61_7"/></StgValue>
</operation>

<operation id="1172" st_id="106" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_7 = fsub double %tmp_58_7, %tmp_60_7

]]></Node>
<StgValue><ssdm name="tmp_63_7"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1173" st_id="107" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_62_6 = fptrunc double %tmp_61_6 to float

]]></Node>
<StgValue><ssdm name="tmp_62_6"/></StgValue>
</operation>

<operation id="1174" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln92_20 = zext i7 %or_ln85_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_20"/></StgValue>
</operation>

<operation id="1175" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempc_addr_6 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_20

]]></Node>
<StgValue><ssdm name="tempc_addr_6"/></StgValue>
</operation>

<operation id="1176" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:16  store float %tmp_62_6, float* %tempc_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="1177" st_id="107" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_64_6 = fptrunc double %tmp_63_6 to float

]]></Node>
<StgValue><ssdm name="tmp_64_6"/></StgValue>
</operation>

<operation id="1178" st_id="107" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_61_7 = fadd double %tmp_58_7, %tmp_60_7

]]></Node>
<StgValue><ssdm name="tmp_61_7"/></StgValue>
</operation>

<operation id="1179" st_id="107" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_7 = fsub double %tmp_58_7, %tmp_60_7

]]></Node>
<StgValue><ssdm name="tmp_63_7"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1180" st_id="108" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_64_6 = fptrunc double %tmp_63_6 to float

]]></Node>
<StgValue><ssdm name="tmp_64_6"/></StgValue>
</operation>

<operation id="1181" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19  %add_ln93_6 = add i7 %or_ln85_5, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln93_6"/></StgValue>
</operation>

<operation id="1182" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="7">
<![CDATA[
:20  %zext_ln93_6 = zext i7 %add_ln93_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln93_6"/></StgValue>
</operation>

<operation id="1183" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempc_addr_25 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="tempc_addr_25"/></StgValue>
</operation>

<operation id="1184" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:22  store float %tmp_64_6, float* %tempc_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="1185" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %._crit_edge9.6

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1186" st_id="108" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_62_7 = fptrunc double %tmp_61_7 to float

]]></Node>
<StgValue><ssdm name="tmp_62_7"/></StgValue>
</operation>

<operation id="1187" st_id="108" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_63_7 = fsub double %tmp_58_7, %tmp_60_7

]]></Node>
<StgValue><ssdm name="tmp_63_7"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1188" st_id="109" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="64">
<![CDATA[
:13  %tmp_62_7 = fptrunc double %tmp_61_7 to float

]]></Node>
<StgValue><ssdm name="tmp_62_7"/></StgValue>
</operation>

<operation id="1189" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="7">
<![CDATA[
:14  %zext_ln92_23 = zext i7 %or_ln85_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_23"/></StgValue>
</operation>

<operation id="1190" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tempc_addr_7 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_23

]]></Node>
<StgValue><ssdm name="tempc_addr_7"/></StgValue>
</operation>

<operation id="1191" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:16  store float %tmp_62_7, float* %tempc_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="1192" st_id="109" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_64_7 = fptrunc double %tmp_63_7 to float

]]></Node>
<StgValue><ssdm name="tmp_64_7"/></StgValue>
</operation>

<operation id="1193" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19  %add_ln93_7 = add i7 %or_ln85_6, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln93_7"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1194" st_id="110" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="64">
<![CDATA[
:18  %tmp_64_7 = fptrunc double %tmp_63_7 to float

]]></Node>
<StgValue><ssdm name="tmp_64_7"/></StgValue>
</operation>

<operation id="1195" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="7">
<![CDATA[
:20  %zext_ln93_7 = zext i7 %add_ln93_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln93_7"/></StgValue>
</operation>

<operation id="1196" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tempc_addr_26 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="tempc_addr_26"/></StgValue>
</operation>

<operation id="1197" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
:22  store float %tmp_64_7, float* %tempc_addr_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="1198" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %._crit_edge9.7

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1199" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1200" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %o4_0 = phi i7 [ %o_2, %._crit_edge10 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="o4_0"/></StgValue>
</operation>

<operation id="1201" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln96 = icmp eq i7 %o4_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="1202" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1203" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %o_2 = add i7 %o4_0, 1

]]></Node>
<StgValue><ssdm name="o_2"/></StgValue>
</operation>

<operation id="1204" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln96, label %.loopexit.loopexit, label %26

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="1205" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %icmp_ln98 = icmp ult i7 %o4_0, %level_col

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="1206" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln98, label %27, label %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1207" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln100 = zext i7 %o4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="1208" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %tempc_addr_4 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="tempc_addr_4"/></StgValue>
</operation>

<operation id="1209" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="7">
<![CDATA[
:2  %tempc_load = load float* %tempc_addr_4, align 4

]]></Node>
<StgValue><ssdm name="tempc_load"/></StgValue>
</operation>

<operation id="1210" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="3" op_0_bw="7">
<![CDATA[
:23  %trunc_ln100 = trunc i7 %o4_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="1211" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %lshr_ln8 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %o4_0, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="1212" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
:25  %tmp_53 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln8, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1213" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="11">
<![CDATA[
:26  %zext_ln100_1 = zext i11 %tmp_53 to i12

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="1214" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:27  %tmp_54 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln8, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1215" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="9">
<![CDATA[
:28  %zext_ln100_2 = zext i9 %tmp_54 to i12

]]></Node>
<StgValue><ssdm name="zext_ln100_2"/></StgValue>
</operation>

<operation id="1216" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:29  %add_ln100 = add i12 %zext_ln100_1, %zext_ln100_2

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="1217" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:30  %add_ln100_1 = add i12 %zext_ln81, %add_ln100

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="1218" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79_1" val="1"/>
<literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1219" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp><and_exp><literal name="and_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1220" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="7">
<![CDATA[
:2  %tempc_load = load float* %tempc_addr_4, align 4

]]></Node>
<StgValue><ssdm name="tempc_load"/></StgValue>
</operation>

<operation id="1221" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32">
<![CDATA[
:3  %p_Val2_14 = bitcast float %tempc_load to i32

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="1222" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_V_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_14, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="1223" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="23" op_0_bw="32">
<![CDATA[
:5  %tmp_V_7 = trunc i32 %p_Val2_14 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="1224" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="9" op_0_bw="8">
<![CDATA[
:8  %zext_ln339_2 = zext i8 %tmp_V_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln339_2"/></StgValue>
</operation>

<operation id="1225" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %add_ln339_2 = add i9 -127, %zext_ln339_2

]]></Node>
<StgValue><ssdm name="add_ln339_2"/></StgValue>
</operation>

<operation id="1226" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:10  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_2, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="1227" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %sub_ln1311_2 = sub i8 127, %tmp_V_6

]]></Node>
<StgValue><ssdm name="sub_ln1311_2"/></StgValue>
</operation>

<operation id="1228" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="9" op_0_bw="8">
<![CDATA[
:12  %sext_ln1311_6 = sext i8 %sub_ln1311_2 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311_6"/></StgValue>
</operation>

<operation id="1229" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:13  %ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_6, i9 %add_ln339_2

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1230" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:6  %mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_7, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_2"/></StgValue>
</operation>

<operation id="1231" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="63" op_0_bw="25">
<![CDATA[
:7  %zext_ln682_2 = zext i25 %mantissa_V_2 to i63

]]></Node>
<StgValue><ssdm name="zext_ln682_2"/></StgValue>
</operation>

<operation id="1232" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="9">
<![CDATA[
:14  %sext_ln1311_7 = sext i9 %ush_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_7"/></StgValue>
</operation>

<operation id="1233" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="25" op_0_bw="9">
<![CDATA[
:15  %sext_ln1311_9 = sext i9 %ush_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_9"/></StgValue>
</operation>

<operation id="1234" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="63" op_0_bw="32">
<![CDATA[
:16  %zext_ln1287_2 = zext i32 %sext_ln1311_7 to i63

]]></Node>
<StgValue><ssdm name="zext_ln1287_2"/></StgValue>
</operation>

<operation id="1235" st_id="114" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:17  %r_V_6 = lshr i25 %mantissa_V_2, %sext_ln1311_9

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="1236" st_id="114" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:18  %r_V_7 = shl i63 %zext_ln682_2, %zext_ln1287_2

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="1237" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:19  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_6, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1238" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="1">
<![CDATA[
:20  %zext_ln662_2 = zext i1 %tmp_52 to i16

]]></Node>
<StgValue><ssdm name="zext_ln662_2"/></StgValue>
</operation>

<operation id="1239" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_51 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_7, i32 24, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1240" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:22  %val_V_2 = select i1 %isNeg_2, i16 %zext_ln662_2, i16 %tmp_51

]]></Node>
<StgValue><ssdm name="val_V_2"/></StgValue>
</operation>

<operation id="1241" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="12">
<![CDATA[
:31  %zext_ln100_3 = zext i12 %add_ln100_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln100_3"/></StgValue>
</operation>

<operation id="1242" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %A_0_addr_1 = getelementptr [2400 x i16]* %A_0, i64 0, i64 %zext_ln100_3

]]></Node>
<StgValue><ssdm name="A_0_addr_1"/></StgValue>
</operation>

<operation id="1243" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %A_1_addr_1 = getelementptr [2400 x i16]* %A_1, i64 0, i64 %zext_ln100_3

]]></Node>
<StgValue><ssdm name="A_1_addr_1"/></StgValue>
</operation>

<operation id="1244" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %A_2_addr_1 = getelementptr [2400 x i16]* %A_2, i64 0, i64 %zext_ln100_3

]]></Node>
<StgValue><ssdm name="A_2_addr_1"/></StgValue>
</operation>

<operation id="1245" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %A_3_addr_1 = getelementptr [2400 x i16]* %A_3, i64 0, i64 %zext_ln100_3

]]></Node>
<StgValue><ssdm name="A_3_addr_1"/></StgValue>
</operation>

<operation id="1246" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %A_4_addr_1 = getelementptr [2400 x i16]* %A_4, i64 0, i64 %zext_ln100_3

]]></Node>
<StgValue><ssdm name="A_4_addr_1"/></StgValue>
</operation>

<operation id="1247" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %A_5_addr_1 = getelementptr [2400 x i16]* %A_5, i64 0, i64 %zext_ln100_3

]]></Node>
<StgValue><ssdm name="A_5_addr_1"/></StgValue>
</operation>

<operation id="1248" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %A_6_addr_1 = getelementptr [2400 x i16]* %A_6, i64 0, i64 %zext_ln100_3

]]></Node>
<StgValue><ssdm name="A_6_addr_1"/></StgValue>
</operation>

<operation id="1249" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %A_7_addr_1 = getelementptr [2400 x i16]* %A_7, i64 0, i64 %zext_ln100_3

]]></Node>
<StgValue><ssdm name="A_7_addr_1"/></StgValue>
</operation>

<operation id="1250" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:40  switch i3 %trunc_ln100, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln100"/></StgValue>
</operation>

<operation id="1251" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch6:0  store i16 %val_V_2, i16* %A_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="1252" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %28

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="1253" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch5:0  store i16 %val_V_2, i16* %A_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="1254" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %28

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="1255" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch4:0  store i16 %val_V_2, i16* %A_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="1256" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %28

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="1257" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch3:0  store i16 %val_V_2, i16* %A_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="1258" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %28

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="1259" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch2:0  store i16 %val_V_2, i16* %A_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="1260" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %28

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="1261" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch1:0  store i16 %val_V_2, i16* %A_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="1262" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %28

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="1263" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch0:0  store i16 %val_V_2, i16* %A_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="1264" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %28

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="1265" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch7:0  store i16 %val_V_2, i16* %A_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="1266" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln100" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %28

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1267" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="1268" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
