{
  "module_name": "mca_v3_0.c",
  "hash_id": "847890774811303a9c882ce5d34cb362c2b9950ecc7b634978b2a4e3c87f71e6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/mca_v3_0.c",
  "human_readable_source": " \n#include \"amdgpu_ras.h\"\n#include \"amdgpu.h\"\n#include \"amdgpu_mca.h\"\n\n#define smnMCMP0_STATUST0 \t0x03830408\n#define smnMCMP1_STATUST0 \t0x03b30408\n#define smnMCMPIO_STATUST0 \t0x0c930408\n\n\nstatic void mca_v3_0_mp0_query_ras_error_count(struct amdgpu_device *adev,\n\t\t\t\t\t       void *ras_error_status)\n{\n\tamdgpu_mca_query_ras_error_count(adev,\n\t\t\t\t         smnMCMP0_STATUST0,\n\t\t\t\t         ras_error_status);\n}\n\nstatic int mca_v3_0_ras_block_match(struct amdgpu_ras_block_object *block_obj,\n\t\t\t\tenum amdgpu_ras_block block, uint32_t sub_block_index)\n{\n\tif (!block_obj)\n\t\treturn -EINVAL;\n\n\tif ((block_obj->ras_comm.block == block) &&\n\t\t(block_obj->ras_comm.sub_block_index == sub_block_index)) {\n\t\treturn 0;\n\t}\n\n\treturn -EINVAL;\n}\n\nstatic const struct amdgpu_ras_block_hw_ops mca_v3_0_mp0_hw_ops = {\n\t.query_ras_error_count = mca_v3_0_mp0_query_ras_error_count,\n\t.query_ras_error_address = NULL,\n};\n\nstruct amdgpu_mca_ras_block mca_v3_0_mp0_ras = {\n\t.ras_block = {\n\t\t.hw_ops = &mca_v3_0_mp0_hw_ops,\n\t\t.ras_block_match = mca_v3_0_ras_block_match,\n\t},\n};\n\nstatic void mca_v3_0_mp1_query_ras_error_count(struct amdgpu_device *adev,\n\t\t\t\t\t       void *ras_error_status)\n{\n\tamdgpu_mca_query_ras_error_count(adev,\n\t\t\t\t         smnMCMP1_STATUST0,\n\t\t\t\t         ras_error_status);\n}\n\nstatic const struct amdgpu_ras_block_hw_ops mca_v3_0_mp1_hw_ops = {\n\t.query_ras_error_count = mca_v3_0_mp1_query_ras_error_count,\n\t.query_ras_error_address = NULL,\n};\n\nstruct amdgpu_mca_ras_block mca_v3_0_mp1_ras = {\n\t.ras_block = {\n\t\t.hw_ops = &mca_v3_0_mp1_hw_ops,\n\t\t.ras_block_match = mca_v3_0_ras_block_match,\n\t},\n};\n\nstatic void mca_v3_0_mpio_query_ras_error_count(struct amdgpu_device *adev,\n\t\t\t\t\t       void *ras_error_status)\n{\n\tamdgpu_mca_query_ras_error_count(adev,\n\t\t\t\t         smnMCMPIO_STATUST0,\n\t\t\t\t         ras_error_status);\n}\n\nstatic const struct amdgpu_ras_block_hw_ops mca_v3_0_mpio_hw_ops = {\n\t.query_ras_error_count = mca_v3_0_mpio_query_ras_error_count,\n\t.query_ras_error_address = NULL,\n};\n\nstruct amdgpu_mca_ras_block mca_v3_0_mpio_ras = {\n\t.ras_block = {\n\t\t.hw_ops = &mca_v3_0_mpio_hw_ops,\n\t\t.ras_block_match = mca_v3_0_ras_block_match,\n\t},\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}