# Loading project DDS_project
# Compile of coef_prom.v was successful.
# Compile of rom_witsanu.v failed with 1887 errors.
# Compile of rom_witsanu_tb.v was successful.
# 3 compiles, 1 failed with 1887 errors.
# Compile of rom_witsanu.v failed with 1886 errors.
# Compile of rom_witsanu.v failed with 1886 errors.
# Compile of rom_witsanu.v failed with 1803 errors.
# Compile of rom_witsanu.v failed with 1803 errors.
# Compile of rom_witsanu.v failed with 1 errors.
# Compile of rom_witsanu.v failed with 1 errors.
# Compile of rom_witsanu.v failed with 1803 errors.
# Compile of rom_witsanu.v failed with 1803 errors.
# Compile of rom_witsanu.v failed with 1803 errors.
# Compile of rom_witsanu.v failed with 1803 errors.
# Compile of rom_witsanu.v failed with 1806 errors.
# Compile of rom_witsanu.v was successful.
vsim work.rom_witsanu_tb
# vsim work.rom_witsanu_tb 
# Start time: 17:38:29 on Jun 23,2024
# Loading work.rom_witsanu_tb
# ** Error: (vsim-3037) Missing instance name in instantiation of 'rom_witsanu'.
#    Time: 0 ps  Iteration: 0  Instance: /rom_witsanu_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v Line: 18
# Error loading design
# End time: 17:38:29 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 16
vsim work.rom_witsanu_tb -L gowin
# vsim work.rom_witsanu_tb -L gowin 
# Start time: 17:39:37 on Jun 23,2024
# Loading work.rom_witsanu_tb
# ** Error: (vsim-3037) Missing instance name in instantiation of 'rom_witsanu'.
#    Time: 0 ps  Iteration: 0  Instance: /rom_witsanu_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v Line: 18
# Error loading design
# End time: 17:39:37 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim -L gowin work.button_tb
# vsim -L gowin work.button_tb 
# Start time: 17:39:56 on Jun 23,2024
# Loading sv_std.std
# Loading work.button_tb
# Loading work.button
vsim -L gowin work.rom_witsanu_tb
# End time: 17:41:21 on Jun 23,2024, Elapsed time: 0:01:25
# Errors: 0, Warnings: 1
# vsim -L gowin work.rom_witsanu_tb 
# Start time: 17:41:21 on Jun 23,2024
# Loading work.rom_witsanu_tb
# ** Error: (vsim-3037) Missing instance name in instantiation of 'rom_witsanu'.
#    Time: 0 ps  Iteration: 0  Instance: /rom_witsanu_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v Line: 18
# Error loading design
# End time: 17:41:21 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of rom_witsanu_tb.v was successful.
# Load canceled
vsim -L gowin work.rom_witsanu_tb
# vsim -L gowin work.rom_witsanu_tb 
# Start time: 17:41:40 on Jun 23,2024
# Loading work.rom_witsanu_tb
# Loading work.rom_witsanu
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'dout'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/rom_witsanu.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /rom_witsanu_tb/rom_witsanu_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v Line: 13
add wave -position insertpoint  \
sim:/rom_witsanu_tb/Fg_CLK_tb \
sim:/rom_witsanu_tb/RESETn_tb \
sim:/rom_witsanu_tb/Address_i \
sim:/rom_witsanu_tb/dout_o \
sim:/rom_witsanu_tb/dotu_o
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v(35)
#    Time: 20039 ps  Iteration: 1  Instance: /rom_witsanu_tb
# Break in Module rom_witsanu_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v line 35
# Compile of coef_prom_tb.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:46 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 17:42:46 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "rom_witsanu_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'dout'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/rom_witsanu.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /rom_witsanu_tb/rom_witsanu_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v Line: 13
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v(35)
#    Time: 20039 ps  Iteration: 1  Instance: /rom_witsanu_tb
# Break in Module rom_witsanu_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v line 35
# 0 ps
# 21041 ps
vsim -L gowin work.rom_witsanu_tb
# End time: 17:43:05 on Jun 23,2024, Elapsed time: 0:01:25
# Errors: 0, Warnings: 2
# vsim -L gowin work.rom_witsanu_tb 
# Start time: 17:43:05 on Jun 23,2024
# Loading work.rom_witsanu_tb
# Loading work.rom_witsanu
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'dout'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/rom_witsanu.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /rom_witsanu_tb/rom_witsanu_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v Line: 13
add wave -position insertpoint  \
sim:/rom_witsanu_tb/Fg_CLK_tb \
sim:/rom_witsanu_tb/RESETn_tb \
sim:/rom_witsanu_tb/Address_i \
sim:/rom_witsanu_tb/dout_o \
sim:/rom_witsanu_tb/dotu_o
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v(35)
#    Time: 20039 ps  Iteration: 1  Instance: /rom_witsanu_tb
# Break in Module rom_witsanu_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v line 35
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:44:56 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 17:44:56 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "rom_witsanu_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'dout'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/rom_witsanu.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /rom_witsanu_tb/rom_witsanu_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v Line: 13
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v(35)
#    Time: 20039 ps  Iteration: 1  Instance: /rom_witsanu_tb
# Break in Module rom_witsanu_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v line 35
# 0 ps
# 21041 ps
# Compile of coef_prom_tb.v failed with 1 errors.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:37 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 17:45:37 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "rom_witsanu_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'dout'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/rom_witsanu.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /rom_witsanu_tb/rom_witsanu_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v Line: 13
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v(35)
#    Time: 20039 ps  Iteration: 1  Instance: /rom_witsanu_tb
# Break in Module rom_witsanu_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v line 35
# 0 ps
# 21041 ps
# Compile of rom_witsanu_tb.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:30 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 17:46:30 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "rom_witsanu_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_witsanu_tb
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'dout'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/rom_witsanu.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /rom_witsanu_tb/rom_witsanu_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v Line: 13
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v(35)
#    Time: 20039 ps  Iteration: 1  Instance: /rom_witsanu_tb
# Break in Module rom_witsanu_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v line 35
# 0 ps
# 21041 ps
# Compile of rom_witsanu_tb.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:22 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 17:47:22 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "rom_witsanu_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_witsanu_tb
# Warning in wave window restart: (vish-4014) No objects found matching '/rom_witsanu_tb/dotu_o'. 
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v(35)
#    Time: 20039 ps  Iteration: 1  Instance: /rom_witsanu_tb
# Break in Module rom_witsanu_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v line 35
# 0 ps
# 21041 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:43 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 17:47:44 on Jun 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "rom_witsanu_tb.vcd"
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v(35)
#    Time: 20039 ps  Iteration: 1  Instance: /rom_witsanu_tb
# Break in Module rom_witsanu_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v line 35
# 0 ps
# 21041 ps
# Compile of rom_witsanu_tb.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:51 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 17:48:52 on Jun 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "rom_witsanu_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_witsanu_tb
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v(35)
#    Time: 20039 ps  Iteration: 1  Instance: /rom_witsanu_tb
# Break in Module rom_witsanu_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v line 35
# 0 ps
# 21041 ps
# Compile of rom_witsanu_tb.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:34 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 17:49:34 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "rom_witsanu_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_witsanu_tb
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v(35)
#    Time: 20059 ps  Iteration: 1  Instance: /rom_witsanu_tb
# Break in Module rom_witsanu_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rom_witsanu_tb.v line 35
# 0 ps
# 21062 ps
# Compile of coef_prom_tb.v was successful.
vsim -L gowin work.coef_prom_tb
# End time: 17:52:11 on Jun 23,2024, Elapsed time: 0:09:06
# Errors: 0, Warnings: 2
# vsim -L gowin work.coef_prom_tb 
# Start time: 17:52:11 on Jun 23,2024
# Loading work.coef_prom_tb
# Loading work.coef_prom
# Loading gowin.pROM
# ** Error: (vsim-3043) Unresolved reference to 'ad'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 18
# ** Error: (vsim-3043) Unresolved reference to 'ad'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 18
# ** Error: (vsim-3043) Unresolved reference to 'ce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 16
# ** Error: (vsim-3043) Unresolved reference to 'ce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 16
# ** Error: (vsim-3043) Unresolved reference to 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 14
# ** Error: (vsim-3043) Unresolved reference to 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 14
# ** Error: (vsim-3043) Unresolved reference to 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 20
# ** Error: (vsim-3043) Unresolved reference to 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 20
# ** Error: (vsim-3043) Unresolved reference to 'oce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 15
# ** Error: (vsim-3043) Unresolved reference to 'oce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 15
# ** Error: (vsim-3043) Unresolved reference to 'reset'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 17
# ** Error: (vsim-3043) Unresolved reference to 'reset'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'dout'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/coef_prom.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'ad'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/coef_prom.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# Error loading design
# End time: 17:52:11 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 13, Warnings: 3
# Load canceled
# Compile of coef_prom_tb.v was successful.
vsim -L gowin work.coef_prom_tb
# vsim -L gowin work.coef_prom_tb 
# Start time: 17:56:14 on Jun 23,2024
# Loading work.coef_prom_tb
# Loading work.coef_prom
# Loading gowin.pROM
# ** Error: (vsim-3043) Unresolved reference to 'ad'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 18
# ** Error: (vsim-3043) Unresolved reference to 'ad'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 18
# ** Error: (vsim-3043) Unresolved reference to 'ce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 16
# ** Error: (vsim-3043) Unresolved reference to 'ce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 16
# ** Error: (vsim-3043) Unresolved reference to 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 14
# ** Error: (vsim-3043) Unresolved reference to 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 14
# ** Error: (vsim-3043) Unresolved reference to 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 20
# ** Error: (vsim-3043) Unresolved reference to 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 20
# ** Error: (vsim-3043) Unresolved reference to 'oce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 15
# ** Error: (vsim-3043) Unresolved reference to 'oce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 15
# ** Error: (vsim-3043) Unresolved reference to 'reset'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 17
# ** Error: (vsim-3043) Unresolved reference to 'reset'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'dout'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/coef_prom.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'ad'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/coef_prom.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# Error loading design
# End time: 17:56:14 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 13, Warnings: 4
vsim -L gowin work.coef_prom_tb
# vsim -L gowin work.coef_prom_tb 
# Start time: 17:56:59 on Jun 23,2024
# Loading work.coef_prom_tb
# Loading work.coef_prom
# Loading gowin.pROM
# ** Error: (vsim-3043) Unresolved reference to 'ad'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 18
# ** Error: (vsim-3043) Unresolved reference to 'ad'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 18
# ** Error: (vsim-3043) Unresolved reference to 'ce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 16
# ** Error: (vsim-3043) Unresolved reference to 'ce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 16
# ** Error: (vsim-3043) Unresolved reference to 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 14
# ** Error: (vsim-3043) Unresolved reference to 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 14
# ** Error: (vsim-3043) Unresolved reference to 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 20
# ** Error: (vsim-3043) Unresolved reference to 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 20
# ** Error: (vsim-3043) Unresolved reference to 'oce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 15
# ** Error: (vsim-3043) Unresolved reference to 'oce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 15
# ** Error: (vsim-3043) Unresolved reference to 'reset'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 17
# ** Error: (vsim-3043) Unresolved reference to 'reset'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'dout'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/coef_prom.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'ad'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/coef_prom.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# Error loading design
# End time: 17:56:59 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 13, Warnings: 3
# Compile of coef_prom_tb.v failed with 1 errors.
# Compile of coef_prom_tb.v was successful.
vsim -L gowin work.coef_prom_tb
# vsim -L gowin work.coef_prom_tb 
# Start time: 17:57:21 on Jun 23,2024
# Loading work.coef_prom_tb
# Loading work.coef_prom
# Loading gowin.pROM
# ** Error: (vsim-3043) Unresolved reference to 'ad'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 20
# ** Error: (vsim-3043) Unresolved reference to 'ad'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 20
# ** Error: (vsim-3043) Unresolved reference to 'ce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 18
# ** Error: (vsim-3043) Unresolved reference to 'ce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 18
# ** Error: (vsim-3043) Unresolved reference to 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 16
# ** Error: (vsim-3043) Unresolved reference to 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 16
# ** Error: (vsim-3043) Unresolved reference to 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 14
# ** Error: (vsim-3043) Unresolved reference to 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 14
# ** Error: (vsim-3043) Unresolved reference to 'oce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 17
# ** Error: (vsim-3043) Unresolved reference to 'oce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 17
# ** Error: (vsim-3043) Unresolved reference to 'reset'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 19
# ** Error: (vsim-3043) Unresolved reference to 'reset'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'dout'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/coef_prom.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'ad'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/coef_prom.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# Error loading design
# End time: 17:57:21 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 13, Warnings: 5
vsim -L gowin work.coef_prom_tb
# vsim -L gowin work.coef_prom_tb 
# Start time: 17:58:54 on Jun 23,2024
# Loading work.coef_prom_tb
# Loading work.coef_prom
# Loading gowin.pROM
# ** Error: (vsim-3043) Unresolved reference to 'ad'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 20
# ** Error: (vsim-3043) Unresolved reference to 'ad'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 20
# ** Error: (vsim-3043) Unresolved reference to 'ce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 18
# ** Error: (vsim-3043) Unresolved reference to 'ce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 18
# ** Error: (vsim-3043) Unresolved reference to 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 16
# ** Error: (vsim-3043) Unresolved reference to 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 16
# ** Error: (vsim-3043) Unresolved reference to 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 14
# ** Error: (vsim-3043) Unresolved reference to 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 14
# ** Error: (vsim-3043) Unresolved reference to 'oce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 17
# ** Error: (vsim-3043) Unresolved reference to 'oce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 17
# ** Error: (vsim-3043) Unresolved reference to 'reset'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 19
# ** Error: (vsim-3043) Unresolved reference to 'reset'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'dout'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/coef_prom.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'ad'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/coef_prom.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# Error loading design
# End time: 17:58:55 on Jun 23,2024, Elapsed time: 0:00:01
# Errors: 13, Warnings: 3
vsim -L gowin work.coef_prom_tb
# vsim -L gowin work.coef_prom_tb 
# Start time: 17:58:57 on Jun 23,2024
# Loading work.coef_prom_tb
# Loading work.coef_prom
# Loading gowin.pROM
# ** Error: (vsim-3043) Unresolved reference to 'ad'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 20
# ** Error: (vsim-3043) Unresolved reference to 'ad'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 20
# ** Error: (vsim-3043) Unresolved reference to 'ce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 18
# ** Error: (vsim-3043) Unresolved reference to 'ce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 18
# ** Error: (vsim-3043) Unresolved reference to 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 16
# ** Error: (vsim-3043) Unresolved reference to 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 16
# ** Error: (vsim-3043) Unresolved reference to 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 14
# ** Error: (vsim-3043) Unresolved reference to 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 14
# ** Error: (vsim-3043) Unresolved reference to 'oce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 17
# ** Error: (vsim-3043) Unresolved reference to 'oce'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 17
# ** Error: (vsim-3043) Unresolved reference to 'reset'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 19
# ** Error: (vsim-3043) Unresolved reference to 'reset'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'dout'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/coef_prom.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'ad'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/coef_prom.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /coef_prom_tb/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v Line: 13
# Error loading design
# End time: 17:58:57 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 13, Warnings: 3
# Compile of coef_prom_tb.v was successful.
vsim -L gowin work.coef_prom_tb
# vsim -L gowin work.coef_prom_tb 
# Start time: 17:59:01 on Jun 23,2024
# Loading work.coef_prom_tb
# Loading work.coef_prom
# Loading gowin.pROM
add wave -position insertpoint  \
sim:/coef_prom_tb/RESETn_tb \
sim:/coef_prom_tb/Fg_CLK_tb \
sim:/coef_prom_tb/Address_i \
sim:/coef_prom_tb/oce_i \
sim:/coef_prom_tb/dout_o
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:59:13 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 17:59:13 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v(42)
#    Time: 58311567 ps  Iteration: 1  Instance: /coef_prom_tb
# Break in Module coef_prom_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v line 42
# 0 ps
# 61227145 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:19 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 18:02:19 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "coef_prom_tb.vcd"
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v(42)
#    Time: 58311567 ps  Iteration: 1  Instance: /coef_prom_tb
# Break in Module coef_prom_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v line 42
# 0 ps
# 61227145 ps
# Compile of coef_prom_tb.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:52 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 18:02:52 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "coef_prom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.coef_prom_tb
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v(49)
#    Time: 70811367 ps  Iteration: 1  Instance: /coef_prom_tb
# Break in Module coef_prom_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v line 49
# 0 ps
# 74351935 ps
vsim -L gowin work.lookup_table_tb
# End time: 18:04:16 on Jun 23,2024, Elapsed time: 0:05:15
# Errors: 0, Warnings: 1
# vsim -L gowin work.lookup_table_tb 
# Start time: 18:04:16 on Jun 23,2024
# Loading work.lookup_table_tb
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# ** Error: (vsim-3063) Port 'Adddress' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /lookup_table_tb/lookup_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/lookup_table_tb.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /lookup_table_tb/lookup_module/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/lookup_table.v Line: 16
# Error loading design
# End time: 18:04:16 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# Compile of lookup_table_tb.v was successful.
vsim -L gowin work.lookup_table_tb
# vsim -L gowin work.lookup_table_tb 
# Start time: 18:06:21 on Jun 23,2024
# Loading work.lookup_table_tb
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# ** Error: (vsim-3063) Port 'Adddress' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /lookup_table_tb/lookup_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/lookup_table_tb.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /lookup_table_tb/lookup_module/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/lookup_table.v Line: 16
# Error loading design
# End time: 18:06:21 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
vsim -L gowin work.lookup_table_tb
# vsim -L gowin work.lookup_table_tb 
# Start time: 18:06:36 on Jun 23,2024
# Loading work.lookup_table_tb
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# ** Error: (vsim-3063) Port 'Adddress' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /lookup_table_tb/lookup_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/lookup_table_tb.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /lookup_table_tb/lookup_module/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/lookup_table.v Line: 16
# Error loading design
# End time: 18:06:36 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# Compile of lookup_table_tb.v was successful.
vsim -L gowin work.lookup_table_tb
# vsim -L gowin work.lookup_table_tb 
# Start time: 18:06:41 on Jun 23,2024
# Loading work.lookup_table_tb
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /lookup_table_tb/lookup_module/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/lookup_table.v Line: 16
# Error loading design
# End time: 18:06:41 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of lookup_table.v failed with 3 errors.
# Compile of lookup_table.v failed with 3 errors.
# Compile of lookup_table.v was successful.
vsim -L gowin work.lookup_table_tb
# vsim -L gowin work.lookup_table_tb 
# Start time: 18:11:06 on Jun 23,2024
# Loading work.lookup_table_tb
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /lookup_table_tb/lookup_module/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/lookup_table.v Line: 16
# Error loading design
# End time: 18:11:06 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
# Compile of lookup_table.v was successful.
vsim -L gowin work.lookup_table_tb
# vsim -L gowin work.lookup_table_tb 
# Start time: 18:13:12 on Jun 23,2024
# Loading work.lookup_table_tb
# Loading work.lookup_table
# ** Error: (vsim-3037) Missing instance name in instantiation of 'coef_prom'.
#    Time: 0 ps  Iteration: 0  Instance: /lookup_table_tb/lookup_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/lookup_table.v Line: 25
# Error loading design
# End time: 18:13:13 on Jun 23,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of lookup_table.v was successful.
vsim -L gowin work.lookup_table_tb
# vsim -L gowin work.lookup_table_tb 
# Start time: 18:13:40 on Jun 23,2024
# Loading work.lookup_table_tb
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /lookup_table_tb/lookup_module/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/lookup_table.v Line: 16
# Error loading design
# End time: 18:13:40 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vsim -L gowin work.lookup_table_tb
# vsim -L gowin work.lookup_table_tb 
# Start time: 18:14:24 on Jun 23,2024
# Loading work.lookup_table_tb
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'dout'.
#    Time: 0 ps  Iteration: 0  Instance: /lookup_table_tb/lookup_module/rom_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/lookup_table.v Line: 16
# Error loading design
# End time: 18:14:24 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of lookup_table.v was successful.
vsim -L gowin work.lookup_table_tb
# vsim -L gowin work.lookup_table_tb 
# Start time: 18:14:28 on Jun 23,2024
# Loading work.lookup_table_tb
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
add wave -position insertpoint  \
sim:/lookup_table_tb/Fg_CLK_tb \
sim:/lookup_table_tb/RESETn_tb \
sim:/lookup_table_tb/Address_i \
sim:/lookup_table_tb/sin1x_o \
sim:/lookup_table_tb/cos2x_o
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:42 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 18:14:42 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/lookup_table_tb.v(42)
#    Time: 54561627 ps  Iteration: 1  Instance: /lookup_table_tb
# Break in Module lookup_table_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/lookup_table_tb.v line 42
# 0 ps
# 57289708 ps
# Compile of clk_divider_tb.v was successful.
# Compile of rotary.v was successful.
# Compile of rotary_tb.v was successful.
# Compile of lookup_table.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -L gowin work.rotary_tb
# End time: 18:23:44 on Jun 23,2024, Elapsed time: 0:09:16
# Errors: 0, Warnings: 2
# vsim -L gowin work.rotary_tb 
# Start time: 18:23:44 on Jun 23,2024
# Loading work.rotary_tb
# Loading work.rotary
add wave -position insertpoint  \
sim:/rotary_tb/Fg_CLK_tb \
sim:/rotary_tb/RESETn_tb \
sim:/rotary_tb/Rot_A_i \
sim:/rotary_tb/Rot_B_i \
sim:/rotary_tb/Rot_C_i \
sim:/rotary_tb/Adddress_o \
sim:/rotary_tb/FreqChng_o
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rotary_tb.v(437)
#    Time: 3347133945 ps  Iteration: 1  Instance: /rotary_tb
# Break in Module rotary_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/rotary_tb.v line 437
vsim -L gowin work.lookup_table_tb
# End time: 18:58:37 on Jun 23,2024, Elapsed time: 0:34:53
# Errors: 0, Warnings: 1
# vsim -L gowin work.lookup_table_tb 
# Start time: 18:58:37 on Jun 23,2024
# Loading work.lookup_table_tb
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
vsim -L gowin work.coef_prom_tb
# End time: 19:17:03 on Jun 23,2024, Elapsed time: 0:18:26
# Errors: 0, Warnings: 1
# vsim -L gowin work.coef_prom_tb 
# Start time: 19:17:03 on Jun 23,2024
# Loading work.coef_prom_tb
# Loading work.coef_prom
# Loading gowin.pROM
add wave -position insertpoint  \
sim:/coef_prom_tb/RESETn_tb \
sim:/coef_prom_tb/Fg_CLK_tb \
sim:/coef_prom_tb/Address_i \
sim:/coef_prom_tb/oce_i \
sim:/coef_prom_tb/dout_o
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:17:40 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:17:40 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v(49)
#    Time: 70811367 ps  Iteration: 1  Instance: /coef_prom_tb
# Break in Module coef_prom_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/coef_prom_tb.v line 49
# 0 ps
# 74351935 ps
do 02_script/sim
# Cannot open macro file: 02_script/sim
do 02_script/sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:56:12 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f "+define+INCLUDE_RSTN" 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:56:12 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:56:13 on Jun 23,2024, Elapsed time: 0:39:10
# Errors: 0, Warnings: 1
# vsim work.pll_module_tb -L gowin 
# Start time: 19:56:13 on Jun 23,2024
# Loading sv_std.std
# Loading work.pll_module_tb
# Loading work.pll_module
# Loading gowin.rPLL
# Starting test
# ** Note: $stop    : 01_testbench/pll_module_tb.sv(57)
#    Time: 745516162 ps  Iteration: 1  Instance: /pll_module_tb
# Break in Module pll_module_tb at 01_testbench/pll_module_tb.sv line 57
# 0 ps
# 782791970 ps
# Compile of pll_module_tb.sv failed with 1 errors.
# Compile of pll_module_tb.sv was successful.
do 02_script/sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:02:44 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f "+define+INCLUDE_RSTN" 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 20:02:44 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:02:47 on Jun 23,2024, Elapsed time: 0:06:34
# Errors: 0, Warnings: 3
# vsim work.pll_module_tb -L gowin 
# Start time: 20:02:47 on Jun 23,2024
# Loading sv_std.std
# Loading work.pll_module_tb
# Loading work.pll_module
# Loading gowin.rPLL
# Starting test
# ** Note: $stop    : 01_testbench/pll_module_tb.sv(62)
#    Time: 745516162 ps  Iteration: 1  Instance: /pll_module_tb
# Break in Module pll_module_tb at 01_testbench/pll_module_tb.sv line 62
# 0 ps
# 782791970 ps
do 02_script/sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:03:42 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f "+define+INCLUDE_RSTN0" 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 20:03:42 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:03:43 on Jun 23,2024, Elapsed time: 0:00:56
# Errors: 0, Warnings: 1
# vsim work.pll_module_tb -L gowin 
# Start time: 20:03:43 on Jun 23,2024
# Loading sv_std.std
# Loading work.pll_module_tb
# Loading work.pll_module
# Loading gowin.rPLL
# Starting test
# ** Note: $stop    : 01_testbench/pll_module_tb.sv(62)
#    Time: 745516162 ps  Iteration: 1  Instance: /pll_module_tb
# Break in Module pll_module_tb at 01_testbench/pll_module_tb.sv line 62
# 0 ps
# 782791970 ps
# Compile of pll_module.v was successful.
# Compile of pll_module_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
do 02_script/sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:04:31 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f "+define+INCLUDE_RSTN0" 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 20:04:31 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:04:32 on Jun 23,2024, Elapsed time: 0:00:49
# Errors: 0, Warnings: 2
# vsim work.pll_module_tb -L gowin 
# Start time: 20:04:32 on Jun 23,2024
# Loading sv_std.std
# Loading work.pll_module_tb
# Loading work.pll_module
# Loading gowin.rPLL
# Starting test
# ** Note: $stop    : 01_testbench/pll_module_tb.sv(62)
#    Time: 745516162 ps  Iteration: 1  Instance: /pll_module_tb
# Break in Module pll_module_tb at 01_testbench/pll_module_tb.sv line 62
# 0 ps
# 782791970 ps
# Compile of pll_module.v was successful.
# Compile of pll_module_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
do 02_script/sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:05:30 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f "+define+INCLUDE_RSTN0" 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 20:05:30 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:05:31 on Jun 23,2024, Elapsed time: 0:00:59
# Errors: 0, Warnings: 2
# vsim work.pll_module_tb -L gowin 
# Start time: 20:05:31 on Jun 23,2024
# Loading sv_std.std
# Loading work.pll_module_tb
# Loading work.pll_module
# Loading gowin.rPLL
# Starting test
# ** Note: $stop    : 01_testbench/pll_module_tb.sv(57)
#    Time: 745516162 ps  Iteration: 1  Instance: /pll_module_tb
# Break in Module pll_module_tb at 01_testbench/pll_module_tb.sv line 57
# 0 ps
# 782791970 ps
# Compile of pll_module.v was successful.
# Compile of pll_module_tb.v was successful.
# Compile of clk_divider.v was successful.
# Compile of clk_divider_tb.v was successful.
# Compile of pll_module_tb.sv was successful.
# Compile of button_tb.sv was successful.
# Compile of button.v was successful.
# Compile of sampling_control_tb.v was successful.
# Compile of sampling_control.v was successful.
# Compile of oscillator.v failed with 1 errors.
# Compile of oscillator_tb.v was successful.
# Compile of interpolator.v failed with 2 errors.
# Compile of interpolator_tb.v was successful.
# Compile of rotary.v was successful.
# Compile of rotary_tb.v was successful.
# Compile of coef_prom.v was successful.
# Compile of lookup_table.v was successful.
# Compile of lookup_table_tb.v was successful.
# Compile of coef_prom_tb.v was successful.
# 19 compiles, 2 failed with 3 errors.
# Compile of fillter_mode4_tb.v failed with 1 errors.
# Compile of fillter_mode4.v failed with 3 errors.
# 2 compiles, 2 failed with 4 errors.
# Compile of fillter_mode4_tb.v failed with 1 errors.
# Compile of fillter_mode4.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of fillter_mode4_tb.v was successful.
vsim -L gowin work.fillter_mode4_tb
# End time: 22:05:01 on Jun 23,2024, Elapsed time: 1:59:30
# Errors: 0, Warnings: 7
# vsim -L gowin work.fillter_mode4_tb 
# Start time: 22:05:01 on Jun 23,2024
# Loading work.fillter_mode4_tb
# Loading work.fillter_mode4
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'Address_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Mode_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# ** Error: (vsim-3063) Port 'Adddress_o' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# Error loading design
# End time: 22:05:01 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Load canceled
# Compile of fillter_mode4_tb.v was successful.
vsim -L gowin work.fillter_mode4_tb
# vsim -L gowin work.fillter_mode4_tb 
# Start time: 22:07:10 on Jun 23,2024
# Loading work.fillter_mode4_tb
# Loading work.fillter_mode4
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'Address_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Mode_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'Address_o'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
add wave -position insertpoint  \
sim:/fillter_mode4_tb/Address_i_tb \
sim:/fillter_mode4_tb/Mode_i_tb \
sim:/fillter_mode4_tb/clk \
sim:/fillter_mode4_tb/Address_o_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v(31)
#    Time: 1805 ns  Iteration: 1  Instance: /fillter_mode4_tb
# Break in Module fillter_mode4_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v line 31
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:08:08 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 22:08:08 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "fillter_mode4_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'Address_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Mode_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'Address_o'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v(31)
#    Time: 1805 ns  Iteration: 1  Instance: /fillter_mode4_tb
# Break in Module fillter_mode4_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v line 31
# 0 ps
# 1895250 ps
vsim -L gowin work.fillter_mode4_tb
# End time: 22:08:25 on Jun 23,2024, Elapsed time: 0:01:15
# Errors: 0, Warnings: 4
# vsim -L gowin work.fillter_mode4_tb 
# Start time: 22:08:25 on Jun 23,2024
# Loading work.fillter_mode4_tb
# Loading work.fillter_mode4
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'Address_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Mode_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'Address_o'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
add wave -position insertpoint  \
sim:/fillter_mode4_tb/Address_i_tb \
sim:/fillter_mode4_tb/Mode_i_tb \
sim:/fillter_mode4_tb/clk \
sim:/fillter_mode4_tb/Address_o_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v(31)
#    Time: 1805 ns  Iteration: 1  Instance: /fillter_mode4_tb
# Break in Module fillter_mode4_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v line 31
vsim -L gowin work.fillter_mode4_tb
# End time: 22:09:06 on Jun 23,2024, Elapsed time: 0:00:41
# Errors: 0, Warnings: 4
# vsim -L gowin work.fillter_mode4_tb 
# Start time: 22:09:06 on Jun 23,2024
# Loading work.fillter_mode4_tb
# Loading work.fillter_mode4
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'Address_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Mode_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (1) for port 'Address_o'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# Compile of fillter_mode4_tb.v was successful.
vsim -L gowin work.fillter_mode4_tb
# End time: 22:09:19 on Jun 23,2024, Elapsed time: 0:00:13
# Errors: 0, Warnings: 5
# vsim -L gowin work.fillter_mode4_tb 
# Start time: 22:09:19 on Jun 23,2024
# Loading work.fillter_mode4_tb
# Loading work.fillter_mode4
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Mode_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
add wave -position insertpoint  \
sim:/fillter_mode4_tb/Address_i_tb \
sim:/fillter_mode4_tb/Mode_i_tb \
sim:/fillter_mode4_tb/clk \
sim:/fillter_mode4_tb/Address_o_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v(31)
#    Time: 1805 ns  Iteration: 1  Instance: /fillter_mode4_tb
# Break in Module fillter_mode4_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v line 31
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:02 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 22:10:02 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "fillter_mode4_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Mode_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v(31)
#    Time: 1805 ns  Iteration: 1  Instance: /fillter_mode4_tb
# Break in Module fillter_mode4_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v line 31
# 0 ps
# 1895250 ps
# Compile of fillter_mode4_tb.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:28 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 22:10:28 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "fillter_mode4_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fillter_mode4_tb
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Mode_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v(31)
#    Time: 2407 ns  Iteration: 1  Instance: /fillter_mode4_tb
# Break in Module fillter_mode4_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v line 31
# 0 ps
# 2527350 ps
# Compile of fillter_mode4.v was successful.
vsim -L gowin work.fillter_mode4_tb
# End time: 22:11:45 on Jun 23,2024, Elapsed time: 0:02:26
# Errors: 0, Warnings: 3
# vsim -L gowin work.fillter_mode4_tb 
# Start time: 22:11:45 on Jun 23,2024
# Loading work.fillter_mode4_tb
# Loading work.fillter_mode4
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Mode_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
add wave -position insertpoint  \
sim:/fillter_mode4_tb/Address_i_tb \
sim:/fillter_mode4_tb/Mode_i_tb \
sim:/fillter_mode4_tb/clk \
sim:/fillter_mode4_tb/Address_o_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v(31)
#    Time: 2407 ns  Iteration: 1  Instance: /fillter_mode4_tb
# Break in Module fillter_mode4_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v line 31
# Compile of fillter_mode4.v was successful.
vsim -L gowin work.fillter_mode4_tb
# End time: 22:12:52 on Jun 23,2024, Elapsed time: 0:01:07
# Errors: 0, Warnings: 3
# vsim -L gowin work.fillter_mode4_tb 
# Start time: 22:12:52 on Jun 23,2024
# Loading work.fillter_mode4_tb
# Loading work.fillter_mode4
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Mode_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
add wave -position insertpoint  \
sim:/fillter_mode4_tb/Address_i_tb \
sim:/fillter_mode4_tb/Mode_i_tb \
sim:/fillter_mode4_tb/clk \
sim:/fillter_mode4_tb/Address_o_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v(31)
#    Time: 2407 ns  Iteration: 1  Instance: /fillter_mode4_tb
# Break in Module fillter_mode4_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v line 31
# Compile of fillter_mode4.v was successful.
vsim -L gowin work.fillter_mode4_tb
# End time: 22:14:20 on Jun 23,2024, Elapsed time: 0:01:28
# Errors: 0, Warnings: 3
# vsim -L gowin work.fillter_mode4_tb 
# Start time: 22:14:20 on Jun 23,2024
# Loading work.fillter_mode4_tb
# Loading work.fillter_mode4
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Mode_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
add wave -position insertpoint  \
sim:/fillter_mode4_tb/Address_i_tb \
sim:/fillter_mode4_tb/Mode_i_tb \
sim:/fillter_mode4_tb/clk \
sim:/fillter_mode4_tb/Address_o_tb
run -continue
# Starting test
run -all
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v(31)
#    Time: 2407 ns  Iteration: 1  Instance: /fillter_mode4_tb
# Break in Module fillter_mode4_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v line 31
# Compile of fillter_mode4.v was successful.
vsim -L gowin work.fillter_mode4_tb
# End time: 22:15:15 on Jun 23,2024, Elapsed time: 0:00:55
# Errors: 0, Warnings: 3
# vsim -L gowin work.fillter_mode4_tb 
# Start time: 22:15:15 on Jun 23,2024
# Loading work.fillter_mode4_tb
# Loading work.fillter_mode4
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Mode_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
add wave -position insertpoint  \
sim:/fillter_mode4_tb/Address_i_tb \
sim:/fillter_mode4_tb/Mode_i_tb \
sim:/fillter_mode4_tb/clk \
sim:/fillter_mode4_tb/Address_o_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v(31)
#    Time: 2407 ns  Iteration: 1  Instance: /fillter_mode4_tb
# Break in Module fillter_mode4_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v line 31
# Compile of fillter_mode4.v was successful.
vsim -L gowin work.fillter_mode4_tb
# End time: 22:17:33 on Jun 23,2024, Elapsed time: 0:02:18
# Errors: 0, Warnings: 3
# vsim -L gowin work.fillter_mode4_tb 
# Start time: 22:17:33 on Jun 23,2024
# Loading work.fillter_mode4_tb
# Loading work.fillter_mode4
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Mode_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
add wave -position insertpoint  \
sim:/fillter_mode4_tb/Address_i_tb \
sim:/fillter_mode4_tb/Mode_i_tb \
sim:/fillter_mode4_tb/clk \
sim:/fillter_mode4_tb/Address_o_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v(31)
#    Time: 2407 ns  Iteration: 1  Instance: /fillter_mode4_tb
# Break in Module fillter_mode4_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v line 31
vsim -L gowin work.fillter_mode4_tb
# End time: 22:18:23 on Jun 23,2024, Elapsed time: 0:00:50
# Errors: 0, Warnings: 2
# vsim -L gowin work.fillter_mode4_tb 
# Start time: 22:18:23 on Jun 23,2024
# Loading work.fillter_mode4_tb
# Loading work.fillter_mode4
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Mode_i'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/fillter_mode4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /fillter_mode4_tb/fillter_mode4_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v Line: 14
add wave -position insertpoint  \
sim:/fillter_mode4_tb/Address_i_tb \
sim:/fillter_mode4_tb/Mode_i_tb \
sim:/fillter_mode4_tb/clk \
sim:/fillter_mode4_tb/Address_o_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v(31)
#    Time: 2407 ns  Iteration: 1  Instance: /fillter_mode4_tb
# Break in Module fillter_mode4_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/fillter_mode4_tb.v line 31
# Compile of fillter_mode4.v failed with 1 errors.
# Compile of fillter_mode4.v failed with 1 errors.
# Compile of fillter_mode4.v was successful.
# Compile of pll_module.v was successful.
# Compile of pll_module_tb.v was successful.
# Compile of clk_divider.v was successful.
# Compile of clk_divider_tb.v was successful.
# Compile of pll_module_tb.sv was successful.
# Compile of button_tb.sv was successful.
# Compile of button.v was successful.
# Compile of sampling_control_tb.v was successful.
# Compile of sampling_control.v was successful.
# Compile of oscillator.v failed with 1 errors.
# Compile of oscillator_tb.v was successful.
# Compile of interpolator.v failed with 2 errors.
# Compile of interpolator_tb.v was successful.
# Compile of rotary.v was successful.
# Compile of rotary_tb.v was successful.
# Compile of coef_prom.v was successful.
# Compile of lookup_table.v was successful.
# Compile of lookup_table_tb.v was successful.
# Compile of coef_prom_tb.v was successful.
# Compile of fillter_mode4_tb.v was successful.
# Compile of fillter_mode4.v was successful.
# Compile of dds_top.v failed with 1 errors.
# Compile of dds_top_tb.sv failed with 1 errors.
# 23 compiles, 4 failed with 5 errors.
# Compile of interpolator.v was successful.
# Compile of dds_top.v failed with 1 errors.
# Compile of dds_top.v was successful.
# Compile of dds_top_tb.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of dds_top_tb.sv failed with 1 errors.
# Compile of dds_top_tb.sv failed with 1 errors.
# Compile of dds_top_tb.sv failed with 1 errors.
# Compile of dds_top_tb.sv was successful.
vsim -L gowin work.dds_top_tb
# End time: 22:55:37 on Jun 23,2024, Elapsed time: 0:37:14
# Errors: 0, Warnings: 14
# vsim -L gowin work.dds_top_tb 
# Start time: 22:55:37 on Jun 23,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/sampling_control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/SAMP_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'sin1x'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/lookup_table.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/lookup_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cos2x'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/lookup_table.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/lookup_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 97
# ** Error (suppressible): (vsim-3389) Port 'Mode' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/OSC_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 108
# ** Error (suppressible): (vsim-3389) Port 'freqchange' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/OSC_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 108
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'init1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/OSC_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 108
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'init2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/OSC_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 108
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'out1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/OSC_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 108
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'out2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/OSC_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 108
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'out1'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'out2'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Error loading design
# End time: 22:55:37 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 12
# Compile of dds_top.v was successful.
vsim -L gowin work.dds_top_tb
# vsim -L gowin work.dds_top_tb 
# Start time: 22:56:51 on Jun 23,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Error (suppressible): (vsim-3389) Port 'Mode' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/OSC_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 108
# ** Error (suppressible): (vsim-3389) Port 'freqchange' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/OSC_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 108
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Error loading design
# End time: 22:56:51 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# Compile of dds_top_tb.sv was successful.
# Compile of oscillator.v failed with 1 errors.
# Compile of interpolator.v was successful.
# Compile of oscillator.v was successful.
vsim -L gowin work.dds_top_tb
# vsim -L gowin work.dds_top_tb 
# Start time: 22:59:15 on Jun 23,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
add wave -position insertpoint  \
sim:/dds_top_tb/clk_tb \
sim:/dds_top_tb/reset_gen_tb \
sim:/dds_top_tb/mode_tb \
sim:/dds_top_tb/rota_tb \
sim:/dds_top_tb/rotb_tb \
sim:/dds_top_tb/step_tb \
sim:/dds_top_tb/dac_clk_tb \
sim:/dds_top_tb/output_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(40)
#    Time: 74053482 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 40
# Compile of pll_module.v was successful.
# Compile of pll_module_tb.v was successful.
# Compile of clk_divider.v was successful.
# Compile of clk_divider_tb.v was successful.
# Compile of pll_module_tb.sv was successful.
# Compile of button_tb.sv was successful.
# Compile of button.v was successful.
# Compile of sampling_control_tb.v was successful.
# Compile of sampling_control.v was successful.
# Compile of oscillator.v was successful.
# Compile of oscillator_tb.v was successful.
# Compile of interpolator.v was successful.
# Compile of interpolator_tb.v was successful.
# Compile of rotary.v was successful.
# Compile of rotary_tb.v was successful.
# Compile of coef_prom.v was successful.
# Compile of lookup_table.v was successful.
# Compile of lookup_table_tb.v was successful.
# Compile of coef_prom_tb.v was successful.
# Compile of fillter_mode4_tb.v was successful.
# Compile of fillter_mode4.v was successful.
# Compile of dds_top.v was successful.
# Compile of dds_top_tb.sv was successful.
# 23 compiles, 0 failed with no errors.
add wave -position insertpoint  \
sim:/dds_top_tb/clk_tb \
sim:/dds_top_tb/reset_gen_tb \
sim:/dds_top_tb/mode_tb \
sim:/dds_top_tb/rota_tb \
sim:/dds_top_tb/rotb_tb \
sim:/dds_top_tb/step_tb \
sim:/dds_top_tb/dac_clk_tb \
sim:/dds_top_tb/output_tb
vsim -L gowin work.dds_top_tb
# End time: 23:01:37 on Jun 23,2024, Elapsed time: 0:02:22
# Errors: 0, Warnings: 7
# vsim -L gowin work.dds_top_tb 
# Start time: 23:01:37 on Jun 23,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
add wave -position insertpoint  \
sim:/dds_top_tb/clk_tb \
sim:/dds_top_tb/reset_gen_tb \
sim:/dds_top_tb/mode_tb \
sim:/dds_top_tb/rota_tb \
sim:/dds_top_tb/rotb_tb \
sim:/dds_top_tb/step_tb \
sim:/dds_top_tb/dac_clk_tb \
sim:/dds_top_tb/output_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(40)
#    Time: 74053482 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 40
# Compile of dds_top_tb.sv was successful.
vsim -L gowin work.dds_top_tb
# End time: 23:03:14 on Jun 23,2024, Elapsed time: 0:01:37
# Errors: 0, Warnings: 5
# vsim -L gowin work.dds_top_tb 
# Start time: 23:03:14 on Jun 23,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
add wave -position insertpoint  \
sim:/dds_top_tb/clk_tb \
sim:/dds_top_tb/reset_gen_tb \
sim:/dds_top_tb/mode_tb \
sim:/dds_top_tb/rota_tb \
sim:/dds_top_tb/rotb_tb \
sim:/dds_top_tb/step_tb \
sim:/dds_top_tb/dac_clk_tb \
sim:/dds_top_tb/output_tb
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(45)
#    Time: 85164282 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 45
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:22 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:04:22 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(45)
#    Time: 85164282 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 45
# 0 ps
# 89422496 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:52 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:04:52 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(45)
#    Time: 85164282 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 45
# 0 ps
# 89422496 ps
restart
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(45)
#    Time: 85164282 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 45
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:05:56 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:05:56 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(45)
#    Time: 85164282 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 45
# 0 ps
# 89422496 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:20 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:06:20 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(48)
#    Time: 88867882 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 48
# 0 ps
# 93311276 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:34 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:07:34 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(48)
#    Time: 88867882 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 48
# 0 ps
# 93311276 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:48 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:07:48 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(48)
#    Time: 85164282 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 48
# 0 ps
# 89422496 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:08:49 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:08:49 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(48)
#    Time: 85164282 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 48
# 0 ps
# 89422496 ps
add wave -position insertpoint  \
sim:/dds_top_tb/dut/PLL_module/reset
add wave -position insertpoint  \
sim:/dds_top_tb/dut/PLL_module/clkout
add wave -position insertpoint  \
sim:/dds_top_tb/dut/RESETGEN_module/PllRESETn \
sim:/dds_top_tb/dut/RESETGEN_module/FgRESETn
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:10:28 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:10:28 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(48)
#    Time: 85164282 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 48
# 0 ps
# 89422496 ps
# Compile of dds_top.v was successful.
# Compile of dds_top.v was successful.
# Compile of dds_top_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:12 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:11:12 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(52)
#    Time: 96275082 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 52
# 0 ps
# 101088836 ps
# Compile of dds_top.v was successful.
# Compile of dds_top_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:11:52 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:11:52 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(52)
#    Time: 96275082 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 52
# 0 ps
# 101088836 ps
# Compile of dds_top.v was successful.
# Compile of dds_top_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:12:06 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:12:06 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(52)
#    Time: 96275082 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 52
# 0 ps
# 101088836 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:12:17 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:12:17 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(52)
#    Time: 96275082 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 52
# 0 ps
# 101088836 ps
# Compile of dds_top.v was successful.
# Compile of dds_top_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:12:30 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:12:30 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(52)
#    Time: 96275082 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 52
# 0 ps
# 101088836 ps
add wave -position insertpoint  \
sim:/dds_top_tb/dut/OSC_module/out1 \
sim:/dds_top_tb/dut/OSC_module/out2
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:14:37 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:14:37 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(52)
#    Time: 96275082 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 52
# 0 ps
# 101088836 ps
add wave -position insertpoint  \
sim:/dds_top_tb/dut/lookup_module/sin1x \
sim:/dds_top_tb/dut/lookup_module/cos2x
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:04 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:15:04 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(52)
#    Time: 96275082 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 52
# 0 ps
# 101088836 ps
# Compile of dds_top.v was successful.
# Compile of dds_top_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:04 on Jun 23,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 23:18:04 on Jun 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'input_BTN_mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (12) for port 'output_interp_unsigned'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'osc_out'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/interpolator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dds_top_tb/dut/INTERPOLATOR_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/dds_top.v Line: 122
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(49)
#    Time: 52202242 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 49
# 0 ps
# 54812354 ps
# End time: 23:18:17 on Jun 23,2024, Elapsed time: 0:15:03
# Errors: 0, Warnings: 4
