/home/ICer/EDA_exercise_bupt/cpu_design/defines.v
/home/ICer/EDA_exercise_bupt/cpu_design/rtl/id.v
/home/ICer/EDA_exercise_bupt/cpu_design/tb/tb_top.v
