# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Design/IP_Core/ROM/ROM/sim/ROM.v"
verilog xil_defaultlib  "../../../Design/Code/test_wave.v"
verilog xil_defaultlib  "../../../Design/Code/FFT_Control.v"
verilog xil_defaultlib  "../../../Design/Code/TOP.v"
verilog xil_defaultlib  "../../../TestBeach/tb_fft.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
