
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000683                       # Number of seconds simulated
sim_ticks                                   682886000                       # Number of ticks simulated
final_tick                                  682886000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135701                       # Simulator instruction rate (inst/s)
host_op_rate                                   263442                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39442063                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448712                       # Number of bytes of host memory used
host_seconds                                    17.31                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    682886000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          87360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         230464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             317824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        87360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        21952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           21952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          343                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                343                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         127927648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         337485320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465412968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    127927648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        127927648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32145922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32145922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32145922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        127927648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        337485320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            497558890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000423659250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           71                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           71                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10834                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1091                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4967                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1194                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4967                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1194                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 313664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   74240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  317888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                76416                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     66                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               39                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     682884000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4967                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1194                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    360.194393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.679985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.545362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          302     28.22%     28.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          278     25.98%     54.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          123     11.50%     65.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64      5.98%     71.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      4.39%     76.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           49      4.58%     80.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      2.24%     82.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      2.43%     85.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          157     14.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1070                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           71                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.971831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.664002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.758110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             46     64.79%     64.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             9     12.68%     77.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             5      7.04%     84.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      4.23%     88.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      1.41%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      1.41%     91.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      1.41%     92.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      1.41%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      1.41%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      1.41%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.41%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      1.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            71                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           71                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.338028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.321790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.754864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               58     81.69%     81.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      4.23%     85.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9     12.68%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            71                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        83840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       229824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        74240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 122773054.360464274883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 336548120.769791781902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108715071.036746993661                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1194                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     50419000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    128074500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15997706250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36909.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35566.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13398413.94                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     86599750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               178493500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24505000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17669.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36419.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       459.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.68                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4090                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     887                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     110839.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5176500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2724810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21869820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4071600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             42452460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1339200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       134887080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        16620480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         62092500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              325039650                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            475.979373                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            586102250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1741000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      14300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    247212750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     43280750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      80548750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    295802750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2563260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1335840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13116180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1983600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         30117360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             39605310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1983840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       104504370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        26266560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         74254680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              295731000                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            433.060569                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            590896500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3289000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    293288250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     68405000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      75960500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    229203250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    682886000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  225777                       # Number of BP lookups
system.cpu.branchPred.condPredicted            225777                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8217                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               175267                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   32046                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                491                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          175267                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              98694                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            76573                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3849                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    682886000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      885003                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      165505                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1186                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           130                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    682886000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    682886000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      268462                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           161                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       682886000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1365773                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             308055                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2608396                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      225777                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             130740                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        968280                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16594                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           236                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           71                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    268409                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2607                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1284979                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.921226                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.649752                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   529483     41.21%     41.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5325      0.41%     41.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52403      4.08%     45.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    53221      4.14%     49.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21030      1.64%     51.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75853      5.90%     57.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17193      1.34%     58.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41412      3.22%     61.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   489059     38.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1284979                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.165311                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.909831                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   285727                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                261625                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    713836                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15494                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8297                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4965422                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8297                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   294603                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  134608                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5157                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    718619                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                123695                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4930947                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3450                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11399                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  19779                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  88798                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5627465                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10888969                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4715641                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3750390                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   450472                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            105                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     67362                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               880043                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              170488                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             51205                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13432                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4865862                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 225                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4772715                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2962                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          304949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       429731                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            161                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1284979                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.714236                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.788500                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              299644     23.32%     23.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               63138      4.91%     28.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              114784      8.93%     37.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109843      8.55%     45.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              156525     12.18%     57.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              144546     11.25%     69.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              134458     10.46%     79.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              101426      7.89%     87.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              160615     12.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1284979                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   18390     10.56%     10.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   112      0.06%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.01%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      6      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    23      0.01%     10.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     10.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             78788     45.25%     55.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            66147     37.99%     93.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1440      0.83%     94.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   829      0.48%     95.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8345      4.79%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               44      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7972      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2120622     44.43%     44.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12588      0.26%     44.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1596      0.03%     44.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566141     11.86%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  713      0.01%     56.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26492      0.56%     57.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1730      0.04%     57.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390048      8.17%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                684      0.01%     65.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327404      6.86%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9970      0.21%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.58%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               305022      6.39%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              125351      2.63%     87.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          569049     11.92%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41029      0.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4772715                       # Type of FU issued
system.cpu.iq.rate                           3.494516                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      174135                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.036486                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5394757                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2431055                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2016950                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5612749                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2740050                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2721751                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2053441                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2885437                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140629                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        43363                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10070                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2563                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           656                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8297                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   89145                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7975                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4866087                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1606                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                880043                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               170488                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                143                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    608                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6930                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2887                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7496                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10383                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4754916                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                869530                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17799                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1035030                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   183796                       # Number of branches executed
system.cpu.iew.exec_stores                     165500                       # Number of stores executed
system.cpu.iew.exec_rate                     3.481483                       # Inst execution rate
system.cpu.iew.wb_sent                        4743356                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4738701                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3139881                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4956891                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.469611                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633438                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          304966                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8240                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1239231                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.680619                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.154345                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       316546     25.54%     25.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       133438     10.77%     36.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       118708      9.58%     45.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        63306      5.11%     51.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       120557      9.73%     60.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        60516      4.88%     65.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        64892      5.24%     70.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        63939      5.16%     76.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       297329     23.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1239231                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                297329                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5808005                       # The number of ROB reads
system.cpu.rob.rob_writes                     9778421                       # The number of ROB writes
system.cpu.timesIdled                             774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.581311                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.581311                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.720251                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.720251                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4407393                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1721992                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3737858                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2680229                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    778329                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   982563                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1409660                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    682886000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2138.179457                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              117466                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               580                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            202.527586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2138.179457                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.522016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.522016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3021                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2996                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.737549                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1804555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1804555                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    682886000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       725367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          725367                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159252                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159252                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       884619                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           884619                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       884619                       # number of overall hits
system.cpu.dcache.overall_hits::total          884619                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14689                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14689                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1169                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15858                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15858                       # number of overall misses
system.cpu.dcache.overall_misses::total         15858                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    817033500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    817033500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     77974499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     77974499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    895007999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    895007999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    895007999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    895007999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       740056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       740056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       900477                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       900477                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       900477                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       900477                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019848                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019848                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007287                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007287                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017611                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017611                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017611                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017611                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55622.132208                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55622.132208                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66701.881095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66701.881095                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56438.895132                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56438.895132                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56438.895132                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56438.895132                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14482                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           74                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               202                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.693069                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    24.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          343                       # number of writebacks
system.cpu.dcache.writebacks::total               343                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12253                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12253                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12257                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12257                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2436                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1165                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1165                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3601                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3601                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    165424500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    165424500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     76534999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     76534999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    241959499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    241959499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    241959499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    241959499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003999                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003999                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003999                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003999                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67908.251232                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67908.251232                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65695.278112                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65695.278112                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67192.307415                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67192.307415                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67192.307415                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67192.307415                       # average overall mshr miss latency
system.cpu.dcache.replacements                    580                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    682886000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           489.918724                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              115542                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               854                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            135.295082                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   489.918724                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.956873                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.956873                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            538183                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           538183                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    682886000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       266591                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          266591                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       266591                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           266591                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       266591                       # number of overall hits
system.cpu.icache.overall_hits::total          266591                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1818                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1818                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1818                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1818                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1818                       # number of overall misses
system.cpu.icache.overall_misses::total          1818                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    119990499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119990499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    119990499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119990499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    119990499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119990499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       268409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       268409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       268409                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       268409                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       268409                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       268409                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006773                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006773                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006773                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006773                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006773                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006773                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66001.374587                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66001.374587                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66001.374587                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66001.374587                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66001.374587                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66001.374587                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          854                       # number of writebacks
system.cpu.icache.writebacks::total               854                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          452                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          452                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          452                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          452                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          452                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          452                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1366                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1366                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1366                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1366                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1366                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     94020500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94020500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     94020500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94020500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     94020500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94020500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005089                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005089                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005089                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005089                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68829.062958                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68829.062958                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68829.062958                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68829.062958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68829.062958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68829.062958                       # average overall mshr miss latency
system.cpu.icache.replacements                    854                       # number of replacements
system.membus.snoop_filter.tot_requests          6401                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    682886000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3801                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          343                       # Transaction distribution
system.membus.trans_dist::WritebackClean          854                       # Transaction distribution
system.membus.trans_dist::CleanEvict              237                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1165                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1165                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1366                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2436                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       142016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       142016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       252416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       252416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  394432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4967                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002215                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.047012                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4956     99.78%     99.78% # Request fanout histogram
system.membus.snoop_fanout::1                      11      0.22%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4967                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12055000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7235497                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18987250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
