{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668112391184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668112391184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 05:33:11 2022 " "Processing started: Fri Nov 11 05:33:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668112391184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112391184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp32_rx_mac_tx_onefile -c fp32_rx_mac_tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off fp32_rx_mac_tx_onefile -c fp32_rx_mac_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112391184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668112391395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668112391395 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.sv(1168) " "Verilog HDL information at top.sv(1168): always construct contains both blocking and non-blocking assignments" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1168 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668112397767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 10 10 " "Found 10 design units, including 10 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leading_1_detector_23bit " "Found entity 1: leading_1_detector_23bit" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112397769 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP32_Adder_Combinatorial " "Found entity 2: FP32_Adder_Combinatorial" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112397769 ""} { "Info" "ISGN_ENTITY_NAME" "3 leading_1_detector_48bit " "Found entity 3: leading_1_detector_48bit" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112397769 ""} { "Info" "ISGN_ENTITY_NAME" "4 FP32_Multiplier_Combinatorial " "Found entity 4: FP32_Multiplier_Combinatorial" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112397769 ""} { "Info" "ISGN_ENTITY_NAME" "5 posedge_detector " "Found entity 5: posedge_detector" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 990 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112397769 ""} { "Info" "ISGN_ENTITY_NAME" "6 FP32_MAC_Combinatorial " "Found entity 6: FP32_MAC_Combinatorial" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1010 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112397769 ""} { "Info" "ISGN_ENTITY_NAME" "7 fp32_uart_rx " "Found entity 7: fp32_uart_rx" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112397769 ""} { "Info" "ISGN_ENTITY_NAME" "8 fp32_uart_tx " "Found entity 8: fp32_uart_tx" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112397769 ""} { "Info" "ISGN_ENTITY_NAME" "9 clk_div " "Found entity 9: clk_div" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112397769 ""} { "Info" "ISGN_ENTITY_NAME" "10 fp32_rx_mac_tx " "Found entity 10: fp32_rx_mac_tx" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1901 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112397769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112397769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fp32_rx_mac_tx " "Elaborating entity \"fp32_rx_mac_tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668112397803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:Clock_Divider " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:Clock_Divider\"" {  } { { "top.sv" "Clock_Divider" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112397805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_uart_rx fp32_uart_rx:My_UART_Rx " "Elaborating entity \"fp32_uart_rx\" for hierarchy \"fp32_uart_rx:My_UART_Rx\"" {  } { { "top.sv" "My_UART_Rx" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112397805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 top.sv(1162) " "Verilog HDL assignment warning at top.sv(1162): truncated value with size 32 to match size of target (7)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397815 "|fp32_rx_mac_tx|fp32_uart_rx:My_UART_Rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 top.sv(1230) " "Verilog HDL assignment warning at top.sv(1230): truncated value with size 32 to match size of target (7)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397816 "|fp32_rx_mac_tx|fp32_uart_rx:My_UART_Rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 top.sv(1235) " "Verilog HDL assignment warning at top.sv(1235): truncated value with size 32 to match size of target (7)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397816 "|fp32_rx_mac_tx|fp32_uart_rx:My_UART_Rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_MAC_Combinatorial FP32_MAC_Combinatorial:My_MAC " "Elaborating entity \"FP32_MAC_Combinatorial\" for hierarchy \"FP32_MAC_Combinatorial:My_MAC\"" {  } { { "top.sv" "My_MAC" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112397816 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MAC_READY_O top.sv(1020) " "Output port \"MAC_READY_O\" at top.sv(1020) has no driver" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1020 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668112397818 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posedge_detector FP32_MAC_Combinatorial:My_MAC\|posedge_detector:My_posedge_detector " "Elaborating entity \"posedge_detector\" for hierarchy \"FP32_MAC_Combinatorial:My_MAC\|posedge_detector:My_posedge_detector\"" {  } { { "top.sv" "My_posedge_detector" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112397818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_Multiplier_Combinatorial FP32_MAC_Combinatorial:My_MAC\|FP32_Multiplier_Combinatorial:My_Multiplier " "Elaborating entity \"FP32_Multiplier_Combinatorial\" for hierarchy \"FP32_MAC_Combinatorial:My_MAC\|FP32_Multiplier_Combinatorial:My_Multiplier\"" {  } { { "top.sv" "My_Multiplier" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112397819 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Larger_E top.sv(645) " "Verilog HDL or VHDL warning at top.sv(645): object \"Larger_E\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 645 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668112397821 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Right_Shift top.sv(646) " "Verilog HDL or VHDL warning at top.sv(646): object \"Right_Shift\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 646 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668112397821 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_Equal top.sv(648) " "Verilog HDL or VHDL warning at top.sv(648): object \"E_Equal\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668112397821 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_RightBig top.sv(682) " "Verilog HDL or VHDL warning at top.sv(682): object \"M_RightBig\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 682 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668112397821 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_LeftBig top.sv(682) " "Verilog HDL or VHDL warning at top.sv(682): object \"M_LeftBig\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 682 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668112397821 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_Equal top.sv(682) " "Verilog HDL or VHDL warning at top.sv(682): object \"M_Equal\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 682 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668112397821 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Maximum_Exp_Cost_Carry top.sv(704) " "Verilog HDL or VHDL warning at top.sv(704): object \"Maximum_Exp_Cost_Carry\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 704 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668112397821 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FINAL_EEQ top.sv(756) " "Verilog HDL or VHDL warning at top.sv(756): object \"FINAL_EEQ\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 756 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668112397821 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(953) " "Verilog HDL assignment warning at top.sv(953): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397821 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leading_1_detector_48bit FP32_MAC_Combinatorial:My_MAC\|FP32_Multiplier_Combinatorial:My_Multiplier\|leading_1_detector_48bit:leading_1_detector_48bit_1 " "Elaborating entity \"leading_1_detector_48bit\" for hierarchy \"FP32_MAC_Combinatorial:My_MAC\|FP32_Multiplier_Combinatorial:My_Multiplier\|leading_1_detector_48bit:leading_1_detector_48bit_1\"" {  } { { "top.sv" "leading_1_detector_48bit_1" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112397821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_Adder_Combinatorial FP32_MAC_Combinatorial:My_MAC\|FP32_Adder_Combinatorial:My_Adder " "Elaborating entity \"FP32_Adder_Combinatorial\" for hierarchy \"FP32_MAC_Combinatorial:My_MAC\|FP32_Adder_Combinatorial:My_Adder\"" {  } { { "top.sv" "My_Adder" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112397822 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_RightBig top.sv(138) " "Verilog HDL or VHDL warning at top.sv(138): object \"M_RightBig\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_Equal top.sv(138) " "Verilog HDL or VHDL warning at top.sv(138): object \"M_Equal\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "small_E_sign top.sv(159) " "Verilog HDL or VHDL warning at top.sv(159): object \"small_E_sign\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mantissa_22nd top.sv(189) " "Verilog HDL or VHDL warning at top.sv(189): object \"mantissa_22nd\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lefted_frac_righted_truncated top.sv(194) " "Verilog HDL or VHDL warning at top.sv(194): object \"lefted_frac_righted_truncated\" assigned a value but never read" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(230) " "Verilog HDL assignment warning at top.sv(230): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(235) " "Verilog HDL assignment warning at top.sv(235): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(240) " "Verilog HDL assignment warning at top.sv(240): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(245) " "Verilog HDL assignment warning at top.sv(245): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(250) " "Verilog HDL assignment warning at top.sv(250): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(255) " "Verilog HDL assignment warning at top.sv(255): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(260) " "Verilog HDL assignment warning at top.sv(260): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(265) " "Verilog HDL assignment warning at top.sv(265): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(270) " "Verilog HDL assignment warning at top.sv(270): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(275) " "Verilog HDL assignment warning at top.sv(275): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(280) " "Verilog HDL assignment warning at top.sv(280): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(285) " "Verilog HDL assignment warning at top.sv(285): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(290) " "Verilog HDL assignment warning at top.sv(290): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397825 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(295) " "Verilog HDL assignment warning at top.sv(295): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397826 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(300) " "Verilog HDL assignment warning at top.sv(300): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397826 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(305) " "Verilog HDL assignment warning at top.sv(305): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397826 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(310) " "Verilog HDL assignment warning at top.sv(310): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397826 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(315) " "Verilog HDL assignment warning at top.sv(315): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397826 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(320) " "Verilog HDL assignment warning at top.sv(320): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397826 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(325) " "Verilog HDL assignment warning at top.sv(325): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397826 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(330) " "Verilog HDL assignment warning at top.sv(330): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397826 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(335) " "Verilog HDL assignment warning at top.sv(335): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397826 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(340) " "Verilog HDL assignment warning at top.sv(340): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397826 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 top.sv(445) " "Verilog HDL assignment warning at top.sv(445): truncated value with size 32 to match size of target (23)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397826 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 top.sv(448) " "Verilog HDL assignment warning at top.sv(448): truncated value with size 32 to match size of target (23)" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668112397826 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leading_1_detector_23bit FP32_MAC_Combinatorial:My_MAC\|FP32_Adder_Combinatorial:My_Adder\|leading_1_detector_23bit:leading_1_detector_23bit_1 " "Elaborating entity \"leading_1_detector_23bit\" for hierarchy \"FP32_MAC_Combinatorial:My_MAC\|FP32_Adder_Combinatorial:My_Adder\|leading_1_detector_23bit:leading_1_detector_23bit_1\"" {  } { { "top.sv" "leading_1_detector_23bit_1" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112397826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_uart_tx fp32_uart_tx:My_UART_Tx " "Elaborating entity \"fp32_uart_tx\" for hierarchy \"fp32_uart_tx:My_UART_Tx\"" {  } { { "top.sv" "My_UART_Tx" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112397827 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_READY_O top.sv(1315) " "Output port \"TX_READY_O\" at top.sv(1315) has no driver" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668112397829 "|fp32_rx_mac_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FP32_MAC_Combinatorial:My_MAC\|FP32_Multiplier_Combinatorial:My_Multiplier\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FP32_MAC_Combinatorial:My_MAC\|FP32_Multiplier_Combinatorial:My_Multiplier\|Mult0\"" {  } { { "top.sv" "Mult0" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 706 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668112401518 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668112401518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FP32_MAC_Combinatorial:My_MAC\|FP32_Multiplier_Combinatorial:My_Multiplier\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FP32_MAC_Combinatorial:My_MAC\|FP32_Multiplier_Combinatorial:My_Multiplier\|lpm_mult:Mult0\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 706 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112401545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FP32_MAC_Combinatorial:My_MAC\|FP32_Multiplier_Combinatorial:My_Multiplier\|lpm_mult:Mult0 " "Instantiated megafunction \"FP32_MAC_Combinatorial:My_MAC\|FP32_Multiplier_Combinatorial:My_Multiplier\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668112401545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668112401545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668112401545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668112401545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668112401545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668112401545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668112401545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668112401545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668112401545 ""}  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 706 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668112401545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668112401582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112401582 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1668112401963 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1668112401963 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[31\] FP32_MAC_Combinatorial:My_MAC\|delta\[31\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[31\]~1 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[31\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[31\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[31\]~1\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[30\] FP32_MAC_Combinatorial:My_MAC\|delta\[30\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[30\]~5 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[30\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[30\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[30\]~5\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[29\] FP32_MAC_Combinatorial:My_MAC\|delta\[29\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[29\]~9 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[29\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[29\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[29\]~9\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[28\] FP32_MAC_Combinatorial:My_MAC\|delta\[28\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[28\]~13 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[28\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[28\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[28\]~13\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[27\] FP32_MAC_Combinatorial:My_MAC\|delta\[27\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[27\]~17 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[27\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[27\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[27\]~17\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[26\] FP32_MAC_Combinatorial:My_MAC\|delta\[26\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[26\]~21 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[26\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[26\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[26\]~21\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[25\] FP32_MAC_Combinatorial:My_MAC\|delta\[25\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[25\]~25 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[25\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[25\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[25\]~25\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[24\] FP32_MAC_Combinatorial:My_MAC\|delta\[24\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[24\]~29 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[24\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[24\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[24\]~29\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[23\] FP32_MAC_Combinatorial:My_MAC\|delta\[23\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[23\]~33 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[23\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[23\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[23\]~33\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[22\] FP32_MAC_Combinatorial:My_MAC\|delta\[22\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[22\]~37 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[22\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[22\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[22\]~37\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[21\] FP32_MAC_Combinatorial:My_MAC\|delta\[21\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[21\]~41 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[21\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[21\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[21\]~41\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[20\] FP32_MAC_Combinatorial:My_MAC\|delta\[20\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[20\]~45 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[20\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[20\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[20\]~45\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[19\] FP32_MAC_Combinatorial:My_MAC\|delta\[19\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[19\]~49 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[19\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[19\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[19\]~49\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[18\] FP32_MAC_Combinatorial:My_MAC\|delta\[18\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[18\]~53 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[18\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[18\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[18\]~53\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[17\] FP32_MAC_Combinatorial:My_MAC\|delta\[17\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[17\]~57 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[17\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[17\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[17\]~57\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[16\] FP32_MAC_Combinatorial:My_MAC\|delta\[16\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[16\]~61 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[16\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[16\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[16\]~61\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[15\] FP32_MAC_Combinatorial:My_MAC\|delta\[15\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[15\]~65 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[15\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[15\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[15\]~65\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[14\] FP32_MAC_Combinatorial:My_MAC\|delta\[14\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[14\]~69 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[14\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[14\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[14\]~69\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[13\] FP32_MAC_Combinatorial:My_MAC\|delta\[13\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[13\]~73 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[13\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[13\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[13\]~73\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[12\] FP32_MAC_Combinatorial:My_MAC\|delta\[12\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[12\]~77 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[12\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[12\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[12\]~77\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[11\] FP32_MAC_Combinatorial:My_MAC\|delta\[11\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[11\]~81 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[11\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[11\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[11\]~81\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[10\] FP32_MAC_Combinatorial:My_MAC\|delta\[10\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[10\]~85 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[10\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[10\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[10\]~85\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[9\] FP32_MAC_Combinatorial:My_MAC\|delta\[9\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[9\]~89 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[9\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[9\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[9\]~89\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[8\] FP32_MAC_Combinatorial:My_MAC\|delta\[8\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[8\]~93 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[8\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[8\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[8\]~93\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[7\] FP32_MAC_Combinatorial:My_MAC\|delta\[7\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[7\]~97 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[7\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[7\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[7\]~97\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[6\] FP32_MAC_Combinatorial:My_MAC\|delta\[6\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[6\]~101 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[6\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[6\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[6\]~101\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[5\] FP32_MAC_Combinatorial:My_MAC\|delta\[5\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[5\]~105 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[5\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[5\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[5\]~105\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[4\] FP32_MAC_Combinatorial:My_MAC\|delta\[4\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[4\]~109 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[4\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[4\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[4\]~109\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[3\] FP32_MAC_Combinatorial:My_MAC\|delta\[3\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[3\]~113 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[3\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[3\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[3\]~113\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[2\] FP32_MAC_Combinatorial:My_MAC\|delta\[2\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[2\]~117 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[2\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[2\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[2\]~117\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[1\] FP32_MAC_Combinatorial:My_MAC\|delta\[1\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[1\]~121 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[1\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[1\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[1\]~121\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FP32_MAC_Combinatorial:My_MAC\|delta\[0\] FP32_MAC_Combinatorial:My_MAC\|delta\[0\]~_emulated FP32_MAC_Combinatorial:My_MAC\|delta\[0\]~125 " "Register \"FP32_MAC_Combinatorial:My_MAC\|delta\[0\]\" is converted into an equivalent circuit using register \"FP32_MAC_Combinatorial:My_MAC\|delta\[0\]~_emulated\" and latch \"FP32_MAC_Combinatorial:My_MAC\|delta\[0\]~125\"" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/top.sv" 1060 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668112401979 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|delta[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1668112401979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668112404981 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668112408593 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/output_files/fp32_rx_mac_tx.map.smsg " "Generated suppressed messages file D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx_onefile/output_files/fp32_rx_mac_tx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112408658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668112408800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668112408800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3305 " "Implemented 3305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668112408948 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668112408948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3294 " "Implemented 3294 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668112408948 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1668112408948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668112408948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668112408969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 05:33:28 2022 " "Processing ended: Fri Nov 11 05:33:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668112408969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668112408969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668112408969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668112408969 ""}
