{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 04:07:11 2009 " "Info: Processing started: Sun Oct 25 04:07:11 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off song_beep -c song_beep " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off song_beep -c song_beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/song_beep.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/song_beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 song_beep " "Info: Found entity 1: song_beep" {  } { { "RTL/song_beep.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/song_beep/RTL/song_beep.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "song_beep " "Info: Elaborating entity \"song_beep\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 song_beep.v(83) " "Warning (10230): Verilog HDL assignment warning at song_beep.v(83): truncated value with size 32 to match size of target (14)" {  } { { "RTL/song_beep.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/song_beep/RTL/song_beep.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 song_beep.v(108) " "Warning (10230): Verilog HDL assignment warning at song_beep.v(108): truncated value with size 32 to match size of target (8)" {  } { { "RTL/song_beep.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/song_beep/RTL/song_beep.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "med\[3\]~reg0 data_in GND " "Warning (14130): Reduced register \"med\[3\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "RTL/song_beep.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/song_beep/RTL/song_beep.v" 106 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "low\[3\]~reg0 data_in GND " "Warning (14130): Reduced register \"low\[3\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "RTL/song_beep.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/song_beep/RTL/song_beep.v" 106 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "high\[1\]~reg0 data_in GND " "Warning (14130): Reduced register \"high\[1\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "RTL/song_beep.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/song_beep/RTL/song_beep.v" 106 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "high\[2\]~reg0 data_in GND " "Warning (14130): Reduced register \"high\[2\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "RTL/song_beep.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/song_beep/RTL/song_beep.v" 106 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "high\[3\]~reg0 data_in GND " "Warning (14130): Reduced register \"high\[3\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "RTL/song_beep.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/song_beep/RTL/song_beep.v" 106 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "high\[1\] GND " "Warning (13410): Pin \"high\[1\]\" stuck at GND" {  } { { "RTL/song_beep.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/song_beep/RTL/song_beep.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "high\[2\] GND " "Warning (13410): Pin \"high\[2\]\" stuck at GND" {  } { { "RTL/song_beep.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/song_beep/RTL/song_beep.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "high\[3\] GND " "Warning (13410): Pin \"high\[3\]\" stuck at GND" {  } { { "RTL/song_beep.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/song_beep/RTL/song_beep.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "med\[3\] GND " "Warning (13410): Pin \"med\[3\]\" stuck at GND" {  } { { "RTL/song_beep.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/song_beep/RTL/song_beep.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "low\[3\] GND " "Warning (13410): Pin \"low\[3\]\" stuck at GND" {  } { { "RTL/song_beep.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/song_beep/RTL/song_beep.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Info: Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Info: Implemented 116 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Allocated 143 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 04:07:13 2009 " "Info: Processing ended: Sun Oct 25 04:07:13 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
