Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat May  7 17:57:27 2022
| Host         : LAPTOP-82F8TGHF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topmodule_timing_summary_routed.rpt -pb topmodule_timing_summary_routed.pb -rpx topmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : topmodule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[9] (HIGH)

 There are 9163 register/latch pins with no clock driven by root clock pin: pdu/clk_cpu_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 67435 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.481        0.000                      0                  743        0.079        0.000                      0                  743        4.500        0.000                       0                   505  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.481        0.000                      0                  743        0.079        0.000                      0                  743        4.500        0.000                       0                   505  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 pdu/breakpoint_address_reg/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/seg_sel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 1.881ns (26.708%)  route 5.162ns (73.292%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.895     5.498    pdu/breakpoint_address_reg/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  pdu/breakpoint_address_reg/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.954 r  pdu/breakpoint_address_reg/dout_reg[8]/Q
                         net (fo=1, routed)           1.073     7.027    pdu/breakpoint_address_reg/breakpoint_address[8]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  pdu/breakpoint_address_reg/next_state1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.151    pdu/breakpoint_address_reg_n_1
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.549 r  pdu/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.549    pdu/next_state1_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  pdu/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.663    pdu/next_state1_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.891 r  pdu/next_state1_carry__1/CO[2]
                         net (fo=7, routed)           1.745     9.635    pdu/next_state1_carry__1_n_1
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.313     9.948 r  pdu/check_address_reg_en_i_6/O
                         net (fo=1, routed)           0.542    10.490    pdu/db_butd/led_data_mux_sel_reg[1]_3
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124    10.614 r  pdu/db_butd/check_address_reg_en_i_3/O
                         net (fo=11, routed)          1.036    11.650    pdu/db_butd/deb_but_reg_0
    SLICE_X9Y76          LUT5 (Prop_lut5_I3_O)        0.124    11.774 r  pdu/db_butd/seg_sel[0]_i_1/O
                         net (fo=2, routed)           0.766    12.540    pdu/db_butd_n_12
    SLICE_X9Y81          FDCE                                         r  pdu/seg_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.514    14.937    pdu/clk_IBUF_BUFG
    SLICE_X9Y81          FDCE                                         r  pdu/seg_sel_reg[0]/C
                         clock pessimism              0.187    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X9Y81          FDCE (Setup_fdce_C_D)       -0.067    15.021    pdu/seg_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 pdu/breakpoint_address_reg/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/seg_sel_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 1.881ns (27.340%)  route 4.999ns (72.660%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.895     5.498    pdu/breakpoint_address_reg/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  pdu/breakpoint_address_reg/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.954 r  pdu/breakpoint_address_reg/dout_reg[8]/Q
                         net (fo=1, routed)           1.073     7.027    pdu/breakpoint_address_reg/breakpoint_address[8]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  pdu/breakpoint_address_reg/next_state1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.151    pdu/breakpoint_address_reg_n_1
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.549 r  pdu/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.549    pdu/next_state1_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  pdu/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.663    pdu/next_state1_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.891 r  pdu/next_state1_carry__1/CO[2]
                         net (fo=7, routed)           1.745     9.635    pdu/next_state1_carry__1_n_1
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.313     9.948 r  pdu/check_address_reg_en_i_6/O
                         net (fo=1, routed)           0.542    10.490    pdu/db_butd/led_data_mux_sel_reg[1]_3
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124    10.614 r  pdu/db_butd/check_address_reg_en_i_3/O
                         net (fo=11, routed)          0.822    11.436    pdu/db_butd/deb_but_reg_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I0_O)        0.124    11.560 r  pdu/db_butd/check_address_reg_en_i_1/O
                         net (fo=14, routed)          0.818    12.378    pdu/db_butd_n_11
    SLICE_X9Y81          FDCE                                         r  pdu/seg_sel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.514    14.937    pdu/clk_IBUF_BUFG
    SLICE_X9Y81          FDCE                                         r  pdu/seg_sel_reg[0]/C
                         clock pessimism              0.187    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X9Y81          FDCE (Setup_fdce_C_CE)      -0.205    14.883    pdu/seg_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 pdu/breakpoint_address_reg/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/seg_sel_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 1.881ns (27.340%)  route 4.999ns (72.660%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.895     5.498    pdu/breakpoint_address_reg/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  pdu/breakpoint_address_reg/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.954 r  pdu/breakpoint_address_reg/dout_reg[8]/Q
                         net (fo=1, routed)           1.073     7.027    pdu/breakpoint_address_reg/breakpoint_address[8]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  pdu/breakpoint_address_reg/next_state1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.151    pdu/breakpoint_address_reg_n_1
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.549 r  pdu/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.549    pdu/next_state1_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  pdu/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.663    pdu/next_state1_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.891 r  pdu/next_state1_carry__1/CO[2]
                         net (fo=7, routed)           1.745     9.635    pdu/next_state1_carry__1_n_1
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.313     9.948 r  pdu/check_address_reg_en_i_6/O
                         net (fo=1, routed)           0.542    10.490    pdu/db_butd/led_data_mux_sel_reg[1]_3
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124    10.614 r  pdu/db_butd/check_address_reg_en_i_3/O
                         net (fo=11, routed)          0.822    11.436    pdu/db_butd/deb_but_reg_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I0_O)        0.124    11.560 r  pdu/db_butd/check_address_reg_en_i_1/O
                         net (fo=14, routed)          0.818    12.378    pdu/db_butd_n_11
    SLICE_X9Y81          FDCE                                         r  pdu/seg_sel_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.514    14.937    pdu/clk_IBUF_BUFG
    SLICE_X9Y81          FDCE                                         r  pdu/seg_sel_reg[0]_lopt_replica/C
                         clock pessimism              0.187    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X9Y81          FDCE (Setup_fdce_C_CE)      -0.205    14.883    pdu/seg_sel_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.508ns  (required time - arrival time)
  Source:                 pdu/breakpoint_address_reg/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cpu_stop_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 1.910ns (28.236%)  route 4.854ns (71.764%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.895     5.498    pdu/breakpoint_address_reg/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  pdu/breakpoint_address_reg/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.954 r  pdu/breakpoint_address_reg/dout_reg[8]/Q
                         net (fo=1, routed)           1.073     7.027    pdu/breakpoint_address_reg/breakpoint_address[8]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  pdu/breakpoint_address_reg/next_state1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.151    pdu/breakpoint_address_reg_n_1
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.549 r  pdu/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.549    pdu/next_state1_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  pdu/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.663    pdu/next_state1_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.891 f  pdu/next_state1_carry__1/CO[2]
                         net (fo=7, routed)           1.745     9.635    pdu/next_state1_carry__1_n_1
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.313     9.948 f  pdu/check_address_reg_en_i_6/O
                         net (fo=1, routed)           0.542    10.490    pdu/db_butd/led_data_mux_sel_reg[1]_3
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124    10.614 f  pdu/db_butd/check_address_reg_en_i_3/O
                         net (fo=11, routed)          0.971    11.586    pdu/db_butd/deb_but_reg_0
    SLICE_X9Y76          LUT5 (Prop_lut5_I3_O)        0.153    11.739 r  pdu/db_butd/cpu_stop_i_1/O
                         net (fo=2, routed)           0.524    12.262    pdu/db_butd_n_1
    SLICE_X9Y76          FDCE                                         r  pdu/cpu_stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.509    14.932    pdu/clk_IBUF_BUFG
    SLICE_X9Y76          FDCE                                         r  pdu/cpu_stop_reg/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X9Y76          FDCE (Setup_fdce_C_D)       -0.313    14.770    pdu/cpu_stop_reg
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 pdu/breakpoint_address_reg/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/seg_sel_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 1.881ns (26.988%)  route 5.089ns (73.012%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.895     5.498    pdu/breakpoint_address_reg/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  pdu/breakpoint_address_reg/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.954 r  pdu/breakpoint_address_reg/dout_reg[8]/Q
                         net (fo=1, routed)           1.073     7.027    pdu/breakpoint_address_reg/breakpoint_address[8]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  pdu/breakpoint_address_reg/next_state1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.151    pdu/breakpoint_address_reg_n_1
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.549 r  pdu/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.549    pdu/next_state1_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  pdu/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.663    pdu/next_state1_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.891 r  pdu/next_state1_carry__1/CO[2]
                         net (fo=7, routed)           1.745     9.635    pdu/next_state1_carry__1_n_1
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.313     9.948 r  pdu/check_address_reg_en_i_6/O
                         net (fo=1, routed)           0.542    10.490    pdu/db_butd/led_data_mux_sel_reg[1]_3
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124    10.614 r  pdu/db_butd/check_address_reg_en_i_3/O
                         net (fo=11, routed)          1.036    11.650    pdu/db_butd/deb_but_reg_0
    SLICE_X9Y76          LUT5 (Prop_lut5_I3_O)        0.124    11.774 r  pdu/db_butd/seg_sel[0]_i_1/O
                         net (fo=2, routed)           0.693    12.467    pdu/db_butd_n_12
    SLICE_X9Y81          FDCE                                         r  pdu/seg_sel_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.514    14.937    pdu/clk_IBUF_BUFG
    SLICE_X9Y81          FDCE                                         r  pdu/seg_sel_reg[0]_lopt_replica/C
                         clock pessimism              0.187    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X9Y81          FDCE (Setup_fdce_C_D)       -0.081    15.007    pdu/seg_sel_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 pdu/breakpoint_address_reg/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cpu_stop_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 1.881ns (27.548%)  route 4.947ns (72.452%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.895     5.498    pdu/breakpoint_address_reg/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  pdu/breakpoint_address_reg/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.954 r  pdu/breakpoint_address_reg/dout_reg[8]/Q
                         net (fo=1, routed)           1.073     7.027    pdu/breakpoint_address_reg/breakpoint_address[8]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  pdu/breakpoint_address_reg/next_state1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.151    pdu/breakpoint_address_reg_n_1
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.549 r  pdu/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.549    pdu/next_state1_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  pdu/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.663    pdu/next_state1_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.891 r  pdu/next_state1_carry__1/CO[2]
                         net (fo=7, routed)           1.745     9.635    pdu/next_state1_carry__1_n_1
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.313     9.948 r  pdu/check_address_reg_en_i_6/O
                         net (fo=1, routed)           0.542    10.490    pdu/db_butd/led_data_mux_sel_reg[1]_3
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124    10.614 r  pdu/db_butd/check_address_reg_en_i_3/O
                         net (fo=11, routed)          0.822    11.436    pdu/db_butd/deb_but_reg_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I0_O)        0.124    11.560 r  pdu/db_butd/check_address_reg_en_i_1/O
                         net (fo=14, routed)          0.765    12.326    pdu/db_butd_n_11
    SLICE_X9Y76          FDCE                                         r  pdu/cpu_stop_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.509    14.932    pdu/clk_IBUF_BUFG
    SLICE_X9Y76          FDCE                                         r  pdu/cpu_stop_reg/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X9Y76          FDCE (Setup_fdce_C_CE)      -0.205    14.878    pdu/cpu_stop_reg
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 pdu/breakpoint_address_reg/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/led_data_mux_sel_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 1.881ns (27.548%)  route 4.947ns (72.452%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.895     5.498    pdu/breakpoint_address_reg/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  pdu/breakpoint_address_reg/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.954 r  pdu/breakpoint_address_reg/dout_reg[8]/Q
                         net (fo=1, routed)           1.073     7.027    pdu/breakpoint_address_reg/breakpoint_address[8]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  pdu/breakpoint_address_reg/next_state1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.151    pdu/breakpoint_address_reg_n_1
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.549 r  pdu/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.549    pdu/next_state1_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  pdu/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.663    pdu/next_state1_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.891 r  pdu/next_state1_carry__1/CO[2]
                         net (fo=7, routed)           1.745     9.635    pdu/next_state1_carry__1_n_1
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.313     9.948 r  pdu/check_address_reg_en_i_6/O
                         net (fo=1, routed)           0.542    10.490    pdu/db_butd/led_data_mux_sel_reg[1]_3
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124    10.614 r  pdu/db_butd/check_address_reg_en_i_3/O
                         net (fo=11, routed)          0.822    11.436    pdu/db_butd/deb_but_reg_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I0_O)        0.124    11.560 r  pdu/db_butd/check_address_reg_en_i_1/O
                         net (fo=14, routed)          0.765    12.326    pdu/db_butd_n_11
    SLICE_X9Y76          FDPE                                         r  pdu/led_data_mux_sel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.509    14.932    pdu/clk_IBUF_BUFG
    SLICE_X9Y76          FDPE                                         r  pdu/led_data_mux_sel_reg[0]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X9Y76          FDPE (Setup_fdpe_C_CE)      -0.205    14.878    pdu/led_data_mux_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 pdu/breakpoint_address_reg/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/segment_data_mux_sel_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 1.881ns (27.548%)  route 4.947ns (72.452%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.895     5.498    pdu/breakpoint_address_reg/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  pdu/breakpoint_address_reg/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.954 r  pdu/breakpoint_address_reg/dout_reg[8]/Q
                         net (fo=1, routed)           1.073     7.027    pdu/breakpoint_address_reg/breakpoint_address[8]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  pdu/breakpoint_address_reg/next_state1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.151    pdu/breakpoint_address_reg_n_1
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.549 r  pdu/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.549    pdu/next_state1_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  pdu/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.663    pdu/next_state1_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.891 r  pdu/next_state1_carry__1/CO[2]
                         net (fo=7, routed)           1.745     9.635    pdu/next_state1_carry__1_n_1
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.313     9.948 r  pdu/check_address_reg_en_i_6/O
                         net (fo=1, routed)           0.542    10.490    pdu/db_butd/led_data_mux_sel_reg[1]_3
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124    10.614 r  pdu/db_butd/check_address_reg_en_i_3/O
                         net (fo=11, routed)          0.822    11.436    pdu/db_butd/deb_but_reg_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I0_O)        0.124    11.560 r  pdu/db_butd/check_address_reg_en_i_1/O
                         net (fo=14, routed)          0.765    12.326    pdu/db_butd_n_11
    SLICE_X9Y76          FDPE                                         r  pdu/segment_data_mux_sel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.509    14.932    pdu/clk_IBUF_BUFG
    SLICE_X9Y76          FDPE                                         r  pdu/segment_data_mux_sel_reg[0]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X9Y76          FDPE (Setup_fdpe_C_CE)      -0.205    14.878    pdu/segment_data_mux_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 pdu/breakpoint_address_reg/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/chk_mux_sel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 1.881ns (27.811%)  route 4.883ns (72.189%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.895     5.498    pdu/breakpoint_address_reg/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  pdu/breakpoint_address_reg/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.954 r  pdu/breakpoint_address_reg/dout_reg[8]/Q
                         net (fo=1, routed)           1.073     7.027    pdu/breakpoint_address_reg/breakpoint_address[8]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  pdu/breakpoint_address_reg/next_state1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.151    pdu/breakpoint_address_reg_n_1
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.549 r  pdu/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.549    pdu/next_state1_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  pdu/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.663    pdu/next_state1_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.891 r  pdu/next_state1_carry__1/CO[2]
                         net (fo=7, routed)           1.745     9.635    pdu/next_state1_carry__1_n_1
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.313     9.948 r  pdu/check_address_reg_en_i_6/O
                         net (fo=1, routed)           0.542    10.490    pdu/db_butd/led_data_mux_sel_reg[1]_3
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124    10.614 r  pdu/db_butd/check_address_reg_en_i_3/O
                         net (fo=11, routed)          0.971    11.586    pdu/db_butd/deb_but_reg_0
    SLICE_X9Y76          LUT5 (Prop_lut5_I3_O)        0.124    11.710 r  pdu/db_butd/chk_mux_sel[1]_i_1/O
                         net (fo=1, routed)           0.552    12.261    pdu/db_butd_n_13
    SLICE_X7Y76          FDCE                                         r  pdu/chk_mux_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.588    15.011    pdu/clk_IBUF_BUFG
    SLICE_X7Y76          FDCE                                         r  pdu/chk_mux_sel_reg[1]/C
                         clock pessimism              0.187    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)       -0.067    15.095    pdu/chk_mux_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -12.261    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 pdu/breakpoint_address_reg/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/seg_sel_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 1.881ns (28.383%)  route 4.746ns (71.617%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.895     5.498    pdu/breakpoint_address_reg/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  pdu/breakpoint_address_reg/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.954 r  pdu/breakpoint_address_reg/dout_reg[8]/Q
                         net (fo=1, routed)           1.073     7.027    pdu/breakpoint_address_reg/breakpoint_address[8]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.151 r  pdu/breakpoint_address_reg/next_state1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.151    pdu/breakpoint_address_reg_n_1
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.549 r  pdu/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.549    pdu/next_state1_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  pdu/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.663    pdu/next_state1_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.891 r  pdu/next_state1_carry__1/CO[2]
                         net (fo=7, routed)           1.745     9.635    pdu/next_state1_carry__1_n_1
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.313     9.948 r  pdu/check_address_reg_en_i_6/O
                         net (fo=1, routed)           0.542    10.490    pdu/db_butd/led_data_mux_sel_reg[1]_3
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124    10.614 r  pdu/db_butd/check_address_reg_en_i_3/O
                         net (fo=11, routed)          0.822    11.436    pdu/db_butd/deb_but_reg_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I0_O)        0.124    11.560 r  pdu/db_butd/check_address_reg_en_i_1/O
                         net (fo=14, routed)          0.565    12.125    pdu/db_butd_n_11
    SLICE_X7Y78          FDCE                                         r  pdu/seg_sel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         1.591    15.014    pdu/clk_IBUF_BUFG
    SLICE_X7Y78          FDCE                                         r  pdu/seg_sel_reg[1]/C
                         clock pessimism              0.187    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X7Y78          FDCE (Setup_fdce_C_CE)      -0.205    14.960    pdu/seg_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  2.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pdu/db_butl/but_tmp1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/db_butl/but_tmp2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.048%)  route 0.273ns (65.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.605     1.524    pdu/db_butl/clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  pdu/db_butl/but_tmp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  pdu/db_butl/but_tmp1_reg/Q
                         net (fo=2, routed)           0.273     1.938    pdu/db_butl/but_tmp1
    SLICE_X1Y107         FDCE                                         r  pdu/db_butl/but_tmp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.870     2.035    pdu/db_butl/clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  pdu/db_butl/but_tmp2_reg/C
                         clock pessimism             -0.245     1.789    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.070     1.859    pdu/db_butl/but_tmp2_reg
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pdu/dpe/sw_1_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/dpe/sw_2_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.662     1.582    pdu/dpe/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  pdu/dpe/sw_1_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.723 r  pdu/dpe/sw_1_reg[0]_C/Q
                         net (fo=1, routed)           0.091     1.814    pdu/dpe/sw_1_reg[0]_C_n_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.045     1.859 r  pdu/dpe/sw_2[0]_C_i_1/O
                         net (fo=2, routed)           0.000     1.859    pdu/dpe/sw_1[0]
    SLICE_X6Y18          FDPE                                         r  pdu/dpe/sw_2_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.937     2.102    pdu/dpe/clk_IBUF_BUFG
    SLICE_X6Y18          FDPE                                         r  pdu/dpe/sw_2_reg[0]_P/C
                         clock pessimism             -0.507     1.595    
    SLICE_X6Y18          FDPE (Hold_fdpe_C_D)         0.121     1.716    pdu/dpe/sw_2_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pdu/dpe/sw_1_reg[11]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/dpe/sw_2_reg[11]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.668     1.588    pdu/dpe/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  pdu/dpe/sw_1_reg[11]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.729 r  pdu/dpe/sw_1_reg[11]_C/Q
                         net (fo=1, routed)           0.087     1.816    pdu/dpe/sw_1_reg[11]_C_n_0
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045     1.861 r  pdu/dpe/sw_2[11]_C_i_1/O
                         net (fo=2, routed)           0.000     1.861    pdu/dpe/sw_1[11]
    SLICE_X1Y10          FDPE                                         r  pdu/dpe/sw_2_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.945     2.110    pdu/dpe/clk_IBUF_BUFG
    SLICE_X1Y10          FDPE                                         r  pdu/dpe/sw_2_reg[11]_P/C
                         clock pessimism             -0.509     1.601    
    SLICE_X1Y10          FDPE (Hold_fdpe_C_D)         0.092     1.693    pdu/dpe/sw_2_reg[11]_P
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pdu/dpe/sw_1_reg[14]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/dpe/sw_2_reg[14]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.668     1.588    pdu/dpe/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  pdu/dpe/sw_1_reg[14]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.729 r  pdu/dpe/sw_1_reg[14]_C/Q
                         net (fo=1, routed)           0.087     1.816    pdu/dpe/sw_1_reg[14]_C_n_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.045     1.861 r  pdu/dpe/sw_2[14]_C_i_1/O
                         net (fo=2, routed)           0.000     1.861    pdu/dpe/sw_1[14]
    SLICE_X1Y11          FDPE                                         r  pdu/dpe/sw_2_reg[14]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.945     2.110    pdu/dpe/clk_IBUF_BUFG
    SLICE_X1Y11          FDPE                                         r  pdu/dpe/sw_2_reg[14]_P/C
                         clock pessimism             -0.509     1.601    
    SLICE_X1Y11          FDPE (Hold_fdpe_C_D)         0.092     1.693    pdu/dpe/sw_2_reg[14]_P
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pdu/dpe/sw_1_reg[12]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/dpe/sw_2_reg[12]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.665     1.585    pdu/dpe/clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  pdu/dpe/sw_1_reg[12]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.726 r  pdu/dpe/sw_1_reg[12]_C/Q
                         net (fo=1, routed)           0.098     1.824    pdu/dpe/sw_1_reg[12]_C_n_0
    SLICE_X4Y15          LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  pdu/dpe/sw_2[12]_C_i_1/O
                         net (fo=2, routed)           0.000     1.869    pdu/dpe/sw_1[12]
    SLICE_X4Y15          FDPE                                         r  pdu/dpe/sw_2_reg[12]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.940     2.105    pdu/dpe/clk_IBUF_BUFG
    SLICE_X4Y15          FDPE                                         r  pdu/dpe/sw_2_reg[12]_P/C
                         clock pessimism             -0.507     1.598    
    SLICE_X4Y15          FDPE (Hold_fdpe_C_D)         0.092     1.690    pdu/dpe/sw_2_reg[12]_P
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pdu/db_butr/but_tmp1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/db_butr/but_tmp2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.573%)  route 0.370ns (72.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.605     1.524    pdu/db_butr/clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  pdu/db_butr/but_tmp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  pdu/db_butr/but_tmp1_reg/Q
                         net (fo=2, routed)           0.370     2.036    pdu/db_butr/but_tmp1
    SLICE_X1Y102         FDCE                                         r  pdu/db_butr/but_tmp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.872     2.037    pdu/db_butr/clk_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  pdu/db_butr/but_tmp2_reg/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y102         FDCE (Hold_fdce_C_D)         0.061     1.852    pdu/db_butr/but_tmp2_reg
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pdu/dpe/sw_1_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/dpe/sw_2_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.668     1.588    pdu/dpe/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  pdu/dpe/sw_1_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164     1.752 r  pdu/dpe/sw_1_reg[5]_C/Q
                         net (fo=1, routed)           0.083     1.835    pdu/dpe/sw_1_reg[5]_C_n_0
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.045     1.880 r  pdu/dpe/sw_2[5]_C_i_1/O
                         net (fo=2, routed)           0.000     1.880    pdu/dpe/sw_1[5]
    SLICE_X3Y11          FDPE                                         r  pdu/dpe/sw_2_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.945     2.110    pdu/dpe/clk_IBUF_BUFG
    SLICE_X3Y11          FDPE                                         r  pdu/dpe/sw_2_reg[5]_P/C
                         clock pessimism             -0.509     1.601    
    SLICE_X3Y11          FDPE (Hold_fdpe_C_D)         0.092     1.693    pdu/dpe/sw_2_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pdu/FSM_onehot_current_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/FSM_onehot_current_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.415%)  route 0.133ns (48.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.593     1.512    pdu/clk_IBUF_BUFG
    SLICE_X5Y78          FDCE                                         r  pdu/FSM_onehot_current_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  pdu/FSM_onehot_current_state_reg[8]/Q
                         net (fo=4, routed)           0.133     1.787    pdu/FSM_onehot_current_state_reg_n_0_[8]
    SLICE_X4Y79          FDCE                                         r  pdu/FSM_onehot_current_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.863     2.028    pdu/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  pdu/FSM_onehot_current_state_reg[9]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.070     1.597    pdu/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 pdu/datamove/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/mp/switches_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.523%)  route 0.321ns (69.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.670     1.590    pdu/datamove/clk_IBUF_BUFG
    SLICE_X1Y45          FDCE                                         r  pdu/datamove/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.141     1.731 r  pdu/datamove/dout_reg[26]/Q
                         net (fo=10, routed)          0.321     2.052    pdu/mp/switches_data_reg[31]_1[26]
    SLICE_X3Y54          FDCE                                         r  pdu/mp/switches_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.877     2.042    pdu/mp/clk_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  pdu/mp/switches_data_reg[26]/C
                         clock pessimism             -0.250     1.791    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.066     1.857    pdu/mp/switches_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pdu/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.972%)  route 0.146ns (44.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.593     1.512    pdu/clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  pdu/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  pdu/FSM_onehot_current_state_reg[7]/Q
                         net (fo=5, routed)           0.146     1.800    pdu/db_butc/Q[5]
    SLICE_X3Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  pdu/db_butc/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    pdu/db_butc_n_1
    SLICE_X3Y78          FDCE                                         r  pdu/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=504, routed)         0.865     2.030    pdu/clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  pdu/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.091     1.641    pdu/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     pdu/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     pdu/FSM_onehot_current_state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     pdu/FSM_onehot_current_state_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     pdu/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     pdu/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     pdu/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     pdu/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     pdu/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     pdu/FSM_onehot_current_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     pdu/breakpoint_address_reg_en_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     pdu/check_address_reg_en_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     pdu/chk_mux_sel_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     pdu/chk_mux_sel_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     pdu/datamove_en_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18     pdu/dpe/sw_1_reg[0]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18     pdu/dpe/sw_1_reg[0]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20     pdu/dpe/sw_1_reg[15]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19     pdu/dpe/sw_1_reg[15]_P/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18     pdu/dpe/sw_1_reg[2]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37     pdu/breakpoint_address_reg/dout_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     pdu/breakpoint_address_reg/dout_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37     pdu/breakpoint_address_reg/dout_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41     pdu/breakpoint_address_reg/dout_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41     pdu/breakpoint_address_reg/dout_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     pdu/breakpoint_address_reg/dout_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41     pdu/breakpoint_address_reg/dout_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37     pdu/breakpoint_address_reg/dout_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37     pdu/breakpoint_address_reg/dout_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     pdu/check_address_reg/dout_reg[1]/C



