# ğŸ§  Virtual STM32 Platform

Dá»± Ã¡n Virtual STM32 lÃ  má»™t há»‡ thá»‘ng mÃ´ phá»ng pháº§n má»m vi Ä‘iá»u khiá»ƒn STM32, há»— trá»£ há»c táº­p vÃ  phÃ¡t triá»ƒn há»‡ thá»‘ng nhÃºng theo mÃ´ hÃ¬nh chuáº©n. Dá»± Ã¡n xÃ¢y dá»±ng mÃ´i trÆ°á»ng mÃ´ phá»ng báº±ng C++ (thuáº§n), cÃ³ tÃ­ch há»£p kiá»ƒm thá»­ vÃ  má»™t UI demo Ä‘Æ¡n giáº£n.

---

## ğŸ—ï¸ Kiáº¿n trÃºc tá»•ng quan

- âš™ï¸ NgÃ´n ngá»¯: C++14/17
- ğŸ§ª Kiá»ƒm thá»­: Python (minh hoáº¡) + test C++ nhá»
- ğŸ”§ Build: Makefile
- ğŸ“œ Tá»± Ä‘á»™ng hÃ³a: Bash + Python script
- ğŸ’¡ Má»¥c tiÃªu: MÃ´ phá»ng register, bus, GPIO, DMA, UART vÃ  lÃµi CPU (Cortexâ€‘M)

---

## ğŸ“ Cáº¥u trÃºc thÆ° má»¥c

| ThÆ° má»¥c | Ná»™i dung |
|--------|---------|
| `Common/` | Äá»‹nh nghÄ©a dÃ¹ng chung (bus, registry, port, register model) |
| `CorTex-M3/` | MÃ´ phá»ng lÃµi CPU ARM Cortexâ€‘M3 |
| `DMA/` | MÃ´ phá»ng DMA, UART, SPI, I2C, CAN, SRAM, kÃ¨m test |
| `ENV_ARM/` | Cáº¥u hÃ¬nh mÃ´i trÆ°á»ng mÃ´ phá»ng |
| `VirtualPlatform_Stm32/` | UI web demo + backend Python |
| `README.md` | TÃ i liá»‡u nÃ y |

---

## ğŸš€ TÃ­nh nÄƒng ná»•i báº­t

- MÃ´ hÃ¬nh hoÃ¡ bá»™ nhá»›, thanh ghi vÃ  bus tÆ°Æ¡ng tá»± STM32
- Modular, dá»… má»Ÿ rá»™ng (Port, CPU, RAM, DMA, UART, ...)
- DMA ná»n thread vÃ  UART FIFO threadâ€‘safe (condition_variable + unique_lock)
- Makefile chuáº©n, dá»… build vÃ  thá»­ nghiá»‡m nhanh

---

## âš™ï¸ YÃªu cáº§u mÃ´i trÆ°á»ng

- GCC/G++ (C++14 trá»Ÿ lÃªn), Make
- Python 3.8+ (Ä‘á»ƒ cháº¡y UI demo)

---

## ğŸ§µ UART â†’ DMA (threaded, condition_variable + unique_lock)

ÄÃ£ triá»ƒn khai truyá»n dá»¯ liá»‡u tá»« UART sang SRAM thÃ´ng qua DMA theo kiá»ƒu báº¥t Ä‘á»“ng bá»™:

- UART cÃ³ TX FIFO threadâ€‘safe (mutex + condition_variable)
- DMA cÃ³ worker thread xá»­ lÃ½ copy sang SRAM
- Ghi thanh ghi DMA (CCR/CPAR/CMAR/CNDTR) sáº½ kÃ­ch hoáº¡t transfer
- DMA Ä‘á»c dá»¯ liá»‡u UART qua PeripheralRegistry táº¡i Ä‘á»‹a chá»‰ 0x40000000

Build & cháº¡y demo C++:

```bash
cd DMA
make clean
make test
./test_dma
```

Ká»³ vá»ng: In ra dump SRAM cÃ³ chuá»—i â€œHello from UART to DMAâ€ vÃ  PASS.

Tá»‡p chÃ­nh:
- `DMA/Uart.h`, `DMA/Uart.cpp`: UART + FIFO TX + condition_variable/unique_lock
- `DMA/DMA.h`, `DMA/DMA.cpp`: Worker thread, callback thanh ghi, queue transfer
- `DMA/DMA_Resigter.*`: Map thanh ghi DMA + callback ghi
- `DMA/SRAM.*`: SRAM threadâ€‘safe
- `Common/BusInterface/PeripheralRegistry.*`: ÄÄƒng kÃ½ ngoáº¡i vi vÃ  Ä‘á»c theo Ä‘á»‹a chá»‰
- `DMA/Makefile`, `DMA/test_dma.cpp`: Build + demo

---

## ğŸ–¥ï¸ Cháº¡y Web UI (demo)

UI mÃ´ phá»ng ngoáº¡i vi cÆ¡ báº£n (UART/SPI/I2C/Timer/DMA/CAN) báº±ng Python HTTP server:

```bash
cd VirtualPlatform_Stm32
python3 run_virtual_platform.py
```

Má»Ÿ trÃ¬nh duyá»‡t: http://localhost:8081

LÆ°u Ã½: Backend Python mang tÃ­nh minh hoáº¡; luá»“ng UARTâ†’DMA gá»‘c hiá»‡n thá»±c báº±ng C++ á»Ÿ thÆ° má»¥c `DMA/`.

---

## ğŸ§ª VÃ­ dá»¥ test (Python, minh hoáº¡)

```python
# test_gpio.py
def test_port_signal_read():
    port = Port()
    signal = Signal(1)
    port(signal)
    assert port.Read_Data() == 1
```

---

## ğŸ“ Ghi chÃº

- Náº¿u cáº§n tÃ­ch há»£p C++ backend vÃ o UI Python (thay vÃ¬ demo), cÃ³ thá»ƒ má»Ÿ API Ä‘á»c/ghi thanh ghi Ä‘á»ƒ gá»i vÃ o lá»›p DMA/UART.
- CÃ³ thá»ƒ táº¯t log debug trong `DMA/*.cpp` khi á»•n Ä‘á»‹nh.
