
---------- Begin Simulation Statistics ----------
final_tick                                14565132000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224781                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710544                       # Number of bytes of host memory used
host_op_rate                                   246513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    44.49                       # Real time elapsed on the host
host_tick_rate                              327389203                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10966938                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014565                       # Number of seconds simulated
sim_ticks                                 14565132000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.571635                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  786356                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1365874                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             12345                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1452104                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27105                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           43544                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            16439                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1843526                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  108850                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          115                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10966938                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.456513                       # CPI: cycles per instruction
system.cpu.discardedOps                         74798                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4801678                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1962948                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1071012                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2657987                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.686571                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         14565132                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 6896073     62.88%     62.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                 100107      0.91%     63.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                  27020      0.25%     64.04% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.04% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                  16372      0.15%     64.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                  13510      0.12%     64.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  5414      0.05%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc            19031      0.17%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::MemRead                2330243     21.25%     85.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1559168     14.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10966938                       # Class of committed instruction
system.cpu.tickCycles                        11907145                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36529                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          620                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        81780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       168323                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  14565132000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6609                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29920                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29920                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6609                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        73058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  73058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1168928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1168928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             36529                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   36529    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               36529                       # Request fanout histogram
system.membus.respLayer1.occupancy          122016500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            36529000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  14565132000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             56627                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        31489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        48963                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1324                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29920                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29920                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         49638                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6989                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       148239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       106631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                254870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3155232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2188736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5343968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            86547                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007210                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.084605                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  85923     99.28%     99.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    624      0.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              86547                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          248775000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          73821996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          99276000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  14565132000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                48851                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1165                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50016                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               48851                       # number of overall hits
system.l2.overall_hits::.cpu.data                1165                       # number of overall hits
system.l2.overall_hits::total                   50016                       # number of overall hits
system.l2.demand_misses::.cpu.inst                787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              35744                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36531                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               787                       # number of overall misses
system.l2.overall_misses::.cpu.data             35744                       # number of overall misses
system.l2.overall_misses::total                 36531                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     76080000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3458546000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3534626000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     76080000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3458546000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3534626000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            49638                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            36909                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                86547                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           49638                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           36909                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               86547                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.015855                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.968436                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.422094                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.015855                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.968436                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.422094                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96670.902160                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96758.784691                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96756.891407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96670.902160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96758.784691                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96756.891407                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         35742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36529                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        35742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36529                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2743532000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2803872000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2743532000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2803872000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.015855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.968382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.422071                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.015855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.968382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.422071                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76670.902160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76759.330759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76757.425607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76670.902160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76759.330759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76757.425607                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        31489                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31489                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        31489                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31489                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        48354                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            48354                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        48354                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        48354                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           29920                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29920                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2883728000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2883728000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         29920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96381.283422                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96381.283422                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        29920                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29920                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2285328000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2285328000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76381.283422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76381.283422                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          48851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     76080000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     76080000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        49638                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          49638                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.015855                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015855                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96670.902160                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96670.902160                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60340000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60340000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.015855                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.015855                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76670.902160                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76670.902160                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    574818000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    574818000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.833309                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.833309                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98698.145604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98698.145604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5822                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5822                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    458204000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    458204000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.833023                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.833023                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78702.164205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78702.164205                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  14565132000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 18895.562226                       # Cycle average of tags in use
system.l2.tags.total_refs                      167701                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     36529                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.590900                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       783.144256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     18112.417970                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.005975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.138187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.144162                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         36529                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21899                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12264                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.278694                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    707341                       # Number of tag accesses
system.l2.tags.data_accesses                   707341                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14565132000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1143744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1168928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25184                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           35742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               36529                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1729061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          78526168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              80255229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1729061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1729061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1729061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78526168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             80255229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     35742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000600250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76689                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       36529                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     36529                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    243544750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  182645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               928463500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6667.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25417.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    28960                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 36529                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   29068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    308.935765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   246.456706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.490990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1370     18.11%     18.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1088     14.38%     32.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2642     34.92%     67.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          913     12.07%     79.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1514     20.01%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.08%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      0.13%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.05%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7566                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2337856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1168928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       160.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     80.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14563254000                       # Total gap between requests
system.mem_ctrls.avgGap                     398676.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1143744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1729060.883210670669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 78526167.836995914578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        35742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19964000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    908499500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25367.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25418.26                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    79.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             26053860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             13844160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           128991240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1149376800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5568858390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        903445920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7790570370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.878116                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2291160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    486200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11787772000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             27988800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             14868810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           131825820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1149376800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5722940220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        773692800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7820693250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        536.946267                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1955388750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    486200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12123543250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     14565132000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14565132000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2825433                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2825433                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2825433                       # number of overall hits
system.cpu.icache.overall_hits::total         2825433                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        49638                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          49638                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        49638                       # number of overall misses
system.cpu.icache.overall_misses::total         49638                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1351367000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1351367000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1351367000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1351367000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2875071                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2875071                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2875071                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2875071                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017265                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017265                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017265                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017265                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27224.444982                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27224.444982                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27224.444982                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27224.444982                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        48963                       # number of writebacks
system.cpu.icache.writebacks::total             48963                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        49638                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        49638                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        49638                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        49638                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1252091000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1252091000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1252091000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1252091000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017265                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017265                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017265                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017265                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25224.444982                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25224.444982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25224.444982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25224.444982                       # average overall mshr miss latency
system.cpu.icache.replacements                  48963                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2825433                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2825433                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        49638                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         49638                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1351367000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1351367000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2875071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2875071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017265                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017265                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27224.444982                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27224.444982                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        49638                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        49638                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1252091000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1252091000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017265                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017265                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25224.444982                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25224.444982                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14565132000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           671.933272                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2875071                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             49638                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             57.920766                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   671.933272                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.656185                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.656185                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          675                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          657                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.659180                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5799780                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5799780                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14565132000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14565132000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14565132000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3802992                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3802992                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3803024                       # number of overall hits
system.cpu.dcache.overall_hits::total         3803024                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        53265                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          53265                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        53288                       # number of overall misses
system.cpu.dcache.overall_misses::total         53288                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4721321000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4721321000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4721321000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4721321000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3856257                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3856257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3856312                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3856312                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013813                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013813                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013818                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013818                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88638.336619                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88638.336619                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 88600.078817                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88600.078817                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31489                       # number of writebacks
system.cpu.dcache.writebacks::total             31489                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16380                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16380                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        36885                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36885                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        36908                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36908                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3590632000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3590632000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3593643000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3593643000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009565                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009565                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009571                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009571                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 97346.672089                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 97346.672089                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 97367.589682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97367.589682                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32813                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2319867                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2319867                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    689570000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    689570000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2328219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2328219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003587                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003587                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82563.457854                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82563.457854                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    617141000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    617141000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88606.030151                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88606.030151                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1483125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1483125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        44913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        44913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4031751000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4031751000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1528038                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1528038                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89768.018168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89768.018168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14993                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14993                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29920                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29920                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2973491000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2973491000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019581                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019581                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99381.383690                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99381.383690                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           32                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            32                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.418182                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.418182                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3011000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3011000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.418182                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.418182                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 130913.043478                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 130913.043478                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10857                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10857                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        10858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        10858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000092                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000092                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000092                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        10858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        10858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        10858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        10858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14565132000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3805.953079                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3861648                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36909                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.626189                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3805.953079                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.929188                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.929188                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1988                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7792965                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7792965                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14565132000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14565132000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
