<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.2" vendor="numato.com" name="Aller_Artix_Ultrascale" display_name="Aller_Artix_Ultrascale_Plus" url="www.numato.com/" preset_file="preset.xml" supports_ced="false">
<images>
  <image name="Aller_Artix_Ultrascale" display_name="Aller Artix Ultrascale Plus" sub_type="board">
    <description>Aller Artix Ultrascale+ FPGA File Image</description>
  </image>
</images>
<compatible_board_revisions>
  <revision id="0">1.0</revision>
</compatible_board_revisions> 
<file_version>1.0</file_version>
<description>Aller Artix Ultrascale+ FPGA Board</description>
<components>
  <component name="part0" display_name="Aller Artix Ultrascale Plus" type="fpga" part_name="xcau15p-ubva368-1-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.numato.com/">
    <description>FPGA part on the board</description>
    <interfaces>

     <interface mode="master" name="rgb_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rgb_led" preset_proc="rgb_led_preset">
        <description>Onboard RGB LED</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="rgb_led" dir="out" left="2" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="rgb_led_0"/> 
              <pin_map port_index="1" component_pin="rgb_led_1"/> 
              <pin_map port_index="2" component_pin="rgb_led_2"/>      
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

    
    <interface mode="slave" name="fixed_fabric_100mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="fixed_fabric_100mhz">
          <parameters>
            <parameter name="frequency" value="100000000" />
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="fixed_fabric_100mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_fabric_100mhz_clk_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="fixed_fabric_100mhz_clk_n" dir="in"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_fabric_100mhz_clk_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

     <interface mode="slave" name="fixed_ddr4_100mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="fixed_ddr4_100mhz">
          <parameters>
            <parameter name="frequency" value="100000000" />
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="fixed_ddr4_100mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_ddr4_100mhz_clk_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="fixed_ddr4_100mhz_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_ddr4_100mhz_clk_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>



    <interface mode="master" name="ddr4" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4" preset_proc="ddr4_preset">
          <description>DDR4 board interface, it can use DDR4 controller IP for connection.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="ddr4_rtl_0_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_act_n" />
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="ddr4_rtl_0_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_adr[0]"/>
                <pin_map port_index="1" component_pin="ddr4_rtl_0_adr[1]"/>
                <pin_map port_index="2" component_pin="ddr4_rtl_0_adr[2]"/>
                <pin_map port_index="3" component_pin="ddr4_rtl_0_adr[3]"/>
                <pin_map port_index="4" component_pin="ddr4_rtl_0_adr[4]"/>
                <pin_map port_index="5" component_pin="ddr4_rtl_0_adr[5]"/>
                <pin_map port_index="6" component_pin="ddr4_rtl_0_adr[6]"/>
                <pin_map port_index="7" component_pin="ddr4_rtl_0_adr[7]"/>
                <pin_map port_index="8" component_pin="ddr4_rtl_0_adr[8]"/>
                <pin_map port_index="9" component_pin="ddr4_rtl_0_adr[9]"/>
                <pin_map port_index="10" component_pin="ddr4_rtl_0_adr[10]"/>
                <pin_map port_index="11" component_pin="ddr4_rtl_0_adr[11]"/>
                <pin_map port_index="12" component_pin="ddr4_rtl_0_adr[12]"/>
                <pin_map port_index="13" component_pin="ddr4_rtl_0_adr[13]"/>
                <pin_map port_index="14" component_pin="ddr4_rtl_0_adr[14]"/>
                <pin_map port_index="15" component_pin="ddr4_rtl_0_adr[15]"/>
                <pin_map port_index="16" component_pin="ddr4_rtl_0_adr[16]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="ddr4_rtl_0_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_ba[0]"/>
                <pin_map port_index="1" component_pin="ddr4_rtl_0_ba[1]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="ddr4_rtl_0_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_bg[0]"/>
              </pin_maps>
            </port_map>
           <port_map logical_port="CK_C" physical_port="ddr4_rtl_0_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_ck_c[0]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="ddr4_rtl_0_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_ck_t[0]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="ddr4_rtl_0_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_cke[0]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="ddr4_rtl_0_cs_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_cs_n[0]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="ddr4_rtl_0_dm_n" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_dm_n[0]"/>
                <pin_map port_index="1" component_pin="ddr4_rtl_0_dm_n[1]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin= "ddr4_rtl_0_dq[0]"/>
                <pin_map port_index="1" component_pin= "ddr4_rtl_0_dq[1]"/>
                <pin_map port_index="2" component_pin= "ddr4_rtl_0_dq[2]"/>
                <pin_map port_index="3" component_pin= "ddr4_rtl_0_dq[3]"/>
                <pin_map port_index="4" component_pin= "ddr4_rtl_0_dq[4]"/>
                <pin_map port_index="5" component_pin= "ddr4_rtl_0_dq[5]"/>
                <pin_map port_index="6" component_pin= "ddr4_rtl_0_dq[6]"/>
                <pin_map port_index="7" component_pin= "ddr4_rtl_0_dq[7]"/>
                <pin_map port_index="8" component_pin= "ddr4_rtl_0_dq[8]"/>
                <pin_map port_index="9" component_pin= "ddr4_rtl_0_dq[9]"/>
                <pin_map port_index="10" component_pin="ddr4_rtl_0_dq[10]"/>
                <pin_map port_index="11" component_pin="ddr4_rtl_0_dq[11]"/>
                <pin_map port_index="12" component_pin="ddr4_rtl_0_dq[12]"/>
                <pin_map port_index="13" component_pin="ddr4_rtl_0_dq[13]"/>
                <pin_map port_index="14" component_pin="ddr4_rtl_0_dq[14]"/>
                <pin_map port_index="15" component_pin="ddr4_rtl_0_dq[15]"/>
              </pin_maps>
            </port_map>
             <port_map logical_port="DQS_C" physical_port="ddr4_rtl_0_dqs_c" dir="inout" left="1" right="0">
              <pin_map>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_dqs_c[0]"/>
                <pin_map port_index="1" component_pin="ddr4_rtl_0_dqs_c[1]"/>
              </pin_map>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="ddr4_rtl_0_dqs_t" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_dqs_t[0]"/>
                <pin_map port_index="1" component_pin="ddr4_rtl_0_dqs_t[1]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="ddr4_rtl_0_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_odt[0]"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="ddr4_rtl_0_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr4_rtl_0_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

<interface mode="slave" name="pcie_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk" preset_proc="pcie_refclk_preset">
	  <parameters>
	    <parameter name="frequency" value="100000000"/>
	  </parameters>
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="CLK_P" physical_port="pcie_mgt_clkp" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkp"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="CLK_N" physical_port="pcie_mgt_clkn" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkn"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	</interface>

<interface mode="master" name="pci_express_x1" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex1_preset">
  <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" order="2"/> 
     </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> cf
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_p" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
		<interface mode="master" name="pci_express_x2" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex2_preset">
      <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" order="2"/>  
      </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
		<interface mode="master" name="pci_express_x4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex4_preset">
       <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" order="2"/>    
      </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx_nx4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				        <pin_map port_index="1" component_pin="pcie_tx1_n"/>
				        <pin_map port_index="2" component_pin="pcie_tx2_n"/>
				        <pin_map port_index="3" component_pin="pcie_tx3_n"/>				
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx_nx4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
				        <pin_map port_index="1" component_pin="pcie_rx1_n"/>
				        <pin_map port_index="2" component_pin="pcie_rx2_n"/>
				        <pin_map port_index="3" component_pin="pcie_rx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx_px4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				        <pin_map port_index="1" component_pin="pcie_tx1_p"/>
				        <pin_map port_index="2" component_pin="pcie_tx2_p"/>
				        <pin_map port_index="3" component_pin="pcie_tx3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx_px4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				        <pin_map port_index="1" component_pin="pcie_rx1_p"/>
				        <pin_map port_index="2" component_pin="pcie_rx2_p"/>
				        <pin_map port_index="3" component_pin="pcie_rx3_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
        <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
          <preferred_ips>
          	<preferred_ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" order="0"/> 
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="2"/>
      </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perstn_rst" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_perstn_rst"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
            <parameter name="type" value="PCIE_PERST" />
          </parameters>
        </interface>

    </interfaces>

</component>


  <component name="fixed_fabric_100mhz" display_name="Fabric Fixed-Frequency Clock Oscillator (100MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="ASDMPLV-100.000MHZ-LR-T3" vendor="Microchip" spec_url="">
      <description>This clock is attached to HP bank 65.</description>
        <parameter name="frequency" value="100000000">
      </parameter>
    </component>

  <component name="rgb_led" display_name="Onboard RGB LED" type="chip" sub_type="led" major_group="GPIO">
  	<description>RGB leds 2 to 0 (3 per LED)</description>
  </component>

<component name="fixed_ddr4_100mhz" display_name="DDR4 Fixed-Frequency Clock Oscillator (100MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="DSC1123DI2-100.0000" vendor="Microchip" spec_url="https://abracon.com/">
      <description>This clock and the DDR4 SDRAM are both attached to HP bank 64. This clock provides a direct connection to the MMCM used by Xilinx’s MIG IP within bank 64. 100MHz is used to achieve the clock frequencies necessary for DDR4-2400. When not using the DDR4 memory in a design, this clock can be used as a second general purpose Fabric Clock.</description>
      <component_modes>
        <component_mode name="refclk_ddr4" display_name="DDR4">
          <interfaces>
            <interface name="fixed_ddr4_100mhz" />
            <interface name="ddr4" />
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
        </component_mode>
      </component_modes>
      <parameters>
        <parameter name="frequency" value="100000000" />
      </parameters>
    </component>

<component name="ddr4" display_name="ddr4" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A512M16LY-075" vendor="Micron" spec_url="https://www.micron.com/parts/dram/ddr4-sdram/mt40a256m16ge-075e">
      <description>1 GiB DDR4 Memory</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4" />
        <parameter name="size" value="1GiB " />
      </parameters>
      <component_modes>
        <component_mode name="ddr4_refclk" display_name="ddr4">
          <interfaces>
            <interface name="fixed_ddr4_100mhz" />
            <interface name="ddr4" />
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>

<component name="pcie_refclk" display_name="PCIe MGT reference Clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
      <description>Clock input from PCI Express edge connector</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
  <component name="pci_express" display_name="PCI Express" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>PCI Express</description>
      <component_modes>
        <component_mode name="pci_express_x1" display_name="pci_express_x1">
          <interfaces>
            <interface name="pci_express_x1"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" order="2"/> 
      </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x2" display_name="pci_express_x2">
          <interfaces>
            <interface name="pci_express_x2"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_refclk" optional="true"/>
          </interfaces>
      <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" order="2"/>   
      </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x4" display_name="pci_express_x4">
          <interfaces>
            <interface name="pci_express_x4"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" order="2"/> 
        </preferred_ips>
        </component_mode>
      </component_modes>
    </component>

</components>


<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
<connection name="part0_fixed_fabric_100mhz" component1="part0" component2="fixed_fabric_100mhz">
      <connection_map name="part0_fixed_fabric_100mhz_map" typical_delay="5" c1_st_index="72" c1_end_index="73" c2_st_index="0" c2_end_index="1" />
    </connection>
  <connection name="part0_fixed_ddr4_100mhz" component1="part0" component2="fixed_ddr4_100mhz">
      <connection_map name="part0_fixed_ddr4_100mhz_map" typical_delay="5" c1_st_index="74" c1_end_index="75" c2_st_index="0" c2_end_index="1" />
    </connection>
  <connection name="part0_rgb_led" component1="part0" component2="rgb_led">
    <connection_map name="part0_rgb_led_1" c1_st_index="1" c1_end_index="3" c2_st_index="0" c2_end_index="2"/>
  </connection> 
  <connection name="part0_pcie" component1="part0" component2="pci_express">
      <connection_map name="part0_pciexpress" typical_delay="5" c1_st_index="4" c1_end_index="22" c2_st_index="0" c2_end_index="18"/>
  </connection>
  <connection name="part0_ddr4" component1="part0" component2="ddr4">
    <connection_map name="part0_ddr4_map" typical_delay="5" c1_st_index="23" c1_end_index="71" c2_st_index="0" c2_end_index="48"/>
  </connection>  
</connections>
</board>


<!DOCTYPE board SYSTEM "board.dtd"> <!-- for board.xml -->