//Full Adder code in Data Flow Modeling

module fulladder(a,b,cin,out,carry);
input a,b,cin;
output out,carry;
assign out=a^b^cin;
assign carry=(a&b)|cin&(a^b);
endmodule

//Testbench

module fulladder_tb();
reg a,b,cin;
wire out,carry;
fulladder f1(a,b,cin,out,carry);
initial begin 
a=0; b=0; c=0;
#10 a=0; b=0; c=1;
#10 a=0; b=1; c=0;
#10 a=0; b=1; c=1;
#10 a=1; b=0; c=0;
#10 a=1; b=0; c=1;
#10 a=1; b=1; c=0;
#10 a=1; b=1; c=1;
#10 $stop
end
endmodule
