#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Mar 21 17:43:03 2022
# Process ID: 17300
# Current directory: E:/Škola/DE1/digital-electronics-1/labs/05-ffs/flip_flops
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21948 E:\Škola\DE1\digital-electronics-1\labs\05-ffs\flip_flops\flip_flops.xpr
# Log file: E:/Škola/DE1/digital-electronics-1/labs/05-ffs/flip_flops/vivado.log
# Journal file: E:/Škola/DE1/digital-electronics-1/labs/05-ffs/flip_flops\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Škola/DE1/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documents/233263/DE1/digital-electronics-1/labs/05-ffs/flip_flops' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-50t:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 21 17:46:17 2022...
