0.7
2020.2
Nov  8 2024
22:36:57
D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.srcs/sources_1/new/ALU.v,1739702456,verilog,,D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.srcs/sources_1/new/reg_file.v,D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.srcs/sources_1/new/parameters.v,ALU,,,../../../../MINI_RISC_PROPERLY.srcs/sources_1/new,,,,,
D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.srcs/sources_1/new/ALU_tb.v,1739629595,verilog,,,,ALU_tb,,,../../../../MINI_RISC_PROPERLY.srcs/sources_1/new,,,,,
D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.srcs/sources_1/new/ALU_with_reg_tb.v,1739943393,verilog,,,D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.srcs/sources_1/new/parameters.v,ALU_with_reg_tb,,,../../../../MINI_RISC_PROPERLY.srcs/sources_1/new,,,,,
D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.srcs/sources_1/new/memory.v,1739425726,verilog,,D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.srcs/sources_1/new/memory_tb.v,,memory,,,,,,,,
D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.srcs/sources_1/new/memory_tb.v,1739425827,verilog,,,,memory_tb,,,,,,,,
D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.srcs/sources_1/new/parameters.v,1739944219,verilog,,,,,,,,,,,,
D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.srcs/sources_1/new/processor.v,1739944332,verilog,,,D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.srcs/sources_1/new/parameters.v,processor,,,../../../../MINI_RISC_PROPERLY.srcs/sources_1/new,,,,,
D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.srcs/sources_1/new/reg_file.v,1739701967,verilog,,D:/Programming/MINI_RISC_PROPERLY/MINI_RISC_PROPERLY.srcs/sources_1/new/processor.v,,reg_file,,,../../../../MINI_RISC_PROPERLY.srcs/sources_1/new,,,,,
