
CommandCenter_Audio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000380c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e0  080038cc  080038cc  000138cc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042ac  080042ac  00020004  2**0
                  CONTENTS
  4 .ARM          00000008  080042ac  080042ac  000142ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080042b4  080042b4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042b4  080042b4  000142b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080042b8  080042b8  000142b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080042bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c90  20000004  080042c0  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c94  080042c0  00020c94  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011f52  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003683  00000000  00000000  00031f7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00008b8a  00000000  00000000  00035601  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000be8  00000000  00000000  0003e190  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000f18  00000000  00000000  0003ed78  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00014679  00000000  00000000  0003fc90  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000db37  00000000  00000000  00054309  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00075ca8  00000000  00000000  00061e40  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000d7ae8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002204  00000000  00000000  000d7b64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080038b4 	.word	0x080038b4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	080038b4 	.word	0x080038b4

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	1c08      	adds	r0, r1, #0
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	; (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	; (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f806 	bl	8000274 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__udivmoddi4>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	464f      	mov	r7, r9
 8000278:	4646      	mov	r6, r8
 800027a:	46d6      	mov	lr, sl
 800027c:	b5c0      	push	{r6, r7, lr}
 800027e:	0004      	movs	r4, r0
 8000280:	b082      	sub	sp, #8
 8000282:	000d      	movs	r5, r1
 8000284:	4691      	mov	r9, r2
 8000286:	4698      	mov	r8, r3
 8000288:	428b      	cmp	r3, r1
 800028a:	d82f      	bhi.n	80002ec <__udivmoddi4+0x78>
 800028c:	d02c      	beq.n	80002e8 <__udivmoddi4+0x74>
 800028e:	4641      	mov	r1, r8
 8000290:	4648      	mov	r0, r9
 8000292:	f000 f8b1 	bl	80003f8 <__clzdi2>
 8000296:	0029      	movs	r1, r5
 8000298:	0006      	movs	r6, r0
 800029a:	0020      	movs	r0, r4
 800029c:	f000 f8ac 	bl	80003f8 <__clzdi2>
 80002a0:	1a33      	subs	r3, r6, r0
 80002a2:	469c      	mov	ip, r3
 80002a4:	3b20      	subs	r3, #32
 80002a6:	469a      	mov	sl, r3
 80002a8:	d500      	bpl.n	80002ac <__udivmoddi4+0x38>
 80002aa:	e076      	b.n	800039a <__udivmoddi4+0x126>
 80002ac:	464b      	mov	r3, r9
 80002ae:	4652      	mov	r2, sl
 80002b0:	4093      	lsls	r3, r2
 80002b2:	001f      	movs	r7, r3
 80002b4:	464b      	mov	r3, r9
 80002b6:	4662      	mov	r2, ip
 80002b8:	4093      	lsls	r3, r2
 80002ba:	001e      	movs	r6, r3
 80002bc:	42af      	cmp	r7, r5
 80002be:	d828      	bhi.n	8000312 <__udivmoddi4+0x9e>
 80002c0:	d025      	beq.n	800030e <__udivmoddi4+0x9a>
 80002c2:	4653      	mov	r3, sl
 80002c4:	1ba4      	subs	r4, r4, r6
 80002c6:	41bd      	sbcs	r5, r7
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	da00      	bge.n	80002ce <__udivmoddi4+0x5a>
 80002cc:	e07b      	b.n	80003c6 <__udivmoddi4+0x152>
 80002ce:	2200      	movs	r2, #0
 80002d0:	2300      	movs	r3, #0
 80002d2:	9200      	str	r2, [sp, #0]
 80002d4:	9301      	str	r3, [sp, #4]
 80002d6:	2301      	movs	r3, #1
 80002d8:	4652      	mov	r2, sl
 80002da:	4093      	lsls	r3, r2
 80002dc:	9301      	str	r3, [sp, #4]
 80002de:	2301      	movs	r3, #1
 80002e0:	4662      	mov	r2, ip
 80002e2:	4093      	lsls	r3, r2
 80002e4:	9300      	str	r3, [sp, #0]
 80002e6:	e018      	b.n	800031a <__udivmoddi4+0xa6>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	d9d0      	bls.n	800028e <__udivmoddi4+0x1a>
 80002ec:	2200      	movs	r2, #0
 80002ee:	2300      	movs	r3, #0
 80002f0:	9200      	str	r2, [sp, #0]
 80002f2:	9301      	str	r3, [sp, #4]
 80002f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <__udivmoddi4+0x8a>
 80002fa:	601c      	str	r4, [r3, #0]
 80002fc:	605d      	str	r5, [r3, #4]
 80002fe:	9800      	ldr	r0, [sp, #0]
 8000300:	9901      	ldr	r1, [sp, #4]
 8000302:	b002      	add	sp, #8
 8000304:	bc1c      	pop	{r2, r3, r4}
 8000306:	4690      	mov	r8, r2
 8000308:	4699      	mov	r9, r3
 800030a:	46a2      	mov	sl, r4
 800030c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800030e:	42a3      	cmp	r3, r4
 8000310:	d9d7      	bls.n	80002c2 <__udivmoddi4+0x4e>
 8000312:	2200      	movs	r2, #0
 8000314:	2300      	movs	r3, #0
 8000316:	9200      	str	r2, [sp, #0]
 8000318:	9301      	str	r3, [sp, #4]
 800031a:	4663      	mov	r3, ip
 800031c:	2b00      	cmp	r3, #0
 800031e:	d0e9      	beq.n	80002f4 <__udivmoddi4+0x80>
 8000320:	07fb      	lsls	r3, r7, #31
 8000322:	4698      	mov	r8, r3
 8000324:	4641      	mov	r1, r8
 8000326:	0872      	lsrs	r2, r6, #1
 8000328:	430a      	orrs	r2, r1
 800032a:	087b      	lsrs	r3, r7, #1
 800032c:	4666      	mov	r6, ip
 800032e:	e00e      	b.n	800034e <__udivmoddi4+0xda>
 8000330:	42ab      	cmp	r3, r5
 8000332:	d101      	bne.n	8000338 <__udivmoddi4+0xc4>
 8000334:	42a2      	cmp	r2, r4
 8000336:	d80c      	bhi.n	8000352 <__udivmoddi4+0xde>
 8000338:	1aa4      	subs	r4, r4, r2
 800033a:	419d      	sbcs	r5, r3
 800033c:	2001      	movs	r0, #1
 800033e:	1924      	adds	r4, r4, r4
 8000340:	416d      	adcs	r5, r5
 8000342:	2100      	movs	r1, #0
 8000344:	3e01      	subs	r6, #1
 8000346:	1824      	adds	r4, r4, r0
 8000348:	414d      	adcs	r5, r1
 800034a:	2e00      	cmp	r6, #0
 800034c:	d006      	beq.n	800035c <__udivmoddi4+0xe8>
 800034e:	42ab      	cmp	r3, r5
 8000350:	d9ee      	bls.n	8000330 <__udivmoddi4+0xbc>
 8000352:	3e01      	subs	r6, #1
 8000354:	1924      	adds	r4, r4, r4
 8000356:	416d      	adcs	r5, r5
 8000358:	2e00      	cmp	r6, #0
 800035a:	d1f8      	bne.n	800034e <__udivmoddi4+0xda>
 800035c:	9800      	ldr	r0, [sp, #0]
 800035e:	9901      	ldr	r1, [sp, #4]
 8000360:	4653      	mov	r3, sl
 8000362:	1900      	adds	r0, r0, r4
 8000364:	4169      	adcs	r1, r5
 8000366:	2b00      	cmp	r3, #0
 8000368:	db23      	blt.n	80003b2 <__udivmoddi4+0x13e>
 800036a:	002b      	movs	r3, r5
 800036c:	4652      	mov	r2, sl
 800036e:	40d3      	lsrs	r3, r2
 8000370:	002a      	movs	r2, r5
 8000372:	4664      	mov	r4, ip
 8000374:	40e2      	lsrs	r2, r4
 8000376:	001c      	movs	r4, r3
 8000378:	4653      	mov	r3, sl
 800037a:	0015      	movs	r5, r2
 800037c:	2b00      	cmp	r3, #0
 800037e:	db2d      	blt.n	80003dc <__udivmoddi4+0x168>
 8000380:	0026      	movs	r6, r4
 8000382:	4657      	mov	r7, sl
 8000384:	40be      	lsls	r6, r7
 8000386:	0033      	movs	r3, r6
 8000388:	0026      	movs	r6, r4
 800038a:	4667      	mov	r7, ip
 800038c:	40be      	lsls	r6, r7
 800038e:	0032      	movs	r2, r6
 8000390:	1a80      	subs	r0, r0, r2
 8000392:	4199      	sbcs	r1, r3
 8000394:	9000      	str	r0, [sp, #0]
 8000396:	9101      	str	r1, [sp, #4]
 8000398:	e7ac      	b.n	80002f4 <__udivmoddi4+0x80>
 800039a:	4662      	mov	r2, ip
 800039c:	2320      	movs	r3, #32
 800039e:	1a9b      	subs	r3, r3, r2
 80003a0:	464a      	mov	r2, r9
 80003a2:	40da      	lsrs	r2, r3
 80003a4:	4661      	mov	r1, ip
 80003a6:	0013      	movs	r3, r2
 80003a8:	4642      	mov	r2, r8
 80003aa:	408a      	lsls	r2, r1
 80003ac:	0017      	movs	r7, r2
 80003ae:	431f      	orrs	r7, r3
 80003b0:	e780      	b.n	80002b4 <__udivmoddi4+0x40>
 80003b2:	4662      	mov	r2, ip
 80003b4:	2320      	movs	r3, #32
 80003b6:	1a9b      	subs	r3, r3, r2
 80003b8:	002a      	movs	r2, r5
 80003ba:	4666      	mov	r6, ip
 80003bc:	409a      	lsls	r2, r3
 80003be:	0023      	movs	r3, r4
 80003c0:	40f3      	lsrs	r3, r6
 80003c2:	4313      	orrs	r3, r2
 80003c4:	e7d4      	b.n	8000370 <__udivmoddi4+0xfc>
 80003c6:	4662      	mov	r2, ip
 80003c8:	2320      	movs	r3, #32
 80003ca:	2100      	movs	r1, #0
 80003cc:	1a9b      	subs	r3, r3, r2
 80003ce:	2200      	movs	r2, #0
 80003d0:	9100      	str	r1, [sp, #0]
 80003d2:	9201      	str	r2, [sp, #4]
 80003d4:	2201      	movs	r2, #1
 80003d6:	40da      	lsrs	r2, r3
 80003d8:	9201      	str	r2, [sp, #4]
 80003da:	e780      	b.n	80002de <__udivmoddi4+0x6a>
 80003dc:	2320      	movs	r3, #32
 80003de:	4662      	mov	r2, ip
 80003e0:	0026      	movs	r6, r4
 80003e2:	1a9b      	subs	r3, r3, r2
 80003e4:	40de      	lsrs	r6, r3
 80003e6:	002f      	movs	r7, r5
 80003e8:	46b0      	mov	r8, r6
 80003ea:	4666      	mov	r6, ip
 80003ec:	40b7      	lsls	r7, r6
 80003ee:	4646      	mov	r6, r8
 80003f0:	003b      	movs	r3, r7
 80003f2:	4333      	orrs	r3, r6
 80003f4:	e7c8      	b.n	8000388 <__udivmoddi4+0x114>
 80003f6:	46c0      	nop			; (mov r8, r8)

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	1c08      	adds	r0, r1, #0
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			; (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	; (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 800044c:	21fa      	movs	r1, #250	; 0xfa
 800044e:	4b0a      	ldr	r3, [pc, #40]	; (8000478 <HAL_InitTick+0x2c>)
{
 8000450:	b570      	push	{r4, r5, r6, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000452:	0089      	lsls	r1, r1, #2
{
 8000454:	0005      	movs	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000456:	6818      	ldr	r0, [r3, #0]
 8000458:	f7ff fe60 	bl	800011c <__udivsi3>
 800045c:	f000 f874 	bl	8000548 <HAL_SYSTICK_Config>
 8000460:	0004      	movs	r4, r0
  {
    status = HAL_ERROR;
 8000462:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000464:	2c00      	cmp	r4, #0
 8000466:	d105      	bne.n	8000474 <HAL_InitTick+0x28>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000468:	3802      	subs	r0, #2
 800046a:	0022      	movs	r2, r4
 800046c:	0029      	movs	r1, r5
 800046e:	f000 f837 	bl	80004e0 <HAL_NVIC_SetPriority>
 8000472:	0020      	movs	r0, r4
  }

  /* Return function status */
  return status;
}
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	46c0      	nop			; (mov r8, r8)
 8000478:	20000000 	.word	0x20000000

0800047c <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800047c:	2340      	movs	r3, #64	; 0x40
 800047e:	4a08      	ldr	r2, [pc, #32]	; (80004a0 <HAL_Init+0x24>)
{
 8000480:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000482:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000484:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000486:	430b      	orrs	r3, r1
 8000488:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800048a:	f7ff ffdf 	bl	800044c <HAL_InitTick>
 800048e:	1e04      	subs	r4, r0, #0
 8000490:	d103      	bne.n	800049a <HAL_Init+0x1e>
    HAL_MspInit();
 8000492:	f003 f873 	bl	800357c <HAL_MspInit>
}
 8000496:	0020      	movs	r0, r4
 8000498:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800049a:	2401      	movs	r4, #1
 800049c:	e7fb      	b.n	8000496 <HAL_Init+0x1a>
 800049e:	46c0      	nop			; (mov r8, r8)
 80004a0:	40022000 	.word	0x40022000

080004a4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80004a4:	4a02      	ldr	r2, [pc, #8]	; (80004b0 <HAL_IncTick+0xc>)
 80004a6:	6813      	ldr	r3, [r2, #0]
 80004a8:	3301      	adds	r3, #1
 80004aa:	6013      	str	r3, [r2, #0]
}
 80004ac:	4770      	bx	lr
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	2000022c 	.word	0x2000022c

080004b4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80004b4:	4b01      	ldr	r3, [pc, #4]	; (80004bc <HAL_GetTick+0x8>)
 80004b6:	6818      	ldr	r0, [r3, #0]
}
 80004b8:	4770      	bx	lr
 80004ba:	46c0      	nop			; (mov r8, r8)
 80004bc:	2000022c 	.word	0x2000022c

080004c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80004c4:	f7ff fff6 	bl	80004b4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
    wait++;
 80004c8:	1c63      	adds	r3, r4, #1
 80004ca:	1e5a      	subs	r2, r3, #1
 80004cc:	4193      	sbcs	r3, r2
  uint32_t tickstart = HAL_GetTick();
 80004ce:	0005      	movs	r5, r0
    wait++;
 80004d0:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80004d2:	f7ff ffef 	bl	80004b4 <HAL_GetTick>
 80004d6:	1b40      	subs	r0, r0, r5
 80004d8:	42a0      	cmp	r0, r4
 80004da:	d3fa      	bcc.n	80004d2 <HAL_Delay+0x12>
  {
  }
}
 80004dc:	bd70      	pop	{r4, r5, r6, pc}
	...

080004e0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	25ff      	movs	r5, #255	; 0xff
 80004e4:	2403      	movs	r4, #3
 80004e6:	002a      	movs	r2, r5
 80004e8:	b2c3      	uxtb	r3, r0
 80004ea:	401c      	ands	r4, r3
 80004ec:	00e4      	lsls	r4, r4, #3
 80004ee:	40a2      	lsls	r2, r4
 80004f0:	0189      	lsls	r1, r1, #6
 80004f2:	4029      	ands	r1, r5
 80004f4:	43d2      	mvns	r2, r2
 80004f6:	40a1      	lsls	r1, r4
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80004f8:	2800      	cmp	r0, #0
 80004fa:	da0b      	bge.n	8000514 <HAL_NVIC_SetPriority+0x34>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004fc:	200f      	movs	r0, #15
 80004fe:	4003      	ands	r3, r0
 8000500:	3b08      	subs	r3, #8
 8000502:	480a      	ldr	r0, [pc, #40]	; (800052c <HAL_NVIC_SetPriority+0x4c>)
 8000504:	089b      	lsrs	r3, r3, #2
 8000506:	009b      	lsls	r3, r3, #2
 8000508:	181b      	adds	r3, r3, r0
 800050a:	69d8      	ldr	r0, [r3, #28]
 800050c:	4002      	ands	r2, r0
 800050e:	4311      	orrs	r1, r2
 8000510:	61d9      	str	r1, [r3, #28]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000512:	bd30      	pop	{r4, r5, pc}
 8000514:	4b06      	ldr	r3, [pc, #24]	; (8000530 <HAL_NVIC_SetPriority+0x50>)
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000516:	0880      	lsrs	r0, r0, #2
 8000518:	0080      	lsls	r0, r0, #2
 800051a:	18c0      	adds	r0, r0, r3
 800051c:	23c0      	movs	r3, #192	; 0xc0
 800051e:	009b      	lsls	r3, r3, #2
 8000520:	58c4      	ldr	r4, [r0, r3]
 8000522:	4022      	ands	r2, r4
 8000524:	4311      	orrs	r1, r2
 8000526:	50c1      	str	r1, [r0, r3]
 8000528:	e7f3      	b.n	8000512 <HAL_NVIC_SetPriority+0x32>
 800052a:	46c0      	nop			; (mov r8, r8)
 800052c:	e000ed00 	.word	0xe000ed00
 8000530:	e000e100 	.word	0xe000e100

08000534 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000534:	231f      	movs	r3, #31
 8000536:	4018      	ands	r0, r3
 8000538:	3b1e      	subs	r3, #30
 800053a:	4083      	lsls	r3, r0
 800053c:	4a01      	ldr	r2, [pc, #4]	; (8000544 <HAL_NVIC_EnableIRQ+0x10>)
 800053e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000540:	4770      	bx	lr
 8000542:	46c0      	nop			; (mov r8, r8)
 8000544:	e000e100 	.word	0xe000e100

08000548 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000548:	4a09      	ldr	r2, [pc, #36]	; (8000570 <HAL_SYSTICK_Config+0x28>)
 800054a:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 800054c:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800054e:	4293      	cmp	r3, r2
 8000550:	d80d      	bhi.n	800056e <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000552:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000554:	4a07      	ldr	r2, [pc, #28]	; (8000574 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000556:	4808      	ldr	r0, [pc, #32]	; (8000578 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000558:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800055a:	6a03      	ldr	r3, [r0, #32]
 800055c:	0609      	lsls	r1, r1, #24
 800055e:	021b      	lsls	r3, r3, #8
 8000560:	0a1b      	lsrs	r3, r3, #8
 8000562:	430b      	orrs	r3, r1
 8000564:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000566:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000568:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800056a:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800056c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800056e:	4770      	bx	lr
 8000570:	00ffffff 	.word	0x00ffffff
 8000574:	e000e010 	.word	0xe000e010
 8000578:	e000ed00 	.word	0xe000ed00

0800057c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800057c:	4b05      	ldr	r3, [pc, #20]	; (8000594 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800057e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000580:	2804      	cmp	r0, #4
 8000582:	d102      	bne.n	800058a <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000584:	4310      	orrs	r0, r2
 8000586:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000588:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800058a:	2104      	movs	r1, #4
 800058c:	438a      	bics	r2, r1
 800058e:	601a      	str	r2, [r3, #0]
}
 8000590:	e7fa      	b.n	8000588 <HAL_SYSTICK_CLKSourceConfig+0xc>
 8000592:	46c0      	nop			; (mov r8, r8)
 8000594:	e000e010 	.word	0xe000e010

08000598 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000598:	4770      	bx	lr

0800059a <HAL_SYSTICK_IRQHandler>:
{
 800059a:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 800059c:	f7ff fffc 	bl	8000598 <HAL_SYSTICK_Callback>
}
 80005a0:	bd10      	pop	{r4, pc}
	...

080005a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80005a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005a6:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 80005a8:	2001      	movs	r0, #1
  if(hdma == NULL)
 80005aa:	2c00      	cmp	r4, #0
 80005ac:	d035      	beq.n	800061a <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80005ae:	6825      	ldr	r5, [r4, #0]
 80005b0:	4b1a      	ldr	r3, [pc, #104]	; (800061c <HAL_DMA_Init+0x78>)
 80005b2:	2114      	movs	r1, #20
 80005b4:	18e8      	adds	r0, r5, r3
 80005b6:	f7ff fdb1 	bl	800011c <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 80005ba:	4b19      	ldr	r3, [pc, #100]	; (8000620 <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80005bc:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 80005be:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80005c0:	2302      	movs	r3, #2
 80005c2:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80005c4:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 80005c6:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80005c8:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80005ca:	4b16      	ldr	r3, [pc, #88]	; (8000624 <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80005cc:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80005ce:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 80005d0:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80005d2:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 80005d4:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80005d6:	433b      	orrs	r3, r7
 80005d8:	6967      	ldr	r7, [r4, #20]
 80005da:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80005dc:	69a7      	ldr	r7, [r4, #24]
 80005de:	433b      	orrs	r3, r7
 80005e0:	69e7      	ldr	r7, [r4, #28]
 80005e2:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 80005e4:	6a27      	ldr	r7, [r4, #32]
 80005e6:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 80005e8:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80005ea:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80005ec:	2380      	movs	r3, #128	; 0x80
 80005ee:	01db      	lsls	r3, r3, #7
 80005f0:	4299      	cmp	r1, r3
 80005f2:	d00c      	beq.n	800060e <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80005f4:	251c      	movs	r5, #28
 80005f6:	4028      	ands	r0, r5
 80005f8:	3d0d      	subs	r5, #13
 80005fa:	4085      	lsls	r5, r0
 80005fc:	490a      	ldr	r1, [pc, #40]	; (8000628 <HAL_DMA_Init+0x84>)
 80005fe:	680b      	ldr	r3, [r1, #0]
 8000600:	43ab      	bics	r3, r5
 8000602:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000604:	6863      	ldr	r3, [r4, #4]
 8000606:	680d      	ldr	r5, [r1, #0]
 8000608:	4083      	lsls	r3, r0
 800060a:	432b      	orrs	r3, r5
 800060c:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800060e:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000610:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000612:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000614:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8000616:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8000618:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 800061a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800061c:	bffdfff8 	.word	0xbffdfff8
 8000620:	40020000 	.word	0x40020000
 8000624:	ffff800f 	.word	0xffff800f
 8000628:	400200a8 	.word	0x400200a8

0800062c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800062c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800062e:	1d44      	adds	r4, r0, #5
 8000630:	7fe6      	ldrb	r6, [r4, #31]
{
 8000632:	0005      	movs	r5, r0
  __HAL_LOCK(hdma);
 8000634:	2002      	movs	r0, #2
 8000636:	2e01      	cmp	r6, #1
 8000638:	d02b      	beq.n	8000692 <HAL_DMA_Start_IT+0x66>
 800063a:	3801      	subs	r0, #1
 800063c:	77e0      	strb	r0, [r4, #31]

  if(HAL_DMA_STATE_READY == hdma->State)
 800063e:	1da8      	adds	r0, r5, #6
 8000640:	7fc6      	ldrb	r6, [r0, #31]
 8000642:	4684      	mov	ip, r0
 8000644:	b2f6      	uxtb	r6, r6
 8000646:	2002      	movs	r0, #2
 8000648:	2700      	movs	r7, #0
 800064a:	2e01      	cmp	r6, #1
 800064c:	d12c      	bne.n	80006a8 <HAL_DMA_Start_IT+0x7c>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800064e:	4664      	mov	r4, ip
 8000650:	77e0      	strb	r0, [r4, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000652:	682c      	ldr	r4, [r5, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000654:	63ef      	str	r7, [r5, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8000656:	6820      	ldr	r0, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000658:	371c      	adds	r7, #28
    __HAL_DMA_DISABLE(hdma);
 800065a:	43b0      	bics	r0, r6
 800065c:	6020      	str	r0, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800065e:	6c28      	ldr	r0, [r5, #64]	; 0x40
 8000660:	9001      	str	r0, [sp, #4]
 8000662:	6c68      	ldr	r0, [r5, #68]	; 0x44
 8000664:	4007      	ands	r7, r0
 8000666:	40be      	lsls	r6, r7
 8000668:	9801      	ldr	r0, [sp, #4]
 800066a:	6046      	str	r6, [r0, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800066c:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800066e:	68ab      	ldr	r3, [r5, #8]
 8000670:	6828      	ldr	r0, [r5, #0]
 8000672:	2b10      	cmp	r3, #16
 8000674:	d10e      	bne.n	8000694 <HAL_DMA_Start_IT+0x68>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000676:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000678:	60e1      	str	r1, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 800067a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800067c:	2b00      	cmp	r3, #0
 800067e:	d00c      	beq.n	800069a <HAL_DMA_Start_IT+0x6e>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000680:	230e      	movs	r3, #14
 8000682:	6822      	ldr	r2, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000684:	4313      	orrs	r3, r2
 8000686:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000688:	2301      	movs	r3, #1
 800068a:	6802      	ldr	r2, [r0, #0]
 800068c:	4313      	orrs	r3, r2
 800068e:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000690:	2000      	movs	r0, #0
}
 8000692:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000694:	60a1      	str	r1, [r4, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000696:	60e2      	str	r2, [r4, #12]
 8000698:	e7ef      	b.n	800067a <HAL_DMA_Start_IT+0x4e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800069a:	2204      	movs	r2, #4
 800069c:	6823      	ldr	r3, [r4, #0]
 800069e:	4393      	bics	r3, r2
 80006a0:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80006a2:	6822      	ldr	r2, [r4, #0]
 80006a4:	230a      	movs	r3, #10
 80006a6:	e7ed      	b.n	8000684 <HAL_DMA_Start_IT+0x58>
    __HAL_UNLOCK(hdma);
 80006a8:	77e7      	strb	r7, [r4, #31]
 80006aa:	e7f2      	b.n	8000692 <HAL_DMA_Start_IT+0x66>

080006ac <HAL_DMA_IRQHandler>:
{
 80006ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80006ae:	221c      	movs	r2, #28
 80006b0:	2704      	movs	r7, #4
 80006b2:	6c46      	ldr	r6, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80006b4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80006b6:	4032      	ands	r2, r6
 80006b8:	003e      	movs	r6, r7
 80006ba:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80006bc:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80006be:	6803      	ldr	r3, [r0, #0]
 80006c0:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80006c2:	4235      	tst	r5, r6
 80006c4:	d00d      	beq.n	80006e2 <HAL_DMA_IRQHandler+0x36>
 80006c6:	423c      	tst	r4, r7
 80006c8:	d00b      	beq.n	80006e2 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	0692      	lsls	r2, r2, #26
 80006ce:	d402      	bmi.n	80006d6 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	43ba      	bics	r2, r7
 80006d4:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 80006d6:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80006d8:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d019      	beq.n	8000712 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 80006de:	4798      	blx	r3
  return;
 80006e0:	e017      	b.n	8000712 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80006e2:	2702      	movs	r7, #2
 80006e4:	003e      	movs	r6, r7
 80006e6:	4096      	lsls	r6, r2
 80006e8:	4235      	tst	r5, r6
 80006ea:	d013      	beq.n	8000714 <HAL_DMA_IRQHandler+0x68>
 80006ec:	423c      	tst	r4, r7
 80006ee:	d011      	beq.n	8000714 <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	0692      	lsls	r2, r2, #26
 80006f4:	d406      	bmi.n	8000704 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80006f6:	240a      	movs	r4, #10
 80006f8:	681a      	ldr	r2, [r3, #0]
 80006fa:	43a2      	bics	r2, r4
 80006fc:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80006fe:	2201      	movs	r2, #1
 8000700:	1d83      	adds	r3, r0, #6
 8000702:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 8000704:	2200      	movs	r2, #0
 8000706:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8000708:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 800070a:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 800070c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 800070e:	4293      	cmp	r3, r2
 8000710:	d1e5      	bne.n	80006de <HAL_DMA_IRQHandler+0x32>
}
 8000712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8000714:	2608      	movs	r6, #8
 8000716:	0037      	movs	r7, r6
 8000718:	4097      	lsls	r7, r2
 800071a:	423d      	tst	r5, r7
 800071c:	d0f9      	beq.n	8000712 <HAL_DMA_IRQHandler+0x66>
 800071e:	4234      	tst	r4, r6
 8000720:	d0f7      	beq.n	8000712 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000722:	250e      	movs	r5, #14
 8000724:	681c      	ldr	r4, [r3, #0]
 8000726:	43ac      	bics	r4, r5
 8000728:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800072a:	2301      	movs	r3, #1
 800072c:	001c      	movs	r4, r3
 800072e:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8000730:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000732:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000734:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8000736:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8000738:	2200      	movs	r2, #0
 800073a:	1d43      	adds	r3, r0, #5
 800073c:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 800073e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000740:	e7e5      	b.n	800070e <HAL_DMA_IRQHandler+0x62>
	...

08000744 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000744:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000746:	4a53      	ldr	r2, [pc, #332]	; (8000894 <HAL_GPIO_Init+0x150>)
  while (((GPIO_Init->Pin) >> position) != 0)
 8000748:	680b      	ldr	r3, [r1, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800074a:	1882      	adds	r2, r0, r2
 800074c:	1e54      	subs	r4, r2, #1
 800074e:	41a2      	sbcs	r2, r4
{
 8000750:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0)
 8000752:	9303      	str	r3, [sp, #12]
  uint32_t position = 0x00U;
 8000754:	2300      	movs	r3, #0
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000756:	3205      	adds	r2, #5
 8000758:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800075a:	9a03      	ldr	r2, [sp, #12]
 800075c:	40da      	lsrs	r2, r3
 800075e:	d101      	bne.n	8000764 <HAL_GPIO_Init+0x20>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 8000760:	b007      	add	sp, #28
 8000762:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000764:	2501      	movs	r5, #1
 8000766:	409d      	lsls	r5, r3
 8000768:	9a03      	ldr	r2, [sp, #12]
 800076a:	402a      	ands	r2, r5
 800076c:	9202      	str	r2, [sp, #8]
    if(iocurrent)
 800076e:	d100      	bne.n	8000772 <HAL_GPIO_Init+0x2e>
 8000770:	e08e      	b.n	8000890 <HAL_GPIO_Init+0x14c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000772:	684a      	ldr	r2, [r1, #4]
 8000774:	9201      	str	r2, [sp, #4]
 8000776:	2210      	movs	r2, #16
 8000778:	9e01      	ldr	r6, [sp, #4]
 800077a:	4396      	bics	r6, r2
 800077c:	2e02      	cmp	r6, #2
 800077e:	d10f      	bne.n	80007a0 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->AFR[position >> 3U];
 8000780:	08da      	lsrs	r2, r3, #3
 8000782:	0092      	lsls	r2, r2, #2
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8000784:	2407      	movs	r4, #7
 8000786:	1882      	adds	r2, r0, r2
        temp = GPIOx->AFR[position >> 3U];
 8000788:	6a17      	ldr	r7, [r2, #32]
 800078a:	9204      	str	r2, [sp, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800078c:	220f      	movs	r2, #15
 800078e:	401c      	ands	r4, r3
 8000790:	00a4      	lsls	r4, r4, #2
 8000792:	40a2      	lsls	r2, r4
 8000794:	4397      	bics	r7, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8000796:	690a      	ldr	r2, [r1, #16]
 8000798:	40a2      	lsls	r2, r4
 800079a:	4317      	orrs	r7, r2
        GPIOx->AFR[position >> 3U] = temp;
 800079c:	9a04      	ldr	r2, [sp, #16]
 800079e:	6217      	str	r7, [r2, #32]
 80007a0:	2203      	movs	r2, #3
 80007a2:	005c      	lsls	r4, r3, #1
 80007a4:	40a2      	lsls	r2, r4
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007a6:	3e01      	subs	r6, #1
 80007a8:	43d2      	mvns	r2, r2
 80007aa:	2e01      	cmp	r6, #1
 80007ac:	d80d      	bhi.n	80007ca <HAL_GPIO_Init+0x86>
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007ae:	68ce      	ldr	r6, [r1, #12]
        temp = GPIOx->OSPEEDR;
 80007b0:	6887      	ldr	r7, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007b2:	40a6      	lsls	r6, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80007b4:	4017      	ands	r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007b6:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 80007b8:	6086      	str	r6, [r0, #8]
        temp= GPIOx->OTYPER;
 80007ba:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007bc:	43ae      	bics	r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80007be:	9d01      	ldr	r5, [sp, #4]
 80007c0:	06ed      	lsls	r5, r5, #27
 80007c2:	0fed      	lsrs	r5, r5, #31
 80007c4:	409d      	lsls	r5, r3
 80007c6:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 80007c8:	6045      	str	r5, [r0, #4]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007ca:	2603      	movs	r6, #3
 80007cc:	9d01      	ldr	r5, [sp, #4]
      temp = GPIOx->MODER;
 80007ce:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007d0:	4035      	ands	r5, r6
 80007d2:	40a5      	lsls	r5, r4
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80007d4:	4017      	ands	r7, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007d6:	433d      	orrs	r5, r7
      GPIOx->MODER = temp;
 80007d8:	6005      	str	r5, [r0, #0]
      temp = GPIOx->PUPDR;
 80007da:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80007dc:	402a      	ands	r2, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 80007de:	688d      	ldr	r5, [r1, #8]
 80007e0:	40a5      	lsls	r5, r4
 80007e2:	432a      	orrs	r2, r5
      GPIOx->PUPDR = temp;
 80007e4:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80007e6:	9a01      	ldr	r2, [sp, #4]
 80007e8:	00d2      	lsls	r2, r2, #3
 80007ea:	d551      	bpl.n	8000890 <HAL_GPIO_Init+0x14c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ec:	2501      	movs	r5, #1
 80007ee:	4c2a      	ldr	r4, [pc, #168]	; (8000898 <HAL_GPIO_Init+0x154>)
 80007f0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80007f2:	432a      	orrs	r2, r5
 80007f4:	6362      	str	r2, [r4, #52]	; 0x34
 80007f6:	4a29      	ldr	r2, [pc, #164]	; (800089c <HAL_GPIO_Init+0x158>)
        temp = SYSCFG->EXTICR[position >> 2U];
 80007f8:	089c      	lsrs	r4, r3, #2
 80007fa:	00a4      	lsls	r4, r4, #2
 80007fc:	18a4      	adds	r4, r4, r2
 80007fe:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000800:	001d      	movs	r5, r3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000802:	4694      	mov	ip, r2
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000804:	220f      	movs	r2, #15
 8000806:	4035      	ands	r5, r6
 8000808:	00ad      	lsls	r5, r5, #2
 800080a:	40aa      	lsls	r2, r5
 800080c:	4667      	mov	r7, ip
 800080e:	4397      	bics	r7, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000810:	22a0      	movs	r2, #160	; 0xa0
 8000812:	05d2      	lsls	r2, r2, #23
 8000814:	4694      	mov	ip, r2
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000816:	9704      	str	r7, [sp, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000818:	2200      	movs	r2, #0
 800081a:	4560      	cmp	r0, ip
 800081c:	d00d      	beq.n	800083a <HAL_GPIO_Init+0xf6>
 800081e:	4a20      	ldr	r2, [pc, #128]	; (80008a0 <HAL_GPIO_Init+0x15c>)
 8000820:	4694      	mov	ip, r2
 8000822:	2201      	movs	r2, #1
 8000824:	4560      	cmp	r0, ip
 8000826:	d008      	beq.n	800083a <HAL_GPIO_Init+0xf6>
 8000828:	4f1e      	ldr	r7, [pc, #120]	; (80008a4 <HAL_GPIO_Init+0x160>)
 800082a:	1892      	adds	r2, r2, r2
 800082c:	42b8      	cmp	r0, r7
 800082e:	d004      	beq.n	800083a <HAL_GPIO_Init+0xf6>
 8000830:	4f1d      	ldr	r7, [pc, #116]	; (80008a8 <HAL_GPIO_Init+0x164>)
 8000832:	0032      	movs	r2, r6
 8000834:	42b8      	cmp	r0, r7
 8000836:	d000      	beq.n	800083a <HAL_GPIO_Init+0xf6>
 8000838:	9a05      	ldr	r2, [sp, #20]
 800083a:	40aa      	lsls	r2, r5
 800083c:	9d04      	ldr	r5, [sp, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800083e:	9f01      	ldr	r7, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000840:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000842:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 8000844:	4a19      	ldr	r2, [pc, #100]	; (80008ac <HAL_GPIO_Init+0x168>)
        temp &= ~((uint32_t)iocurrent);
 8000846:	9c02      	ldr	r4, [sp, #8]
        temp = EXTI->IMR;
 8000848:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 800084a:	9d02      	ldr	r5, [sp, #8]
        temp &= ~((uint32_t)iocurrent);
 800084c:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 800084e:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000850:	03ff      	lsls	r7, r7, #15
 8000852:	d401      	bmi.n	8000858 <HAL_GPIO_Init+0x114>
        temp &= ~((uint32_t)iocurrent);
 8000854:	0035      	movs	r5, r6
 8000856:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 8000858:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 800085a:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 800085c:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800085e:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8000860:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000862:	03bf      	lsls	r7, r7, #14
 8000864:	d401      	bmi.n	800086a <HAL_GPIO_Init+0x126>
        temp &= ~((uint32_t)iocurrent);
 8000866:	0035      	movs	r5, r6
 8000868:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 800086a:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 800086c:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 800086e:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000870:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8000872:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000874:	02ff      	lsls	r7, r7, #11
 8000876:	d401      	bmi.n	800087c <HAL_GPIO_Init+0x138>
        temp &= ~((uint32_t)iocurrent);
 8000878:	0035      	movs	r5, r6
 800087a:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 800087c:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 800087e:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8000880:	9e02      	ldr	r6, [sp, #8]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000882:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8000884:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000886:	02bf      	lsls	r7, r7, #10
 8000888:	d401      	bmi.n	800088e <HAL_GPIO_Init+0x14a>
        temp &= ~((uint32_t)iocurrent);
 800088a:	4025      	ands	r5, r4
 800088c:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 800088e:	60d6      	str	r6, [r2, #12]
    position++;
 8000890:	3301      	adds	r3, #1
 8000892:	e762      	b.n	800075a <HAL_GPIO_Init+0x16>
 8000894:	afffe400 	.word	0xafffe400
 8000898:	40021000 	.word	0x40021000
 800089c:	40010000 	.word	0x40010000
 80008a0:	50000400 	.word	0x50000400
 80008a4:	50000800 	.word	0x50000800
 80008a8:	50000c00 	.word	0x50000c00
 80008ac:	40010400 	.word	0x40010400

080008b0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80008b0:	2a00      	cmp	r2, #0
 80008b2:	d001      	beq.n	80008b8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 80008b4:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80008b6:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 80008b8:	6281      	str	r1, [r0, #40]	; 0x28
}
 80008ba:	e7fc      	b.n	80008b6 <HAL_GPIO_WritePin+0x6>

080008bc <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 80008bc:	4770      	bx	lr
	...

080008c0 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 80008c0:	4b04      	ldr	r3, [pc, #16]	; (80008d4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 80008c2:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 80008c4:	695a      	ldr	r2, [r3, #20]
 80008c6:	4210      	tst	r0, r2
 80008c8:	d002      	beq.n	80008d0 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80008ca:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80008cc:	f7ff fff6 	bl	80008bc <HAL_GPIO_EXTI_Callback>
}
 80008d0:	bd10      	pop	{r4, pc}
 80008d2:	46c0      	nop			; (mov r8, r8)
 80008d4:	40010400 	.word	0x40010400

080008d8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80008d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80008da:	0004      	movs	r4, r0
  uint32_t tmp = 0U, i2sclk = 0U;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
  {
    return HAL_ERROR;
 80008dc:	2001      	movs	r0, #1
  if (hi2s == NULL)
 80008de:	2c00      	cmp	r4, #0
 80008e0:	d046      	beq.n	8000970 <HAL_I2S_Init+0x98>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80008e2:	0026      	movs	r6, r4
 80008e4:	3635      	adds	r6, #53	; 0x35
 80008e6:	7833      	ldrb	r3, [r6, #0]
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d105      	bne.n	80008fa <HAL_I2S_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80008ee:	0022      	movs	r2, r4
 80008f0:	3234      	adds	r2, #52	; 0x34
 80008f2:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80008f4:	0020      	movs	r0, r4
 80008f6:	f002 fc89 	bl	800320c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80008fa:	2002      	movs	r0, #2

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80008fc:	6823      	ldr	r3, [r4, #0]
  hi2s->State = HAL_I2S_STATE_BUSY;
 80008fe:	7030      	strb	r0, [r6, #0]
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8000900:	69da      	ldr	r2, [r3, #28]
 8000902:	492c      	ldr	r1, [pc, #176]	; (80009b4 <HAL_I2S_Init+0xdc>)
 8000904:	400a      	ands	r2, r1
 8000906:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8000908:	6218      	str	r0, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800090a:	6963      	ldr	r3, [r4, #20]
 800090c:	9101      	str	r1, [sp, #4]
 800090e:	4283      	cmp	r3, r0
 8000910:	d036      	beq.n	8000980 <HAL_I2S_Init+0xa8>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8000912:	68e3      	ldr	r3, [r4, #12]
      packetlength = 16U;
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8000914:	2520      	movs	r5, #32
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8000916:	2b00      	cmp	r3, #0
 8000918:	d100      	bne.n	800091c <HAL_I2S_Init+0x44>
      packetlength = 16U;
 800091a:	3d10      	subs	r5, #16
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800091c:	68a3      	ldr	r3, [r4, #8]
 800091e:	2b20      	cmp	r3, #32
 8000920:	d800      	bhi.n	8000924 <HAL_I2S_Init+0x4c>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8000922:	006d      	lsls	r5, r5, #1
    }

    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCC_GetSysClockFreq();
 8000924:	f000 f930 	bl	8000b88 <HAL_RCC_GetSysClockFreq>

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8000928:	2380      	movs	r3, #128	; 0x80
 800092a:	6922      	ldr	r2, [r4, #16]
 800092c:	009b      	lsls	r3, r3, #2
 800092e:	429a      	cmp	r2, r3
 8000930:	d11f      	bne.n	8000972 <HAL_I2S_Init+0x9a>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8000932:	68e3      	ldr	r3, [r4, #12]
 8000934:	6967      	ldr	r7, [r4, #20]
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4)) * 10) / hi2s->Init.AudioFreq)) + 5);
 8000936:	00a9      	lsls	r1, r5, #2
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8000938:	2b00      	cmp	r3, #0
 800093a:	d100      	bne.n	800093e <HAL_I2S_Init+0x66>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8)) * 10) / hi2s->Init.AudioFreq)) + 5);
 800093c:	00e9      	lsls	r1, r5, #3
 800093e:	f7ff fbed 	bl	800011c <__udivsi3>
 8000942:	230a      	movs	r3, #10
 8000944:	0039      	movs	r1, r7
 8000946:	4358      	muls	r0, r3
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10) / hi2s->Init.AudioFreq)) + 5);
 8000948:	f7ff fbe8 	bl	800011c <__udivsi3>
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800094c:	210a      	movs	r1, #10
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10) / hi2s->Init.AudioFreq)) + 5);
 800094e:	3005      	adds	r0, #5
    tmp = tmp / 10U;
 8000950:	f7ff fbe4 	bl	800011c <__udivsi3>

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8000954:	2201      	movs	r2, #1
 8000956:	0001      	movs	r1, r0
 8000958:	4011      	ands	r1, r2

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800095a:	1a43      	subs	r3, r0, r1
 800095c:	40d3      	lsrs	r3, r2
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800095e:	1e98      	subs	r0, r3, #2
    i2sodd = (uint32_t)(i2sodd << 8U);
 8000960:	0209      	lsls	r1, r1, #8
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8000962:	28fd      	cmp	r0, #253	; 0xfd
 8000964:	d90d      	bls.n	8000982 <HAL_I2S_Init+0xaa>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8000966:	2310      	movs	r3, #16
    return  HAL_ERROR;
 8000968:	0010      	movs	r0, r2
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800096a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800096c:	430b      	orrs	r3, r1
 800096e:	63a3      	str	r3, [r4, #56]	; 0x38

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->State     = HAL_I2S_STATE_READY;

  return HAL_OK;
}
 8000970:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10) / hi2s->Init.AudioFreq)) + 5);
 8000972:	0029      	movs	r1, r5
 8000974:	f7ff fbd2 	bl	800011c <__udivsi3>
 8000978:	230a      	movs	r3, #10
 800097a:	6961      	ldr	r1, [r4, #20]
 800097c:	4358      	muls	r0, r3
 800097e:	e7e3      	b.n	8000948 <HAL_I2S_Init+0x70>
    i2sodd = 0U;
 8000980:	2100      	movs	r1, #0
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8000982:	430b      	orrs	r3, r1
 8000984:	6921      	ldr	r1, [r4, #16]
 8000986:	6822      	ldr	r2, [r4, #0]
 8000988:	430b      	orrs	r3, r1
 800098a:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800098c:	6860      	ldr	r0, [r4, #4]
 800098e:	68a3      	ldr	r3, [r4, #8]
 8000990:	69d1      	ldr	r1, [r2, #28]
 8000992:	4318      	orrs	r0, r3
 8000994:	2380      	movs	r3, #128	; 0x80
 8000996:	011b      	lsls	r3, r3, #4
 8000998:	4303      	orrs	r3, r0
 800099a:	68e0      	ldr	r0, [r4, #12]
 800099c:	4303      	orrs	r3, r0
 800099e:	69a0      	ldr	r0, [r4, #24]
 80009a0:	4303      	orrs	r3, r0
 80009a2:	9801      	ldr	r0, [sp, #4]
 80009a4:	4001      	ands	r1, r0
 80009a6:	430b      	orrs	r3, r1
 80009a8:	61d3      	str	r3, [r2, #28]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80009aa:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 80009ac:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80009ae:	63a0      	str	r0, [r4, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80009b0:	7033      	strb	r3, [r6, #0]
  return HAL_OK;
 80009b2:	e7dd      	b.n	8000970 <HAL_I2S_Init+0x98>
 80009b4:	fffff040 	.word	0xfffff040

080009b8 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80009b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpreg_cfgr = 0U;
  HAL_StatusTypeDef errorcode = HAL_OK;

  if (hi2s->State != HAL_I2S_STATE_READY)
 80009ba:	0005      	movs	r5, r0
 80009bc:	3535      	adds	r5, #53	; 0x35
 80009be:	782b      	ldrb	r3, [r5, #0]
{
 80009c0:	0004      	movs	r4, r0
  if (hi2s->State != HAL_I2S_STATE_READY)
 80009c2:	b2db      	uxtb	r3, r3
  {
    errorcode = HAL_BUSY;
 80009c4:	2002      	movs	r0, #2
  if (hi2s->State != HAL_I2S_STATE_READY)
 80009c6:	2b01      	cmp	r3, #1
 80009c8:	d13a      	bne.n	8000a40 <HAL_I2S_Transmit_DMA+0x88>
    goto error;
  }

  if ((pData == NULL) || (Size == 0U))
  {
    return  HAL_ERROR;
 80009ca:	0018      	movs	r0, r3
  if ((pData == NULL) || (Size == 0U))
 80009cc:	2900      	cmp	r1, #0
 80009ce:	d03a      	beq.n	8000a46 <HAL_I2S_Transmit_DMA+0x8e>
 80009d0:	2a00      	cmp	r2, #0
 80009d2:	d038      	beq.n	8000a46 <HAL_I2S_Transmit_DMA+0x8e>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80009d4:	0026      	movs	r6, r4
 80009d6:	3634      	adds	r6, #52	; 0x34
 80009d8:	7837      	ldrb	r7, [r6, #0]
 80009da:	3001      	adds	r0, #1
 80009dc:	2f01      	cmp	r7, #1
 80009de:	d032      	beq.n	8000a46 <HAL_I2S_Transmit_DMA+0x8e>
 80009e0:	7033      	strb	r3, [r6, #0]

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80009e2:	3302      	adds	r3, #2
 80009e4:	702b      	strb	r3, [r5, #0]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80009e6:	2300      	movs	r3, #0
  hi2s->pTxBuffPtr = pData;

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80009e8:	6825      	ldr	r5, [r4, #0]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80009ea:	63a3      	str	r3, [r4, #56]	; 0x38
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80009ec:	69eb      	ldr	r3, [r5, #28]
 80009ee:	3005      	adds	r0, #5
 80009f0:	4003      	ands	r3, r0

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80009f2:	3b03      	subs	r3, #3
 80009f4:	3805      	subs	r0, #5
  hi2s->pTxBuffPtr = pData;
 80009f6:	61e1      	str	r1, [r4, #28]
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80009f8:	4383      	bics	r3, r0
 80009fa:	d101      	bne.n	8000a00 <HAL_I2S_Transmit_DMA+0x48>
  {
    hi2s->TxXferSize = (Size << 1U);
 80009fc:	0052      	lsls	r2, r2, #1
 80009fe:	b292      	uxth	r2, r2
    hi2s->TxXferCount = (Size << 1U);
  }
  else
  {
    hi2s->TxXferSize = Size;
 8000a00:	8422      	strh	r2, [r4, #32]
    hi2s->TxXferCount = Size;
 8000a02:	8462      	strh	r2, [r4, #34]	; 0x22

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;

  /* Enable the Tx DMA Stream/Channel */
  HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8000a04:	002a      	movs	r2, r5
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8000a06:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8000a08:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <HAL_I2S_Transmit_DMA+0x90>)
  HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8000a0a:	320c      	adds	r2, #12
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8000a0c:	6303      	str	r3, [r0, #48]	; 0x30
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8000a0e:	4b0f      	ldr	r3, [pc, #60]	; (8000a4c <HAL_I2S_Transmit_DMA+0x94>)
 8000a10:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8000a12:	4b0f      	ldr	r3, [pc, #60]	; (8000a50 <HAL_I2S_Transmit_DMA+0x98>)
 8000a14:	6343      	str	r3, [r0, #52]	; 0x34
  HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8000a16:	8c23      	ldrh	r3, [r4, #32]
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	f7ff fe07 	bl	800062c <HAL_DMA_Start_IT>

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8000a1e:	2280      	movs	r2, #128	; 0x80
 8000a20:	6823      	ldr	r3, [r4, #0]
 8000a22:	00d2      	lsls	r2, r2, #3
 8000a24:	69d9      	ldr	r1, [r3, #28]
 8000a26:	4211      	tst	r1, r2
 8000a28:	d102      	bne.n	8000a30 <HAL_I2S_Transmit_DMA+0x78>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8000a2a:	69d9      	ldr	r1, [r3, #28]
 8000a2c:	430a      	orrs	r2, r1
 8000a2e:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8000a30:	2202      	movs	r2, #2
 8000a32:	6859      	ldr	r1, [r3, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8000a34:	2000      	movs	r0, #0
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8000a36:	4211      	tst	r1, r2
 8000a38:	d102      	bne.n	8000a40 <HAL_I2S_Transmit_DMA+0x88>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8000a3a:	6859      	ldr	r1, [r3, #4]
 8000a3c:	430a      	orrs	r2, r1
 8000a3e:	605a      	str	r2, [r3, #4]
  }

error :
  __HAL_UNLOCK(hi2s);
 8000a40:	2300      	movs	r3, #0
 8000a42:	3434      	adds	r4, #52	; 0x34
 8000a44:	7023      	strb	r3, [r4, #0]
  return errorcode;
}
 8000a46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a48:	08000a57 	.word	0x08000a57
 8000a4c:	08000a61 	.word	0x08000a61
 8000a50:	08000a89 	.word	0x08000a89

08000a54 <HAL_I2S_TxHalfCpltCallback>:
 8000a54:	4770      	bx	lr

08000a56 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8000a56:	b510      	push	{r4, lr}

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8000a58:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8000a5a:	f7ff fffb 	bl	8000a54 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8000a5e:	bd10      	pop	{r4, pc}

08000a60 <I2S_DMATxCplt>:
  if (hdma->Init.Mode == DMA_NORMAL)
 8000a60:	69c1      	ldr	r1, [r0, #28]
{
 8000a62:	b510      	push	{r4, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000a64:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if (hdma->Init.Mode == DMA_NORMAL)
 8000a66:	2900      	cmp	r1, #0
 8000a68:	d109      	bne.n	8000a7e <I2S_DMATxCplt+0x1e>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8000a6a:	2402      	movs	r4, #2
 8000a6c:	6818      	ldr	r0, [r3, #0]
 8000a6e:	6842      	ldr	r2, [r0, #4]
 8000a70:	43a2      	bics	r2, r4
 8000a72:	6042      	str	r2, [r0, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8000a74:	001a      	movs	r2, r3
    hi2s->TxXferCount = 0U;
 8000a76:	8459      	strh	r1, [r3, #34]	; 0x22
    hi2s->State = HAL_I2S_STATE_READY;
 8000a78:	3235      	adds	r2, #53	; 0x35
 8000a7a:	3101      	adds	r1, #1
 8000a7c:	7011      	strb	r1, [r2, #0]
  HAL_I2S_TxCpltCallback(hi2s);
 8000a7e:	0018      	movs	r0, r3
 8000a80:	f002 feb6 	bl	80037f0 <HAL_I2S_TxCpltCallback>
}
 8000a84:	bd10      	pop	{r4, pc}

08000a86 <HAL_I2S_ErrorCallback>:
 8000a86:	4770      	bx	lr

08000a88 <I2S_DMAError>:
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8000a88:	2103      	movs	r1, #3
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000a8a:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8000a8c:	b510      	push	{r4, lr}
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8000a8e:	6802      	ldr	r2, [r0, #0]
 8000a90:	6853      	ldr	r3, [r2, #4]
 8000a92:	438b      	bics	r3, r1
 8000a94:	6053      	str	r3, [r2, #4]
  hi2s->TxXferCount = 0U;
 8000a96:	2300      	movs	r3, #0
 8000a98:	8443      	strh	r3, [r0, #34]	; 0x22
  hi2s->RxXferCount = 0U;
 8000a9a:	8543      	strh	r3, [r0, #42]	; 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 8000a9c:	0003      	movs	r3, r0
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	3335      	adds	r3, #53	; 0x35
 8000aa2:	701a      	strb	r2, [r3, #0]

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8000aa4:	2308      	movs	r3, #8
 8000aa6:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	6383      	str	r3, [r0, #56]	; 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8000aac:	f7ff ffeb 	bl	8000a86 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8000ab0:	bd10      	pop	{r4, pc}
	...

08000ab4 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8000ab4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000ab6:	0004      	movs	r4, r0
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
  {
    return HAL_ERROR;
 8000ab8:	2001      	movs	r0, #1
  if (hlptim == NULL)
 8000aba:	2c00      	cmp	r4, #0
 8000abc:	d042      	beq.n	8000b44 <HAL_LPTIM_Init+0x90>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8000abe:	0025      	movs	r5, r4
 8000ac0:	352e      	adds	r5, #46	; 0x2e
 8000ac2:	782b      	ldrb	r3, [r5, #0]
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d105      	bne.n	8000ad6 <HAL_LPTIM_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8000aca:	0022      	movs	r2, r4
 8000acc:	322d      	adds	r2, #45	; 0x2d
 8000ace:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8000ad0:	0020      	movs	r0, r4
 8000ad2:	f002 fc01 	bl	80032d8 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8000ad6:	2302      	movs	r3, #2

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8000ad8:	6826      	ldr	r6, [r4, #0]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8000ada:	6867      	ldr	r7, [r4, #4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8000adc:	702b      	strb	r3, [r5, #0]
  tmpcfgr = hlptim->Instance->CFGR;
 8000ade:	68f3      	ldr	r3, [r6, #12]
 8000ae0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8000ae2:	2f01      	cmp	r7, #1
 8000ae4:	d003      	beq.n	8000aee <HAL_LPTIM_Init+0x3a>
 8000ae6:	2280      	movs	r2, #128	; 0x80
 8000ae8:	0412      	lsls	r2, r2, #16
 8000aea:	4290      	cmp	r0, r2
 8000aec:	d101      	bne.n	8000af2 <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8000aee:	221e      	movs	r2, #30
 8000af0:	4393      	bics	r3, r2
  }
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8000af2:	4915      	ldr	r1, [pc, #84]	; (8000b48 <HAL_LPTIM_Init+0x94>)
 8000af4:	6962      	ldr	r2, [r4, #20]
 8000af6:	468c      	mov	ip, r1
 8000af8:	428a      	cmp	r2, r1
 8000afa:	d001      	beq.n	8000b00 <HAL_LPTIM_Init+0x4c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8000afc:	4913      	ldr	r1, [pc, #76]	; (8000b4c <HAL_LPTIM_Init+0x98>)
 8000afe:	400b      	ands	r3, r1
  }

  /* Clear CKSEL, CKPOL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8000b00:	4913      	ldr	r1, [pc, #76]	; (8000b50 <HAL_LPTIM_Init+0x9c>)
 8000b02:	4019      	ands	r1, r3

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
              hlptim->Init.Clock.Prescaler |
              hlptim->Init.OutputPolarity  |
              hlptim->Init.UpdateMode      |
 8000b04:	003b      	movs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8000b06:	9101      	str	r1, [sp, #4]
              hlptim->Init.UpdateMode      |
 8000b08:	68a1      	ldr	r1, [r4, #8]
 8000b0a:	4303      	orrs	r3, r0
 8000b0c:	430b      	orrs	r3, r1
 8000b0e:	6a21      	ldr	r1, [r4, #32]
 8000b10:	430b      	orrs	r3, r1
 8000b12:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000b14:	430b      	orrs	r3, r1
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8000b16:	9901      	ldr	r1, [sp, #4]
 8000b18:	430b      	orrs	r3, r1
              hlptim->Init.CounterSource);

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8000b1a:	2f01      	cmp	r7, #1
 8000b1c:	d003      	beq.n	8000b26 <HAL_LPTIM_Init+0x72>
 8000b1e:	2180      	movs	r1, #128	; 0x80
 8000b20:	0409      	lsls	r1, r1, #16
 8000b22:	4288      	cmp	r0, r1
 8000b24:	d103      	bne.n	8000b2e <HAL_LPTIM_Init+0x7a>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8000b26:	68e1      	ldr	r1, [r4, #12]
 8000b28:	6920      	ldr	r0, [r4, #16]
 8000b2a:	4301      	orrs	r1, r0
 8000b2c:	430b      	orrs	r3, r1
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8000b2e:	4562      	cmp	r2, ip
 8000b30:	d004      	beq.n	8000b3c <HAL_LPTIM_Init+0x88>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8000b32:	69a1      	ldr	r1, [r4, #24]
 8000b34:	430a      	orrs	r2, r1
                hlptim->Init.Trigger.ActiveEdge |
 8000b36:	69e1      	ldr	r1, [r4, #28]
 8000b38:	430a      	orrs	r2, r1
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8000b3a:	4313      	orrs	r3, r2
                hlptim->Init.Trigger.SampleTime);
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8000b3c:	60f3      	str	r3, [r6, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8000b3e:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8000b40:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8000b42:	702b      	strb	r3, [r5, #0]
}
 8000b44:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	0000ffff 	.word	0x0000ffff
 8000b4c:	ffff1f3f 	.word	0xffff1f3f
 8000b50:	ff19f1f8 	.word	0xff19f1f8

08000b54 <HAL_LPTIM_PWM_Start>:
  * @param  Pulse Specifies the compare value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
{
 8000b54:	b530      	push	{r4, r5, lr}
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));
  assert_param(IS_LPTIM_PULSE(Pulse));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8000b56:	0004      	movs	r4, r0
 8000b58:	2302      	movs	r3, #2
 8000b5a:	342e      	adds	r4, #46	; 0x2e
 8000b5c:	7023      	strb	r3, [r4, #0]

  /* Reset WAVE bit to set PWM mode */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8000b5e:	6803      	ldr	r3, [r0, #0]
 8000b60:	4d08      	ldr	r5, [pc, #32]	; (8000b84 <HAL_LPTIM_PWM_Start+0x30>)
 8000b62:	68d8      	ldr	r0, [r3, #12]
 8000b64:	4028      	ands	r0, r5

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8000b66:	2501      	movs	r5, #1
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8000b68:	60d8      	str	r0, [r3, #12]
  __HAL_LPTIM_ENABLE(hlptim);
 8000b6a:	6918      	ldr	r0, [r3, #16]
 8000b6c:	4328      	orrs	r0, r5
 8000b6e:	6118      	str	r0, [r3, #16]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8000b70:	6199      	str	r1, [r3, #24]

  /* Load the pulse value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
 8000b72:	615a      	str	r2, [r3, #20]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8000b74:	2204      	movs	r2, #4
 8000b76:	6919      	ldr	r1, [r3, #16]
  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8000b78:	2000      	movs	r0, #0
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8000b7a:	430a      	orrs	r2, r1
 8000b7c:	611a      	str	r2, [r3, #16]
  hlptim->State = HAL_LPTIM_STATE_READY;
 8000b7e:	7025      	strb	r5, [r4, #0]
}
 8000b80:	bd30      	pop	{r4, r5, pc}
 8000b82:	46c0      	nop			; (mov r8, r8)
 8000b84:	ffefffff 	.word	0xffefffff

08000b88 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000b88:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000b8a:	4b19      	ldr	r3, [pc, #100]	; (8000bf0 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000b8c:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8000b8e:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8000b90:	400a      	ands	r2, r1
 8000b92:	2a08      	cmp	r2, #8
 8000b94:	d029      	beq.n	8000bea <HAL_RCC_GetSysClockFreq+0x62>
 8000b96:	2a0c      	cmp	r2, #12
 8000b98:	d009      	beq.n	8000bae <HAL_RCC_GetSysClockFreq+0x26>
 8000b9a:	2a04      	cmp	r2, #4
 8000b9c:	d11d      	bne.n	8000bda <HAL_RCC_GetSysClockFreq+0x52>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8000b9e:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8000ba0:	4b14      	ldr	r3, [pc, #80]	; (8000bf4 <HAL_RCC_GetSysClockFreq+0x6c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8000ba2:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 8000ba4:	17c0      	asrs	r0, r0, #31
 8000ba6:	4018      	ands	r0, r3
 8000ba8:	4b13      	ldr	r3, [pc, #76]	; (8000bf8 <HAL_RCC_GetSysClockFreq+0x70>)
 8000baa:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8000bac:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8000bae:	028a      	lsls	r2, r1, #10
 8000bb0:	4812      	ldr	r0, [pc, #72]	; (8000bfc <HAL_RCC_GetSysClockFreq+0x74>)
 8000bb2:	0f12      	lsrs	r2, r2, #28
 8000bb4:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8000bb6:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bb8:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8000bba:	0f89      	lsrs	r1, r1, #30
 8000bbc:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bbe:	03c0      	lsls	r0, r0, #15
 8000bc0:	d504      	bpl.n	8000bcc <HAL_RCC_GetSysClockFreq+0x44>
        pllvco = (HSE_VALUE * pllm) / plld;
 8000bc2:	480f      	ldr	r0, [pc, #60]	; (8000c00 <HAL_RCC_GetSysClockFreq+0x78>)
         pllvco = (HSI_VALUE * pllm) / plld;
 8000bc4:	4350      	muls	r0, r2
 8000bc6:	f7ff faa9 	bl	800011c <__udivsi3>
 8000bca:	e7ef      	b.n	8000bac <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	06db      	lsls	r3, r3, #27
 8000bd0:	d501      	bpl.n	8000bd6 <HAL_RCC_GetSysClockFreq+0x4e>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8000bd2:	480c      	ldr	r0, [pc, #48]	; (8000c04 <HAL_RCC_GetSysClockFreq+0x7c>)
 8000bd4:	e7f6      	b.n	8000bc4 <HAL_RCC_GetSysClockFreq+0x3c>
         pllvco = (HSI_VALUE * pllm) / plld;
 8000bd6:	4808      	ldr	r0, [pc, #32]	; (8000bf8 <HAL_RCC_GetSysClockFreq+0x70>)
 8000bd8:	e7f4      	b.n	8000bc4 <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8000bda:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8000bdc:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8000bde:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8000be0:	041b      	lsls	r3, r3, #16
 8000be2:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8000be4:	3301      	adds	r3, #1
 8000be6:	4098      	lsls	r0, r3
 8000be8:	e7e0      	b.n	8000bac <HAL_RCC_GetSysClockFreq+0x24>
      sysclockfreq = HSE_VALUE;
 8000bea:	4805      	ldr	r0, [pc, #20]	; (8000c00 <HAL_RCC_GetSysClockFreq+0x78>)
 8000bec:	e7de      	b.n	8000bac <HAL_RCC_GetSysClockFreq+0x24>
 8000bee:	46c0      	nop			; (mov r8, r8)
 8000bf0:	40021000 	.word	0x40021000
 8000bf4:	ff48e500 	.word	0xff48e500
 8000bf8:	00f42400 	.word	0x00f42400
 8000bfc:	08004294 	.word	0x08004294
 8000c00:	007a1200 	.word	0x007a1200
 8000c04:	003d0900 	.word	0x003d0900

08000c08 <HAL_RCC_OscConfig>:
{
 8000c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c0a:	0005      	movs	r5, r0
 8000c0c:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 8000c0e:	2800      	cmp	r0, #0
 8000c10:	d102      	bne.n	8000c18 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8000c12:	2001      	movs	r0, #1
}
 8000c14:	b007      	add	sp, #28
 8000c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c18:	230c      	movs	r3, #12
 8000c1a:	4cbe      	ldr	r4, [pc, #760]	; (8000f14 <HAL_RCC_OscConfig+0x30c>)
 8000c1c:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c1e:	68e2      	ldr	r2, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c20:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c22:	2380      	movs	r3, #128	; 0x80
 8000c24:	025b      	lsls	r3, r3, #9
 8000c26:	401a      	ands	r2, r3
 8000c28:	9201      	str	r2, [sp, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c2a:	6802      	ldr	r2, [r0, #0]
 8000c2c:	07d2      	lsls	r2, r2, #31
 8000c2e:	d441      	bmi.n	8000cb4 <HAL_RCC_OscConfig+0xac>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c30:	682b      	ldr	r3, [r5, #0]
 8000c32:	079b      	lsls	r3, r3, #30
 8000c34:	d500      	bpl.n	8000c38 <HAL_RCC_OscConfig+0x30>
 8000c36:	e087      	b.n	8000d48 <HAL_RCC_OscConfig+0x140>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000c38:	682b      	ldr	r3, [r5, #0]
 8000c3a:	06db      	lsls	r3, r3, #27
 8000c3c:	d528      	bpl.n	8000c90 <HAL_RCC_OscConfig+0x88>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8000c3e:	2e00      	cmp	r6, #0
 8000c40:	d000      	beq.n	8000c44 <HAL_RCC_OscConfig+0x3c>
 8000c42:	e0d9      	b.n	8000df8 <HAL_RCC_OscConfig+0x1f0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c44:	6823      	ldr	r3, [r4, #0]
 8000c46:	059b      	lsls	r3, r3, #22
 8000c48:	d502      	bpl.n	8000c50 <HAL_RCC_OscConfig+0x48>
 8000c4a:	69eb      	ldr	r3, [r5, #28]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d0e0      	beq.n	8000c12 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c50:	6862      	ldr	r2, [r4, #4]
 8000c52:	49b1      	ldr	r1, [pc, #708]	; (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000c54:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000c56:	400a      	ands	r2, r1
 8000c58:	431a      	orrs	r2, r3
 8000c5a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c5c:	6861      	ldr	r1, [r4, #4]
 8000c5e:	6a2a      	ldr	r2, [r5, #32]
 8000c60:	0209      	lsls	r1, r1, #8
 8000c62:	0a09      	lsrs	r1, r1, #8
 8000c64:	0612      	lsls	r2, r2, #24
 8000c66:	430a      	orrs	r2, r1
 8000c68:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000c6a:	2280      	movs	r2, #128	; 0x80
 8000c6c:	0b5b      	lsrs	r3, r3, #13
 8000c6e:	3301      	adds	r3, #1
 8000c70:	0212      	lsls	r2, r2, #8
 8000c72:	409a      	lsls	r2, r3
 8000c74:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000c76:	68e1      	ldr	r1, [r4, #12]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8000c78:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000c7a:	060a      	lsls	r2, r1, #24
 8000c7c:	49a7      	ldr	r1, [pc, #668]	; (8000f1c <HAL_RCC_OscConfig+0x314>)
 8000c7e:	0f12      	lsrs	r2, r2, #28
 8000c80:	5c8a      	ldrb	r2, [r1, r2]
 8000c82:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000c84:	4aa6      	ldr	r2, [pc, #664]	; (8000f20 <HAL_RCC_OscConfig+0x318>)
 8000c86:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8000c88:	f7ff fbe0 	bl	800044c <HAL_InitTick>
        if(status != HAL_OK)
 8000c8c:	2800      	cmp	r0, #0
 8000c8e:	d1c1      	bne.n	8000c14 <HAL_RCC_OscConfig+0xc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c90:	682b      	ldr	r3, [r5, #0]
 8000c92:	071b      	lsls	r3, r3, #28
 8000c94:	d500      	bpl.n	8000c98 <HAL_RCC_OscConfig+0x90>
 8000c96:	e0e6      	b.n	8000e66 <HAL_RCC_OscConfig+0x25e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c98:	682b      	ldr	r3, [r5, #0]
 8000c9a:	075b      	lsls	r3, r3, #29
 8000c9c:	d500      	bpl.n	8000ca0 <HAL_RCC_OscConfig+0x98>
 8000c9e:	e108      	b.n	8000eb2 <HAL_RCC_OscConfig+0x2aa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000ca0:	682b      	ldr	r3, [r5, #0]
 8000ca2:	069b      	lsls	r3, r3, #26
 8000ca4:	d500      	bpl.n	8000ca8 <HAL_RCC_OscConfig+0xa0>
 8000ca6:	e18d      	b.n	8000fc4 <HAL_RCC_OscConfig+0x3bc>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ca8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d000      	beq.n	8000cb0 <HAL_RCC_OscConfig+0xa8>
 8000cae:	e1bc      	b.n	800102a <HAL_RCC_OscConfig+0x422>
  return HAL_OK;
 8000cb0:	2000      	movs	r0, #0
 8000cb2:	e7af      	b.n	8000c14 <HAL_RCC_OscConfig+0xc>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cb4:	2e08      	cmp	r6, #8
 8000cb6:	d004      	beq.n	8000cc2 <HAL_RCC_OscConfig+0xba>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000cb8:	2e0c      	cmp	r6, #12
 8000cba:	d109      	bne.n	8000cd0 <HAL_RCC_OscConfig+0xc8>
 8000cbc:	9a01      	ldr	r2, [sp, #4]
 8000cbe:	2a00      	cmp	r2, #0
 8000cc0:	d006      	beq.n	8000cd0 <HAL_RCC_OscConfig+0xc8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cc2:	6823      	ldr	r3, [r4, #0]
 8000cc4:	039b      	lsls	r3, r3, #14
 8000cc6:	d5b3      	bpl.n	8000c30 <HAL_RCC_OscConfig+0x28>
 8000cc8:	686b      	ldr	r3, [r5, #4]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d1b0      	bne.n	8000c30 <HAL_RCC_OscConfig+0x28>
 8000cce:	e7a0      	b.n	8000c12 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cd0:	686a      	ldr	r2, [r5, #4]
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d111      	bne.n	8000cfa <HAL_RCC_OscConfig+0xf2>
 8000cd6:	6822      	ldr	r2, [r4, #0]
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000cdc:	f7ff fbea 	bl	80004b4 <HAL_GetTick>
 8000ce0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000ce2:	2280      	movs	r2, #128	; 0x80
 8000ce4:	6823      	ldr	r3, [r4, #0]
 8000ce6:	0292      	lsls	r2, r2, #10
 8000ce8:	4213      	tst	r3, r2
 8000cea:	d1a1      	bne.n	8000c30 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cec:	f7ff fbe2 	bl	80004b4 <HAL_GetTick>
 8000cf0:	1bc0      	subs	r0, r0, r7
 8000cf2:	2864      	cmp	r0, #100	; 0x64
 8000cf4:	d9f5      	bls.n	8000ce2 <HAL_RCC_OscConfig+0xda>
            return HAL_TIMEOUT;
 8000cf6:	2003      	movs	r0, #3
 8000cf8:	e78c      	b.n	8000c14 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cfa:	21a0      	movs	r1, #160	; 0xa0
 8000cfc:	02c9      	lsls	r1, r1, #11
 8000cfe:	428a      	cmp	r2, r1
 8000d00:	d105      	bne.n	8000d0e <HAL_RCC_OscConfig+0x106>
 8000d02:	2280      	movs	r2, #128	; 0x80
 8000d04:	6821      	ldr	r1, [r4, #0]
 8000d06:	02d2      	lsls	r2, r2, #11
 8000d08:	430a      	orrs	r2, r1
 8000d0a:	6022      	str	r2, [r4, #0]
 8000d0c:	e7e3      	b.n	8000cd6 <HAL_RCC_OscConfig+0xce>
 8000d0e:	6821      	ldr	r1, [r4, #0]
 8000d10:	4884      	ldr	r0, [pc, #528]	; (8000f24 <HAL_RCC_OscConfig+0x31c>)
 8000d12:	4001      	ands	r1, r0
 8000d14:	6021      	str	r1, [r4, #0]
 8000d16:	6821      	ldr	r1, [r4, #0]
 8000d18:	400b      	ands	r3, r1
 8000d1a:	9305      	str	r3, [sp, #20]
 8000d1c:	9b05      	ldr	r3, [sp, #20]
 8000d1e:	4982      	ldr	r1, [pc, #520]	; (8000f28 <HAL_RCC_OscConfig+0x320>)
 8000d20:	6823      	ldr	r3, [r4, #0]
 8000d22:	400b      	ands	r3, r1
 8000d24:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d1d8      	bne.n	8000cdc <HAL_RCC_OscConfig+0xd4>
        tickstart = HAL_GetTick();
 8000d2a:	f7ff fbc3 	bl	80004b4 <HAL_GetTick>
 8000d2e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	6823      	ldr	r3, [r4, #0]
 8000d34:	0292      	lsls	r2, r2, #10
 8000d36:	4213      	tst	r3, r2
 8000d38:	d100      	bne.n	8000d3c <HAL_RCC_OscConfig+0x134>
 8000d3a:	e779      	b.n	8000c30 <HAL_RCC_OscConfig+0x28>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d3c:	f7ff fbba 	bl	80004b4 <HAL_GetTick>
 8000d40:	1bc0      	subs	r0, r0, r7
 8000d42:	2864      	cmp	r0, #100	; 0x64
 8000d44:	d9f4      	bls.n	8000d30 <HAL_RCC_OscConfig+0x128>
 8000d46:	e7d6      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
    hsi_state = RCC_OscInitStruct->HSIState;
 8000d48:	68ea      	ldr	r2, [r5, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d4a:	2e04      	cmp	r6, #4
 8000d4c:	d004      	beq.n	8000d58 <HAL_RCC_OscConfig+0x150>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000d4e:	2e0c      	cmp	r6, #12
 8000d50:	d125      	bne.n	8000d9e <HAL_RCC_OscConfig+0x196>
 8000d52:	9b01      	ldr	r3, [sp, #4]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d122      	bne.n	8000d9e <HAL_RCC_OscConfig+0x196>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000d58:	6823      	ldr	r3, [r4, #0]
 8000d5a:	075b      	lsls	r3, r3, #29
 8000d5c:	d502      	bpl.n	8000d64 <HAL_RCC_OscConfig+0x15c>
 8000d5e:	2a00      	cmp	r2, #0
 8000d60:	d100      	bne.n	8000d64 <HAL_RCC_OscConfig+0x15c>
 8000d62:	e756      	b.n	8000c12 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d64:	6861      	ldr	r1, [r4, #4]
 8000d66:	692b      	ldr	r3, [r5, #16]
 8000d68:	4870      	ldr	r0, [pc, #448]	; (8000f2c <HAL_RCC_OscConfig+0x324>)
 8000d6a:	021b      	lsls	r3, r3, #8
 8000d6c:	4001      	ands	r1, r0
 8000d6e:	430b      	orrs	r3, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000d70:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d72:	6063      	str	r3, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000d74:	6823      	ldr	r3, [r4, #0]
 8000d76:	438b      	bics	r3, r1
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d7c:	f7ff ff04 	bl	8000b88 <HAL_RCC_GetSysClockFreq>
 8000d80:	68e3      	ldr	r3, [r4, #12]
 8000d82:	4a66      	ldr	r2, [pc, #408]	; (8000f1c <HAL_RCC_OscConfig+0x314>)
 8000d84:	061b      	lsls	r3, r3, #24
 8000d86:	0f1b      	lsrs	r3, r3, #28
 8000d88:	5cd3      	ldrb	r3, [r2, r3]
 8000d8a:	40d8      	lsrs	r0, r3
 8000d8c:	4b64      	ldr	r3, [pc, #400]	; (8000f20 <HAL_RCC_OscConfig+0x318>)
 8000d8e:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8000d90:	2000      	movs	r0, #0
 8000d92:	f7ff fb5b 	bl	800044c <HAL_InitTick>
      if(status != HAL_OK)
 8000d96:	2800      	cmp	r0, #0
 8000d98:	d100      	bne.n	8000d9c <HAL_RCC_OscConfig+0x194>
 8000d9a:	e74d      	b.n	8000c38 <HAL_RCC_OscConfig+0x30>
 8000d9c:	e73a      	b.n	8000c14 <HAL_RCC_OscConfig+0xc>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000d9e:	6823      	ldr	r3, [r4, #0]
      if(hsi_state != RCC_HSI_OFF)
 8000da0:	2a00      	cmp	r2, #0
 8000da2:	d018      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x1ce>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000da4:	2109      	movs	r1, #9
 8000da6:	438b      	bics	r3, r1
 8000da8:	4313      	orrs	r3, r2
 8000daa:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000dac:	f7ff fb82 	bl	80004b4 <HAL_GetTick>
 8000db0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000db2:	2204      	movs	r2, #4
 8000db4:	6823      	ldr	r3, [r4, #0]
 8000db6:	4213      	tst	r3, r2
 8000db8:	d007      	beq.n	8000dca <HAL_RCC_OscConfig+0x1c2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dba:	6862      	ldr	r2, [r4, #4]
 8000dbc:	692b      	ldr	r3, [r5, #16]
 8000dbe:	495b      	ldr	r1, [pc, #364]	; (8000f2c <HAL_RCC_OscConfig+0x324>)
 8000dc0:	021b      	lsls	r3, r3, #8
 8000dc2:	400a      	ands	r2, r1
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	6063      	str	r3, [r4, #4]
 8000dc8:	e736      	b.n	8000c38 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dca:	f7ff fb73 	bl	80004b4 <HAL_GetTick>
 8000dce:	1bc0      	subs	r0, r0, r7
 8000dd0:	2802      	cmp	r0, #2
 8000dd2:	d9ee      	bls.n	8000db2 <HAL_RCC_OscConfig+0x1aa>
 8000dd4:	e78f      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_DISABLE();
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	4393      	bics	r3, r2
 8000dda:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000ddc:	f7ff fb6a 	bl	80004b4 <HAL_GetTick>
 8000de0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000de2:	2204      	movs	r2, #4
 8000de4:	6823      	ldr	r3, [r4, #0]
 8000de6:	4213      	tst	r3, r2
 8000de8:	d100      	bne.n	8000dec <HAL_RCC_OscConfig+0x1e4>
 8000dea:	e725      	b.n	8000c38 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dec:	f7ff fb62 	bl	80004b4 <HAL_GetTick>
 8000df0:	1bc0      	subs	r0, r0, r7
 8000df2:	2802      	cmp	r0, #2
 8000df4:	d9f5      	bls.n	8000de2 <HAL_RCC_OscConfig+0x1da>
 8000df6:	e77e      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000df8:	69eb      	ldr	r3, [r5, #28]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d020      	beq.n	8000e40 <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_MSI_ENABLE();
 8000dfe:	2380      	movs	r3, #128	; 0x80
 8000e00:	6822      	ldr	r2, [r4, #0]
 8000e02:	005b      	lsls	r3, r3, #1
 8000e04:	4313      	orrs	r3, r2
 8000e06:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000e08:	f7ff fb54 	bl	80004b4 <HAL_GetTick>
 8000e0c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000e0e:	2280      	movs	r2, #128	; 0x80
 8000e10:	6823      	ldr	r3, [r4, #0]
 8000e12:	0092      	lsls	r2, r2, #2
 8000e14:	4213      	tst	r3, r2
 8000e16:	d00d      	beq.n	8000e34 <HAL_RCC_OscConfig+0x22c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e18:	6863      	ldr	r3, [r4, #4]
 8000e1a:	4a3f      	ldr	r2, [pc, #252]	; (8000f18 <HAL_RCC_OscConfig+0x310>)
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000e20:	4313      	orrs	r3, r2
 8000e22:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e24:	6862      	ldr	r2, [r4, #4]
 8000e26:	6a2b      	ldr	r3, [r5, #32]
 8000e28:	0212      	lsls	r2, r2, #8
 8000e2a:	061b      	lsls	r3, r3, #24
 8000e2c:	0a12      	lsrs	r2, r2, #8
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	6063      	str	r3, [r4, #4]
 8000e32:	e72d      	b.n	8000c90 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e34:	f7ff fb3e 	bl	80004b4 <HAL_GetTick>
 8000e38:	1bc0      	subs	r0, r0, r7
 8000e3a:	2802      	cmp	r0, #2
 8000e3c:	d9e7      	bls.n	8000e0e <HAL_RCC_OscConfig+0x206>
 8000e3e:	e75a      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_MSI_DISABLE();
 8000e40:	6823      	ldr	r3, [r4, #0]
 8000e42:	4a3b      	ldr	r2, [pc, #236]	; (8000f30 <HAL_RCC_OscConfig+0x328>)
 8000e44:	4013      	ands	r3, r2
 8000e46:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000e48:	f7ff fb34 	bl	80004b4 <HAL_GetTick>
 8000e4c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000e4e:	2280      	movs	r2, #128	; 0x80
 8000e50:	6823      	ldr	r3, [r4, #0]
 8000e52:	0092      	lsls	r2, r2, #2
 8000e54:	4213      	tst	r3, r2
 8000e56:	d100      	bne.n	8000e5a <HAL_RCC_OscConfig+0x252>
 8000e58:	e71a      	b.n	8000c90 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e5a:	f7ff fb2b 	bl	80004b4 <HAL_GetTick>
 8000e5e:	1bc0      	subs	r0, r0, r7
 8000e60:	2802      	cmp	r0, #2
 8000e62:	d9f4      	bls.n	8000e4e <HAL_RCC_OscConfig+0x246>
 8000e64:	e747      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e66:	696a      	ldr	r2, [r5, #20]
 8000e68:	2301      	movs	r3, #1
 8000e6a:	2a00      	cmp	r2, #0
 8000e6c:	d010      	beq.n	8000e90 <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSI_ENABLE();
 8000e6e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8000e70:	4313      	orrs	r3, r2
 8000e72:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000e74:	f7ff fb1e 	bl	80004b4 <HAL_GetTick>
 8000e78:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000e7a:	2202      	movs	r2, #2
 8000e7c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000e7e:	4213      	tst	r3, r2
 8000e80:	d000      	beq.n	8000e84 <HAL_RCC_OscConfig+0x27c>
 8000e82:	e709      	b.n	8000c98 <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e84:	f7ff fb16 	bl	80004b4 <HAL_GetTick>
 8000e88:	1bc0      	subs	r0, r0, r7
 8000e8a:	2802      	cmp	r0, #2
 8000e8c:	d9f5      	bls.n	8000e7a <HAL_RCC_OscConfig+0x272>
 8000e8e:	e732      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
      __HAL_RCC_LSI_DISABLE();
 8000e90:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8000e92:	439a      	bics	r2, r3
 8000e94:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000e96:	f7ff fb0d 	bl	80004b4 <HAL_GetTick>
 8000e9a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000e9c:	2202      	movs	r2, #2
 8000e9e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000ea0:	4213      	tst	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x29e>
 8000ea4:	e6f8      	b.n	8000c98 <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ea6:	f7ff fb05 	bl	80004b4 <HAL_GetTick>
 8000eaa:	1bc0      	subs	r0, r0, r7
 8000eac:	2802      	cmp	r0, #2
 8000eae:	d9f5      	bls.n	8000e9c <HAL_RCC_OscConfig+0x294>
 8000eb0:	e721      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eb2:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000eb4:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eb6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000eb8:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8000eba:	9101      	str	r1, [sp, #4]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ebc:	421a      	tst	r2, r3
 8000ebe:	d104      	bne.n	8000eca <HAL_RCC_OscConfig+0x2c2>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ec0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	9301      	str	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eca:	2280      	movs	r2, #128	; 0x80
 8000ecc:	4f19      	ldr	r7, [pc, #100]	; (8000f34 <HAL_RCC_OscConfig+0x32c>)
 8000ece:	0052      	lsls	r2, r2, #1
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	4213      	tst	r3, r2
 8000ed4:	d008      	beq.n	8000ee8 <HAL_RCC_OscConfig+0x2e0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ed6:	2280      	movs	r2, #128	; 0x80
 8000ed8:	68ab      	ldr	r3, [r5, #8]
 8000eda:	0052      	lsls	r2, r2, #1
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d12b      	bne.n	8000f38 <HAL_RCC_OscConfig+0x330>
 8000ee0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	6523      	str	r3, [r4, #80]	; 0x50
 8000ee6:	e04c      	b.n	8000f82 <HAL_RCC_OscConfig+0x37a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ee8:	2280      	movs	r2, #128	; 0x80
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	0052      	lsls	r2, r2, #1
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8000ef2:	f7ff fadf 	bl	80004b4 <HAL_GetTick>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ef6:	2380      	movs	r3, #128	; 0x80
 8000ef8:	005b      	lsls	r3, r3, #1
      tickstart = HAL_GetTick();
 8000efa:	9002      	str	r0, [sp, #8]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000efc:	9303      	str	r3, [sp, #12]
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	9a03      	ldr	r2, [sp, #12]
 8000f02:	4213      	tst	r3, r2
 8000f04:	d1e7      	bne.n	8000ed6 <HAL_RCC_OscConfig+0x2ce>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f06:	f7ff fad5 	bl	80004b4 <HAL_GetTick>
 8000f0a:	9b02      	ldr	r3, [sp, #8]
 8000f0c:	1ac0      	subs	r0, r0, r3
 8000f0e:	2864      	cmp	r0, #100	; 0x64
 8000f10:	d9f5      	bls.n	8000efe <HAL_RCC_OscConfig+0x2f6>
 8000f12:	e6f0      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
 8000f14:	40021000 	.word	0x40021000
 8000f18:	ffff1fff 	.word	0xffff1fff
 8000f1c:	0800427c 	.word	0x0800427c
 8000f20:	20000000 	.word	0x20000000
 8000f24:	fffeffff 	.word	0xfffeffff
 8000f28:	fffbffff 	.word	0xfffbffff
 8000f2c:	ffffe0ff 	.word	0xffffe0ff
 8000f30:	fffffeff 	.word	0xfffffeff
 8000f34:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d116      	bne.n	8000f6a <HAL_RCC_OscConfig+0x362>
 8000f3c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f3e:	4a6c      	ldr	r2, [pc, #432]	; (80010f0 <HAL_RCC_OscConfig+0x4e8>)
 8000f40:	4013      	ands	r3, r2
 8000f42:	6523      	str	r3, [r4, #80]	; 0x50
 8000f44:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f46:	4a6b      	ldr	r2, [pc, #428]	; (80010f4 <HAL_RCC_OscConfig+0x4ec>)
 8000f48:	4013      	ands	r3, r2
 8000f4a:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000f4c:	f7ff fab2 	bl	80004b4 <HAL_GetTick>
 8000f50:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8000f52:	2280      	movs	r2, #128	; 0x80
 8000f54:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f56:	0092      	lsls	r2, r2, #2
 8000f58:	4213      	tst	r3, r2
 8000f5a:	d02a      	beq.n	8000fb2 <HAL_RCC_OscConfig+0x3aa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f5c:	f7ff faaa 	bl	80004b4 <HAL_GetTick>
 8000f60:	4b65      	ldr	r3, [pc, #404]	; (80010f8 <HAL_RCC_OscConfig+0x4f0>)
 8000f62:	1bc0      	subs	r0, r0, r7
 8000f64:	4298      	cmp	r0, r3
 8000f66:	d9f4      	bls.n	8000f52 <HAL_RCC_OscConfig+0x34a>
 8000f68:	e6c5      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f6a:	21a0      	movs	r1, #160	; 0xa0
 8000f6c:	00c9      	lsls	r1, r1, #3
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d10b      	bne.n	8000f8a <HAL_RCC_OscConfig+0x382>
 8000f72:	2380      	movs	r3, #128	; 0x80
 8000f74:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8000f76:	00db      	lsls	r3, r3, #3
 8000f78:	430b      	orrs	r3, r1
 8000f7a:	6523      	str	r3, [r4, #80]	; 0x50
 8000f7c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f7e:	431a      	orrs	r2, r3
 8000f80:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000f82:	f7ff fa97 	bl	80004b4 <HAL_GetTick>
 8000f86:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000f88:	e00e      	b.n	8000fa8 <HAL_RCC_OscConfig+0x3a0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f8a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f8c:	4a58      	ldr	r2, [pc, #352]	; (80010f0 <HAL_RCC_OscConfig+0x4e8>)
 8000f8e:	4013      	ands	r3, r2
 8000f90:	6523      	str	r3, [r4, #80]	; 0x50
 8000f92:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f94:	4a57      	ldr	r2, [pc, #348]	; (80010f4 <HAL_RCC_OscConfig+0x4ec>)
 8000f96:	4013      	ands	r3, r2
 8000f98:	e7a4      	b.n	8000ee4 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f9a:	f7ff fa8b 	bl	80004b4 <HAL_GetTick>
 8000f9e:	4b56      	ldr	r3, [pc, #344]	; (80010f8 <HAL_RCC_OscConfig+0x4f0>)
 8000fa0:	1bc0      	subs	r0, r0, r7
 8000fa2:	4298      	cmp	r0, r3
 8000fa4:	d900      	bls.n	8000fa8 <HAL_RCC_OscConfig+0x3a0>
 8000fa6:	e6a6      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000fa8:	2280      	movs	r2, #128	; 0x80
 8000faa:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000fac:	0092      	lsls	r2, r2, #2
 8000fae:	4213      	tst	r3, r2
 8000fb0:	d0f3      	beq.n	8000f9a <HAL_RCC_OscConfig+0x392>
    if(pwrclkchanged == SET)
 8000fb2:	9b01      	ldr	r3, [sp, #4]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d000      	beq.n	8000fba <HAL_RCC_OscConfig+0x3b2>
 8000fb8:	e672      	b.n	8000ca0 <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000fbc:	4a4f      	ldr	r2, [pc, #316]	; (80010fc <HAL_RCC_OscConfig+0x4f4>)
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	63a3      	str	r3, [r4, #56]	; 0x38
 8000fc2:	e66d      	b.n	8000ca0 <HAL_RCC_OscConfig+0x98>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000fc4:	69a9      	ldr	r1, [r5, #24]
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	4a4d      	ldr	r2, [pc, #308]	; (8001100 <HAL_RCC_OscConfig+0x4f8>)
 8000fca:	2900      	cmp	r1, #0
 8000fcc:	d018      	beq.n	8001000 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_HSI48_ENABLE();
 8000fce:	68a1      	ldr	r1, [r4, #8]
 8000fd0:	4319      	orrs	r1, r3
 8000fd2:	60a1      	str	r1, [r4, #8]
 8000fd4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8000fd6:	430b      	orrs	r3, r1
 8000fd8:	6363      	str	r3, [r4, #52]	; 0x34
 8000fda:	2380      	movs	r3, #128	; 0x80
 8000fdc:	6a11      	ldr	r1, [r2, #32]
 8000fde:	019b      	lsls	r3, r3, #6
 8000fe0:	430b      	orrs	r3, r1
 8000fe2:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8000fe4:	f7ff fa66 	bl	80004b4 <HAL_GetTick>
 8000fe8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8000fea:	2202      	movs	r2, #2
 8000fec:	68a3      	ldr	r3, [r4, #8]
 8000fee:	4213      	tst	r3, r2
 8000ff0:	d000      	beq.n	8000ff4 <HAL_RCC_OscConfig+0x3ec>
 8000ff2:	e659      	b.n	8000ca8 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000ff4:	f7ff fa5e 	bl	80004b4 <HAL_GetTick>
 8000ff8:	1bc0      	subs	r0, r0, r7
 8000ffa:	2802      	cmp	r0, #2
 8000ffc:	d9f5      	bls.n	8000fea <HAL_RCC_OscConfig+0x3e2>
 8000ffe:	e67a      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI48_DISABLE();
 8001000:	68a1      	ldr	r1, [r4, #8]
 8001002:	4399      	bics	r1, r3
 8001004:	60a1      	str	r1, [r4, #8]
 8001006:	6a13      	ldr	r3, [r2, #32]
 8001008:	493e      	ldr	r1, [pc, #248]	; (8001104 <HAL_RCC_OscConfig+0x4fc>)
 800100a:	400b      	ands	r3, r1
 800100c:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 800100e:	f7ff fa51 	bl	80004b4 <HAL_GetTick>
 8001012:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001014:	2202      	movs	r2, #2
 8001016:	68a3      	ldr	r3, [r4, #8]
 8001018:	4213      	tst	r3, r2
 800101a:	d100      	bne.n	800101e <HAL_RCC_OscConfig+0x416>
 800101c:	e644      	b.n	8000ca8 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800101e:	f7ff fa49 	bl	80004b4 <HAL_GetTick>
 8001022:	1bc0      	subs	r0, r0, r7
 8001024:	2802      	cmp	r0, #2
 8001026:	d9f5      	bls.n	8001014 <HAL_RCC_OscConfig+0x40c>
 8001028:	e665      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800102a:	2e0c      	cmp	r6, #12
 800102c:	d043      	beq.n	80010b6 <HAL_RCC_OscConfig+0x4ae>
 800102e:	4a36      	ldr	r2, [pc, #216]	; (8001108 <HAL_RCC_OscConfig+0x500>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001030:	2b02      	cmp	r3, #2
 8001032:	d12e      	bne.n	8001092 <HAL_RCC_OscConfig+0x48a>
        __HAL_RCC_PLL_DISABLE();
 8001034:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001036:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8001038:	4013      	ands	r3, r2
 800103a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800103c:	f7ff fa3a 	bl	80004b4 <HAL_GetTick>
 8001040:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001042:	04b6      	lsls	r6, r6, #18
 8001044:	6823      	ldr	r3, [r4, #0]
 8001046:	4233      	tst	r3, r6
 8001048:	d11d      	bne.n	8001086 <HAL_RCC_OscConfig+0x47e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800104a:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800104c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800104e:	68e2      	ldr	r2, [r4, #12]
 8001050:	430b      	orrs	r3, r1
 8001052:	492e      	ldr	r1, [pc, #184]	; (800110c <HAL_RCC_OscConfig+0x504>)
 8001054:	400a      	ands	r2, r1
 8001056:	4313      	orrs	r3, r2
 8001058:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800105a:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800105c:	4313      	orrs	r3, r2
 800105e:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001060:	2380      	movs	r3, #128	; 0x80
 8001062:	6822      	ldr	r2, [r4, #0]
 8001064:	045b      	lsls	r3, r3, #17
 8001066:	4313      	orrs	r3, r2
 8001068:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800106a:	f7ff fa23 	bl	80004b4 <HAL_GetTick>
 800106e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001070:	04ad      	lsls	r5, r5, #18
 8001072:	6823      	ldr	r3, [r4, #0]
 8001074:	422b      	tst	r3, r5
 8001076:	d000      	beq.n	800107a <HAL_RCC_OscConfig+0x472>
 8001078:	e61a      	b.n	8000cb0 <HAL_RCC_OscConfig+0xa8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800107a:	f7ff fa1b 	bl	80004b4 <HAL_GetTick>
 800107e:	1b80      	subs	r0, r0, r6
 8001080:	2802      	cmp	r0, #2
 8001082:	d9f6      	bls.n	8001072 <HAL_RCC_OscConfig+0x46a>
 8001084:	e637      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001086:	f7ff fa15 	bl	80004b4 <HAL_GetTick>
 800108a:	1bc0      	subs	r0, r0, r7
 800108c:	2802      	cmp	r0, #2
 800108e:	d9d9      	bls.n	8001044 <HAL_RCC_OscConfig+0x43c>
 8001090:	e631      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_PLL_DISABLE();
 8001092:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001094:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8001096:	4013      	ands	r3, r2
 8001098:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800109a:	f7ff fa0b 	bl	80004b4 <HAL_GetTick>
 800109e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80010a0:	04ad      	lsls	r5, r5, #18
 80010a2:	6823      	ldr	r3, [r4, #0]
 80010a4:	422b      	tst	r3, r5
 80010a6:	d100      	bne.n	80010aa <HAL_RCC_OscConfig+0x4a2>
 80010a8:	e602      	b.n	8000cb0 <HAL_RCC_OscConfig+0xa8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010aa:	f7ff fa03 	bl	80004b4 <HAL_GetTick>
 80010ae:	1b80      	subs	r0, r0, r6
 80010b0:	2802      	cmp	r0, #2
 80010b2:	d9f6      	bls.n	80010a2 <HAL_RCC_OscConfig+0x49a>
 80010b4:	e61f      	b.n	8000cf6 <HAL_RCC_OscConfig+0xee>
        return HAL_ERROR;
 80010b6:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d100      	bne.n	80010be <HAL_RCC_OscConfig+0x4b6>
 80010bc:	e5aa      	b.n	8000c14 <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010be:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 80010c0:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010c2:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80010c4:	0252      	lsls	r2, r2, #9
 80010c6:	401a      	ands	r2, r3
        return HAL_ERROR;
 80010c8:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010ca:	428a      	cmp	r2, r1
 80010cc:	d000      	beq.n	80010d0 <HAL_RCC_OscConfig+0x4c8>
 80010ce:	e5a1      	b.n	8000c14 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80010d0:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010d2:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80010d4:	0392      	lsls	r2, r2, #14
 80010d6:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010d8:	428a      	cmp	r2, r1
 80010da:	d000      	beq.n	80010de <HAL_RCC_OscConfig+0x4d6>
 80010dc:	e59a      	b.n	8000c14 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80010de:	20c0      	movs	r0, #192	; 0xc0
 80010e0:	0400      	lsls	r0, r0, #16
 80010e2:	4003      	ands	r3, r0
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80010e4:	6b68      	ldr	r0, [r5, #52]	; 0x34
 80010e6:	1a18      	subs	r0, r3, r0
 80010e8:	1e43      	subs	r3, r0, #1
 80010ea:	4198      	sbcs	r0, r3
    return HAL_ERROR;
 80010ec:	b2c0      	uxtb	r0, r0
 80010ee:	e591      	b.n	8000c14 <HAL_RCC_OscConfig+0xc>
 80010f0:	fffffeff 	.word	0xfffffeff
 80010f4:	fffffbff 	.word	0xfffffbff
 80010f8:	00001388 	.word	0x00001388
 80010fc:	efffffff 	.word	0xefffffff
 8001100:	40010000 	.word	0x40010000
 8001104:	ffffdfff 	.word	0xffffdfff
 8001108:	feffffff 	.word	0xfeffffff
 800110c:	ff02ffff 	.word	0xff02ffff

08001110 <HAL_RCC_ClockConfig>:
{
 8001110:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001112:	1e06      	subs	r6, r0, #0
 8001114:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 8001116:	d101      	bne.n	800111c <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8001118:	2001      	movs	r0, #1
}
 800111a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800111c:	2201      	movs	r2, #1
 800111e:	4c51      	ldr	r4, [pc, #324]	; (8001264 <HAL_RCC_ClockConfig+0x154>)
 8001120:	9901      	ldr	r1, [sp, #4]
 8001122:	6823      	ldr	r3, [r4, #0]
 8001124:	4013      	ands	r3, r2
 8001126:	428b      	cmp	r3, r1
 8001128:	d327      	bcc.n	800117a <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800112a:	6832      	ldr	r2, [r6, #0]
 800112c:	0793      	lsls	r3, r2, #30
 800112e:	d42f      	bmi.n	8001190 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001130:	07d3      	lsls	r3, r2, #31
 8001132:	d435      	bmi.n	80011a0 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001134:	2301      	movs	r3, #1
 8001136:	6822      	ldr	r2, [r4, #0]
 8001138:	9901      	ldr	r1, [sp, #4]
 800113a:	401a      	ands	r2, r3
 800113c:	428a      	cmp	r2, r1
 800113e:	d900      	bls.n	8001142 <HAL_RCC_ClockConfig+0x32>
 8001140:	e081      	b.n	8001246 <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001142:	6832      	ldr	r2, [r6, #0]
 8001144:	4c48      	ldr	r4, [pc, #288]	; (8001268 <HAL_RCC_ClockConfig+0x158>)
 8001146:	0753      	lsls	r3, r2, #29
 8001148:	d500      	bpl.n	800114c <HAL_RCC_ClockConfig+0x3c>
 800114a:	e084      	b.n	8001256 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800114c:	0713      	lsls	r3, r2, #28
 800114e:	d506      	bpl.n	800115e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001150:	68e2      	ldr	r2, [r4, #12]
 8001152:	6933      	ldr	r3, [r6, #16]
 8001154:	4945      	ldr	r1, [pc, #276]	; (800126c <HAL_RCC_ClockConfig+0x15c>)
 8001156:	00db      	lsls	r3, r3, #3
 8001158:	400a      	ands	r2, r1
 800115a:	4313      	orrs	r3, r2
 800115c:	60e3      	str	r3, [r4, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800115e:	f7ff fd13 	bl	8000b88 <HAL_RCC_GetSysClockFreq>
 8001162:	68e3      	ldr	r3, [r4, #12]
 8001164:	4a42      	ldr	r2, [pc, #264]	; (8001270 <HAL_RCC_ClockConfig+0x160>)
 8001166:	061b      	lsls	r3, r3, #24
 8001168:	0f1b      	lsrs	r3, r3, #28
 800116a:	5cd3      	ldrb	r3, [r2, r3]
 800116c:	40d8      	lsrs	r0, r3
 800116e:	4b41      	ldr	r3, [pc, #260]	; (8001274 <HAL_RCC_ClockConfig+0x164>)
 8001170:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8001172:	2000      	movs	r0, #0
 8001174:	f7ff f96a 	bl	800044c <HAL_InitTick>
 8001178:	e7cf      	b.n	800111a <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800117a:	6823      	ldr	r3, [r4, #0]
 800117c:	9901      	ldr	r1, [sp, #4]
 800117e:	4393      	bics	r3, r2
 8001180:	430b      	orrs	r3, r1
 8001182:	6023      	str	r3, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001184:	6823      	ldr	r3, [r4, #0]
 8001186:	4013      	ands	r3, r2
 8001188:	9a01      	ldr	r2, [sp, #4]
 800118a:	4293      	cmp	r3, r2
 800118c:	d1c4      	bne.n	8001118 <HAL_RCC_ClockConfig+0x8>
 800118e:	e7cc      	b.n	800112a <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001190:	20f0      	movs	r0, #240	; 0xf0
 8001192:	4935      	ldr	r1, [pc, #212]	; (8001268 <HAL_RCC_ClockConfig+0x158>)
 8001194:	68cb      	ldr	r3, [r1, #12]
 8001196:	4383      	bics	r3, r0
 8001198:	68b0      	ldr	r0, [r6, #8]
 800119a:	4303      	orrs	r3, r0
 800119c:	60cb      	str	r3, [r1, #12]
 800119e:	e7c7      	b.n	8001130 <HAL_RCC_ClockConfig+0x20>
 80011a0:	4d31      	ldr	r5, [pc, #196]	; (8001268 <HAL_RCC_ClockConfig+0x158>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011a2:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80011a4:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011a6:	2a02      	cmp	r2, #2
 80011a8:	d119      	bne.n	80011de <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80011aa:	039b      	lsls	r3, r3, #14
 80011ac:	d5b4      	bpl.n	8001118 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011ae:	2103      	movs	r1, #3
 80011b0:	68eb      	ldr	r3, [r5, #12]
 80011b2:	438b      	bics	r3, r1
 80011b4:	4313      	orrs	r3, r2
 80011b6:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 80011b8:	f7ff f97c 	bl	80004b4 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011bc:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80011be:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	d119      	bne.n	80011f8 <HAL_RCC_ClockConfig+0xe8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80011c4:	220c      	movs	r2, #12
 80011c6:	68eb      	ldr	r3, [r5, #12]
 80011c8:	4013      	ands	r3, r2
 80011ca:	2b08      	cmp	r3, #8
 80011cc:	d0b2      	beq.n	8001134 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011ce:	f7ff f971 	bl	80004b4 <HAL_GetTick>
 80011d2:	4b29      	ldr	r3, [pc, #164]	; (8001278 <HAL_RCC_ClockConfig+0x168>)
 80011d4:	1bc0      	subs	r0, r0, r7
 80011d6:	4298      	cmp	r0, r3
 80011d8:	d9f4      	bls.n	80011c4 <HAL_RCC_ClockConfig+0xb4>
          return HAL_TIMEOUT;
 80011da:	2003      	movs	r0, #3
 80011dc:	e79d      	b.n	800111a <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011de:	2a03      	cmp	r2, #3
 80011e0:	d102      	bne.n	80011e8 <HAL_RCC_ClockConfig+0xd8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80011e2:	019b      	lsls	r3, r3, #6
 80011e4:	d4e3      	bmi.n	80011ae <HAL_RCC_ClockConfig+0x9e>
 80011e6:	e797      	b.n	8001118 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80011e8:	2a01      	cmp	r2, #1
 80011ea:	d102      	bne.n	80011f2 <HAL_RCC_ClockConfig+0xe2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011ec:	075b      	lsls	r3, r3, #29
 80011ee:	d4de      	bmi.n	80011ae <HAL_RCC_ClockConfig+0x9e>
 80011f0:	e792      	b.n	8001118 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80011f2:	059b      	lsls	r3, r3, #22
 80011f4:	d4db      	bmi.n	80011ae <HAL_RCC_ClockConfig+0x9e>
 80011f6:	e78f      	b.n	8001118 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011f8:	2b03      	cmp	r3, #3
 80011fa:	d10b      	bne.n	8001214 <HAL_RCC_ClockConfig+0x104>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011fc:	220c      	movs	r2, #12
 80011fe:	68eb      	ldr	r3, [r5, #12]
 8001200:	4013      	ands	r3, r2
 8001202:	4293      	cmp	r3, r2
 8001204:	d096      	beq.n	8001134 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001206:	f7ff f955 	bl	80004b4 <HAL_GetTick>
 800120a:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <HAL_RCC_ClockConfig+0x168>)
 800120c:	1bc0      	subs	r0, r0, r7
 800120e:	4298      	cmp	r0, r3
 8001210:	d9f4      	bls.n	80011fc <HAL_RCC_ClockConfig+0xec>
 8001212:	e7e2      	b.n	80011da <HAL_RCC_ClockConfig+0xca>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001214:	2b01      	cmp	r3, #1
 8001216:	d010      	beq.n	800123a <HAL_RCC_ClockConfig+0x12a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001218:	220c      	movs	r2, #12
 800121a:	68eb      	ldr	r3, [r5, #12]
 800121c:	4213      	tst	r3, r2
 800121e:	d089      	beq.n	8001134 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001220:	f7ff f948 	bl	80004b4 <HAL_GetTick>
 8001224:	4b14      	ldr	r3, [pc, #80]	; (8001278 <HAL_RCC_ClockConfig+0x168>)
 8001226:	1bc0      	subs	r0, r0, r7
 8001228:	4298      	cmp	r0, r3
 800122a:	d9f5      	bls.n	8001218 <HAL_RCC_ClockConfig+0x108>
 800122c:	e7d5      	b.n	80011da <HAL_RCC_ClockConfig+0xca>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800122e:	f7ff f941 	bl	80004b4 <HAL_GetTick>
 8001232:	4b11      	ldr	r3, [pc, #68]	; (8001278 <HAL_RCC_ClockConfig+0x168>)
 8001234:	1bc0      	subs	r0, r0, r7
 8001236:	4298      	cmp	r0, r3
 8001238:	d8cf      	bhi.n	80011da <HAL_RCC_ClockConfig+0xca>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800123a:	220c      	movs	r2, #12
 800123c:	68eb      	ldr	r3, [r5, #12]
 800123e:	4013      	ands	r3, r2
 8001240:	2b04      	cmp	r3, #4
 8001242:	d1f4      	bne.n	800122e <HAL_RCC_ClockConfig+0x11e>
 8001244:	e776      	b.n	8001134 <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001246:	6822      	ldr	r2, [r4, #0]
 8001248:	439a      	bics	r2, r3
 800124a:	6022      	str	r2, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800124c:	6822      	ldr	r2, [r4, #0]
 800124e:	421a      	tst	r2, r3
 8001250:	d100      	bne.n	8001254 <HAL_RCC_ClockConfig+0x144>
 8001252:	e776      	b.n	8001142 <HAL_RCC_ClockConfig+0x32>
 8001254:	e760      	b.n	8001118 <HAL_RCC_ClockConfig+0x8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001256:	68e3      	ldr	r3, [r4, #12]
 8001258:	4908      	ldr	r1, [pc, #32]	; (800127c <HAL_RCC_ClockConfig+0x16c>)
 800125a:	400b      	ands	r3, r1
 800125c:	68f1      	ldr	r1, [r6, #12]
 800125e:	430b      	orrs	r3, r1
 8001260:	60e3      	str	r3, [r4, #12]
 8001262:	e773      	b.n	800114c <HAL_RCC_ClockConfig+0x3c>
 8001264:	40022000 	.word	0x40022000
 8001268:	40021000 	.word	0x40021000
 800126c:	ffffc7ff 	.word	0xffffc7ff
 8001270:	0800427c 	.word	0x0800427c
 8001274:	20000000 	.word	0x20000000
 8001278:	00001388 	.word	0x00001388
 800127c:	fffff8ff 	.word	0xfffff8ff

08001280 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8001280:	4b01      	ldr	r3, [pc, #4]	; (8001288 <HAL_RCC_GetHCLKFreq+0x8>)
 8001282:	6818      	ldr	r0, [r3, #0]
}
 8001284:	4770      	bx	lr
 8001286:	46c0      	nop			; (mov r8, r8)
 8001288:	20000000 	.word	0x20000000

0800128c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800128c:	4b04      	ldr	r3, [pc, #16]	; (80012a0 <HAL_RCC_GetPCLK1Freq+0x14>)
 800128e:	4a05      	ldr	r2, [pc, #20]	; (80012a4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	055b      	lsls	r3, r3, #21
 8001294:	0f5b      	lsrs	r3, r3, #29
 8001296:	5cd3      	ldrb	r3, [r2, r3]
 8001298:	4a03      	ldr	r2, [pc, #12]	; (80012a8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800129a:	6810      	ldr	r0, [r2, #0]
 800129c:	40d8      	lsrs	r0, r3
}
 800129e:	4770      	bx	lr
 80012a0:	40021000 	.word	0x40021000
 80012a4:	0800428c 	.word	0x0800428c
 80012a8:	20000000 	.word	0x20000000

080012ac <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80012ac:	4b04      	ldr	r3, [pc, #16]	; (80012c0 <HAL_RCC_GetPCLK2Freq+0x14>)
 80012ae:	4a05      	ldr	r2, [pc, #20]	; (80012c4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80012b0:	68db      	ldr	r3, [r3, #12]
 80012b2:	049b      	lsls	r3, r3, #18
 80012b4:	0f5b      	lsrs	r3, r3, #29
 80012b6:	5cd3      	ldrb	r3, [r2, r3]
 80012b8:	4a03      	ldr	r2, [pc, #12]	; (80012c8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80012ba:	6810      	ldr	r0, [r2, #0]
 80012bc:	40d8      	lsrs	r0, r3
}
 80012be:	4770      	bx	lr
 80012c0:	40021000 	.word	0x40021000
 80012c4:	0800428c 	.word	0x0800428c
 80012c8:	20000000 	.word	0x20000000

080012cc <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80012cc:	6803      	ldr	r3, [r0, #0]
{
 80012ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80012d0:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80012d2:	069b      	lsls	r3, r3, #26
 80012d4:	d53b      	bpl.n	800134e <HAL_RCCEx_PeriphCLKConfig+0x82>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012d6:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80012d8:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012da:	4c59      	ldr	r4, [pc, #356]	; (8001440 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 80012dc:	055b      	lsls	r3, r3, #21
 80012de:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 80012e0:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012e2:	421a      	tst	r2, r3
 80012e4:	d104      	bne.n	80012f0 <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012e6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80012e8:	4313      	orrs	r3, r2
 80012ea:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 80012ec:	2301      	movs	r3, #1
 80012ee:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012f0:	2780      	movs	r7, #128	; 0x80
 80012f2:	4e54      	ldr	r6, [pc, #336]	; (8001444 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80012f4:	007f      	lsls	r7, r7, #1
 80012f6:	6833      	ldr	r3, [r6, #0]
 80012f8:	423b      	tst	r3, r7
 80012fa:	d061      	beq.n	80013c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80012fc:	6868      	ldr	r0, [r5, #4]
 80012fe:	23c0      	movs	r3, #192	; 0xc0
 8001300:	26c0      	movs	r6, #192	; 0xc0
 8001302:	0001      	movs	r1, r0
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001304:	6822      	ldr	r2, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001306:	03b6      	lsls	r6, r6, #14
 8001308:	029b      	lsls	r3, r3, #10
 800130a:	4030      	ands	r0, r6
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800130c:	4032      	ands	r2, r6
 800130e:	4019      	ands	r1, r3
 8001310:	001e      	movs	r6, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001312:	4290      	cmp	r0, r2
 8001314:	d165      	bne.n	80013e2 <HAL_RCCEx_PeriphCLKConfig+0x116>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001316:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001318:	4033      	ands	r3, r6

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800131a:	d16a      	bne.n	80013f2 <HAL_RCCEx_PeriphCLKConfig+0x126>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800131c:	6869      	ldr	r1, [r5, #4]
 800131e:	23c0      	movs	r3, #192	; 0xc0
 8001320:	000a      	movs	r2, r1
 8001322:	029b      	lsls	r3, r3, #10
 8001324:	401a      	ands	r2, r3
 8001326:	429a      	cmp	r2, r3
 8001328:	d107      	bne.n	800133a <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800132a:	6823      	ldr	r3, [r4, #0]
 800132c:	4846      	ldr	r0, [pc, #280]	; (8001448 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
 800132e:	4003      	ands	r3, r0
 8001330:	20c0      	movs	r0, #192	; 0xc0
 8001332:	0380      	lsls	r0, r0, #14
 8001334:	4001      	ands	r1, r0
 8001336:	430b      	orrs	r3, r1
 8001338:	6023      	str	r3, [r4, #0]
 800133a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800133c:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800133e:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001340:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 8001342:	2b01      	cmp	r3, #1
 8001344:	d103      	bne.n	800134e <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001346:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001348:	4a40      	ldr	r2, [pc, #256]	; (800144c <HAL_RCCEx_PeriphCLKConfig+0x180>)
 800134a:	4013      	ands	r3, r2
 800134c:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800134e:	682b      	ldr	r3, [r5, #0]
 8001350:	07da      	lsls	r2, r3, #31
 8001352:	d506      	bpl.n	8001362 <HAL_RCCEx_PeriphCLKConfig+0x96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001354:	2003      	movs	r0, #3
 8001356:	493a      	ldr	r1, [pc, #232]	; (8001440 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 8001358:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800135a:	4382      	bics	r2, r0
 800135c:	68a8      	ldr	r0, [r5, #8]
 800135e:	4302      	orrs	r2, r0
 8001360:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001362:	079a      	lsls	r2, r3, #30
 8001364:	d506      	bpl.n	8001374 <HAL_RCCEx_PeriphCLKConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001366:	200c      	movs	r0, #12
 8001368:	4935      	ldr	r1, [pc, #212]	; (8001440 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 800136a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800136c:	4382      	bics	r2, r0
 800136e:	68e8      	ldr	r0, [r5, #12]
 8001370:	4302      	orrs	r2, r0
 8001372:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001374:	075a      	lsls	r2, r3, #29
 8001376:	d506      	bpl.n	8001386 <HAL_RCCEx_PeriphCLKConfig+0xba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001378:	4931      	ldr	r1, [pc, #196]	; (8001440 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 800137a:	4835      	ldr	r0, [pc, #212]	; (8001450 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800137c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800137e:	4002      	ands	r2, r0
 8001380:	6928      	ldr	r0, [r5, #16]
 8001382:	4302      	orrs	r2, r0
 8001384:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001386:	071a      	lsls	r2, r3, #28
 8001388:	d506      	bpl.n	8001398 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800138a:	492d      	ldr	r1, [pc, #180]	; (8001440 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 800138c:	4831      	ldr	r0, [pc, #196]	; (8001454 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800138e:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8001390:	4002      	ands	r2, r0
 8001392:	6968      	ldr	r0, [r5, #20]
 8001394:	4302      	orrs	r2, r0
 8001396:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001398:	065a      	lsls	r2, r3, #25
 800139a:	d506      	bpl.n	80013aa <HAL_RCCEx_PeriphCLKConfig+0xde>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800139c:	4928      	ldr	r1, [pc, #160]	; (8001440 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 800139e:	482e      	ldr	r0, [pc, #184]	; (8001458 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80013a0:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80013a2:	4002      	ands	r2, r0
 80013a4:	69e8      	ldr	r0, [r5, #28]
 80013a6:	4302      	orrs	r2, r0
 80013a8:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 80013aa:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80013ac:	061b      	lsls	r3, r3, #24
 80013ae:	d517      	bpl.n	80013e0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80013b0:	4a23      	ldr	r2, [pc, #140]	; (8001440 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 80013b2:	492a      	ldr	r1, [pc, #168]	; (800145c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80013b4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80013b6:	400b      	ands	r3, r1
 80013b8:	69a9      	ldr	r1, [r5, #24]
 80013ba:	430b      	orrs	r3, r1
 80013bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013be:	e00f      	b.n	80013e0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013c0:	6833      	ldr	r3, [r6, #0]
 80013c2:	433b      	orrs	r3, r7
 80013c4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80013c6:	f7ff f875 	bl	80004b4 <HAL_GetTick>
 80013ca:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013cc:	6833      	ldr	r3, [r6, #0]
 80013ce:	423b      	tst	r3, r7
 80013d0:	d194      	bne.n	80012fc <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013d2:	f7ff f86f 	bl	80004b4 <HAL_GetTick>
 80013d6:	9b01      	ldr	r3, [sp, #4]
 80013d8:	1ac0      	subs	r0, r0, r3
 80013da:	2864      	cmp	r0, #100	; 0x64
 80013dc:	d9f6      	bls.n	80013cc <HAL_RCCEx_PeriphCLKConfig+0x100>
          return HAL_TIMEOUT;
 80013de:	2003      	movs	r0, #3
}
 80013e0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80013e2:	4299      	cmp	r1, r3
 80013e4:	d197      	bne.n	8001316 <HAL_RCCEx_PeriphCLKConfig+0x4a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80013e6:	6823      	ldr	r3, [r4, #0]
          return HAL_ERROR;
 80013e8:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80013ea:	039b      	lsls	r3, r3, #14
 80013ec:	d400      	bmi.n	80013f0 <HAL_RCCEx_PeriphCLKConfig+0x124>
 80013ee:	e792      	b.n	8001316 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80013f0:	e7f6      	b.n	80013e0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80013f2:	428b      	cmp	r3, r1
 80013f4:	d100      	bne.n	80013f8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 80013f6:	e791      	b.n	800131c <HAL_RCCEx_PeriphCLKConfig+0x50>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80013f8:	682b      	ldr	r3, [r5, #0]
 80013fa:	069b      	lsls	r3, r3, #26
 80013fc:	d400      	bmi.n	8001400 <HAL_RCCEx_PeriphCLKConfig+0x134>
 80013fe:	e78d      	b.n	800131c <HAL_RCCEx_PeriphCLKConfig+0x50>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001400:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001402:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8001404:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8001406:	0312      	lsls	r2, r2, #12
 8001408:	4302      	orrs	r2, r0
 800140a:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800140c:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800140e:	4b14      	ldr	r3, [pc, #80]	; (8001460 <HAL_RCCEx_PeriphCLKConfig+0x194>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001410:	4814      	ldr	r0, [pc, #80]	; (8001464 <HAL_RCCEx_PeriphCLKConfig+0x198>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001412:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001414:	4002      	ands	r2, r0
 8001416:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 8001418:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800141a:	05cb      	lsls	r3, r1, #23
 800141c:	d400      	bmi.n	8001420 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800141e:	e77d      	b.n	800131c <HAL_RCCEx_PeriphCLKConfig+0x50>
        tickstart = HAL_GetTick();
 8001420:	f7ff f848 	bl	80004b4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001424:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8001426:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001428:	00bf      	lsls	r7, r7, #2
 800142a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800142c:	423b      	tst	r3, r7
 800142e:	d000      	beq.n	8001432 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8001430:	e774      	b.n	800131c <HAL_RCCEx_PeriphCLKConfig+0x50>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001432:	f7ff f83f 	bl	80004b4 <HAL_GetTick>
 8001436:	4b0c      	ldr	r3, [pc, #48]	; (8001468 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8001438:	1b80      	subs	r0, r0, r6
 800143a:	4298      	cmp	r0, r3
 800143c:	d9f5      	bls.n	800142a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800143e:	e7ce      	b.n	80013de <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001440:	40021000 	.word	0x40021000
 8001444:	40007000 	.word	0x40007000
 8001448:	ffcfffff 	.word	0xffcfffff
 800144c:	efffffff 	.word	0xefffffff
 8001450:	fffff3ff 	.word	0xfffff3ff
 8001454:	ffffcfff 	.word	0xffffcfff
 8001458:	fbffffff 	.word	0xfbffffff
 800145c:	fff3ffff 	.word	0xfff3ffff
 8001460:	fffcffff 	.word	0xfffcffff
 8001464:	fff7ffff 	.word	0xfff7ffff
 8001468:	00001388 	.word	0x00001388

0800146c <SPI_WaitFlagStateUntilTimeout.constprop.7>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800146c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800146e:	0004      	movs	r4, r0
 8001470:	000d      	movs	r5, r1
 8001472:	0016      	movs	r6, r2
 8001474:	001f      	movs	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001476:	6822      	ldr	r2, [r4, #0]
 8001478:	6893      	ldr	r3, [r2, #8]
 800147a:	402b      	ands	r3, r5
 800147c:	429d      	cmp	r5, r3
 800147e:	d001      	beq.n	8001484 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001480:	2000      	movs	r0, #0
 8001482:	e031      	b.n	80014e8 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x7c>
    if (Timeout != HAL_MAX_DELAY)
 8001484:	1c73      	adds	r3, r6, #1
 8001486:	d0f7      	beq.n	8001478 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001488:	f7ff f814 	bl	80004b4 <HAL_GetTick>
 800148c:	1bc0      	subs	r0, r0, r7
 800148e:	4286      	cmp	r6, r0
 8001490:	d8f1      	bhi.n	8001476 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001492:	21e0      	movs	r1, #224	; 0xe0
 8001494:	6823      	ldr	r3, [r4, #0]
 8001496:	685a      	ldr	r2, [r3, #4]
 8001498:	438a      	bics	r2, r1
 800149a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800149c:	2282      	movs	r2, #130	; 0x82
 800149e:	6861      	ldr	r1, [r4, #4]
 80014a0:	0052      	lsls	r2, r2, #1
 80014a2:	4291      	cmp	r1, r2
 80014a4:	d10c      	bne.n	80014c0 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x54>
 80014a6:	2180      	movs	r1, #128	; 0x80
 80014a8:	68a2      	ldr	r2, [r4, #8]
 80014aa:	0209      	lsls	r1, r1, #8
 80014ac:	428a      	cmp	r2, r1
 80014ae:	d003      	beq.n	80014b8 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80014b0:	2180      	movs	r1, #128	; 0x80
 80014b2:	00c9      	lsls	r1, r1, #3
 80014b4:	428a      	cmp	r2, r1
 80014b6:	d103      	bne.n	80014c0 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x54>
          __HAL_SPI_DISABLE(hspi);
 80014b8:	2140      	movs	r1, #64	; 0x40
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	438a      	bics	r2, r1
 80014be:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80014c0:	2180      	movs	r1, #128	; 0x80
 80014c2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80014c4:	0189      	lsls	r1, r1, #6
 80014c6:	428a      	cmp	r2, r1
 80014c8:	d106      	bne.n	80014d8 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x6c>
          SPI_RESET_CRC(hspi);
 80014ca:	6819      	ldr	r1, [r3, #0]
 80014cc:	4807      	ldr	r0, [pc, #28]	; (80014ec <SPI_WaitFlagStateUntilTimeout.constprop.7+0x80>)
 80014ce:	4001      	ands	r1, r0
 80014d0:	6019      	str	r1, [r3, #0]
 80014d2:	6819      	ldr	r1, [r3, #0]
 80014d4:	430a      	orrs	r2, r1
 80014d6:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80014d8:	0023      	movs	r3, r4
 80014da:	2201      	movs	r2, #1
 80014dc:	3351      	adds	r3, #81	; 0x51
 80014de:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 80014e0:	2300      	movs	r3, #0
 80014e2:	2003      	movs	r0, #3
 80014e4:	3450      	adds	r4, #80	; 0x50
 80014e6:	7023      	strb	r3, [r4, #0]
}
 80014e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80014ea:	46c0      	nop			; (mov r8, r8)
 80014ec:	ffffdfff 	.word	0xffffdfff

080014f0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80014f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014f2:	0013      	movs	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80014f4:	2282      	movs	r2, #130	; 0x82
{
 80014f6:	0004      	movs	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80014f8:	6840      	ldr	r0, [r0, #4]
 80014fa:	0052      	lsls	r2, r2, #1
 80014fc:	4290      	cmp	r0, r2
 80014fe:	d11e      	bne.n	800153e <SPI_EndRxTransaction+0x4e>
 8001500:	2080      	movs	r0, #128	; 0x80
 8001502:	2580      	movs	r5, #128	; 0x80
 8001504:	68a2      	ldr	r2, [r4, #8]
 8001506:	0200      	lsls	r0, r0, #8
 8001508:	00ed      	lsls	r5, r5, #3
 800150a:	4282      	cmp	r2, r0
 800150c:	d001      	beq.n	8001512 <SPI_EndRxTransaction+0x22>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800150e:	42aa      	cmp	r2, r5
 8001510:	d106      	bne.n	8001520 <SPI_EndRxTransaction+0x30>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8001512:	2740      	movs	r7, #64	; 0x40
 8001514:	6826      	ldr	r6, [r4, #0]
 8001516:	6830      	ldr	r0, [r6, #0]
 8001518:	43b8      	bics	r0, r7
 800151a:	6030      	str	r0, [r6, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800151c:	42aa      	cmp	r2, r5
 800151e:	d00e      	beq.n	800153e <SPI_EndRxTransaction+0x4e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001520:	000a      	movs	r2, r1
 8001522:	2180      	movs	r1, #128	; 0x80
 8001524:	0020      	movs	r0, r4
 8001526:	f7ff ffa1 	bl	800146c <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800152a:	2800      	cmp	r0, #0
 800152c:	d101      	bne.n	8001532 <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 800152e:	2000      	movs	r0, #0
}
 8001530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001532:	2320      	movs	r3, #32
 8001534:	6d62      	ldr	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001536:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001538:	4313      	orrs	r3, r2
 800153a:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800153c:	e7f8      	b.n	8001530 <SPI_EndRxTransaction+0x40>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800153e:	000a      	movs	r2, r1
 8001540:	2101      	movs	r1, #1
 8001542:	e7ef      	b.n	8001524 <SPI_EndRxTransaction+0x34>

08001544 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001544:	0013      	movs	r3, r2
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001546:	2282      	movs	r2, #130	; 0x82
{
 8001548:	b510      	push	{r4, lr}
 800154a:	0004      	movs	r4, r0
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800154c:	6840      	ldr	r0, [r0, #4]
 800154e:	0052      	lsls	r2, r2, #1
 8001550:	4290      	cmp	r0, r2
 8001552:	d108      	bne.n	8001566 <SPI_EndRxTxTransaction+0x22>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001554:	000a      	movs	r2, r1
 8001556:	2180      	movs	r1, #128	; 0x80
 8001558:	0020      	movs	r0, r4
 800155a:	f7ff ff87 	bl	800146c <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800155e:	2800      	cmp	r0, #0
 8001560:	d109      	bne.n	8001576 <SPI_EndRxTxTransaction+0x32>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001562:	2000      	movs	r0, #0
}
 8001564:	bd10      	pop	{r4, pc}
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 8001566:	0022      	movs	r2, r4
 8001568:	3251      	adds	r2, #81	; 0x51
 800156a:	7812      	ldrb	r2, [r2, #0]
 800156c:	2a05      	cmp	r2, #5
 800156e:	d1f8      	bne.n	8001562 <SPI_EndRxTxTransaction+0x1e>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001570:	000a      	movs	r2, r1
 8001572:	2101      	movs	r1, #1
 8001574:	e7f0      	b.n	8001558 <SPI_EndRxTxTransaction+0x14>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001576:	2320      	movs	r3, #32
 8001578:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 800157a:	2003      	movs	r0, #3
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800157c:	4313      	orrs	r3, r2
 800157e:	6563      	str	r3, [r4, #84]	; 0x54
 8001580:	e7f0      	b.n	8001564 <SPI_EndRxTxTransaction+0x20>
	...

08001584 <HAL_SPI_Init>:
{
 8001584:	b570      	push	{r4, r5, r6, lr}
 8001586:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001588:	2001      	movs	r0, #1
  if (hspi == NULL)
 800158a:	2c00      	cmp	r4, #0
 800158c:	d037      	beq.n	80015fe <HAL_SPI_Init+0x7a>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800158e:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001590:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001592:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001594:	3551      	adds	r5, #81	; 0x51
 8001596:	782b      	ldrb	r3, [r5, #0]
 8001598:	b2db      	uxtb	r3, r3
 800159a:	2b00      	cmp	r3, #0
 800159c:	d105      	bne.n	80015aa <HAL_SPI_Init+0x26>
    hspi->Lock = HAL_UNLOCKED;
 800159e:	0022      	movs	r2, r4
 80015a0:	3250      	adds	r2, #80	; 0x50
 80015a2:	7013      	strb	r3, [r2, #0]
    HAL_SPI_MspInit(hspi);
 80015a4:	0020      	movs	r0, r4
 80015a6:	f001 ff81 	bl	80034ac <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 80015aa:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 80015ac:	2240      	movs	r2, #64	; 0x40
 80015ae:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80015b0:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 80015b2:	680b      	ldr	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80015b4:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80015b6:	4393      	bics	r3, r2
 80015b8:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80015ba:	6863      	ldr	r3, [r4, #4]
 80015bc:	69a2      	ldr	r2, [r4, #24]
 80015be:	4303      	orrs	r3, r0
 80015c0:	68e0      	ldr	r0, [r4, #12]
 80015c2:	4303      	orrs	r3, r0
 80015c4:	6920      	ldr	r0, [r4, #16]
 80015c6:	4303      	orrs	r3, r0
 80015c8:	6960      	ldr	r0, [r4, #20]
 80015ca:	4303      	orrs	r3, r0
 80015cc:	69e0      	ldr	r0, [r4, #28]
 80015ce:	4303      	orrs	r3, r0
 80015d0:	6a20      	ldr	r0, [r4, #32]
 80015d2:	4303      	orrs	r3, r0
 80015d4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80015d6:	4303      	orrs	r3, r0
 80015d8:	2080      	movs	r0, #128	; 0x80
 80015da:	0080      	lsls	r0, r0, #2
 80015dc:	4010      	ands	r0, r2
 80015de:	4303      	orrs	r3, r0
 80015e0:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80015e2:	2304      	movs	r3, #4
 80015e4:	0c12      	lsrs	r2, r2, #16
 80015e6:	401a      	ands	r2, r3
 80015e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80015ea:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80015ec:	431a      	orrs	r2, r3
 80015ee:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80015f0:	69cb      	ldr	r3, [r1, #28]
 80015f2:	4a03      	ldr	r2, [pc, #12]	; (8001600 <HAL_SPI_Init+0x7c>)
 80015f4:	4013      	ands	r3, r2
 80015f6:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 80015f8:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80015fa:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80015fc:	702b      	strb	r3, [r5, #0]
}
 80015fe:	bd70      	pop	{r4, r5, r6, pc}
 8001600:	fffff7ff 	.word	0xfffff7ff

08001604 <HAL_SPI_TransmitReceive>:
{
 8001604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001606:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 8001608:	0003      	movs	r3, r0
 800160a:	3350      	adds	r3, #80	; 0x50
{
 800160c:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 800160e:	781a      	ldrb	r2, [r3, #0]
{
 8001610:	0004      	movs	r4, r0
 8001612:	b085      	sub	sp, #20
 8001614:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 8001616:	2002      	movs	r0, #2
 8001618:	2a01      	cmp	r2, #1
 800161a:	d100      	bne.n	800161e <HAL_SPI_TransmitReceive+0x1a>
 800161c:	e099      	b.n	8001752 <HAL_SPI_TransmitReceive+0x14e>
 800161e:	2201      	movs	r2, #1
 8001620:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8001622:	f7fe ff47 	bl	80004b4 <HAL_GetTick>
  tmp_state           = hspi->State;
 8001626:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8001628:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 800162a:	3351      	adds	r3, #81	; 0x51
 800162c:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800162e:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8001630:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001632:	2b01      	cmp	r3, #1
 8001634:	d00c      	beq.n	8001650 <HAL_SPI_TransmitReceive+0x4c>
 8001636:	2282      	movs	r2, #130	; 0x82
    errorcode = HAL_BUSY;
 8001638:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800163a:	0052      	lsls	r2, r2, #1
 800163c:	4291      	cmp	r1, r2
 800163e:	d000      	beq.n	8001642 <HAL_SPI_TransmitReceive+0x3e>
 8001640:	e080      	b.n	8001744 <HAL_SPI_TransmitReceive+0x140>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001642:	68a2      	ldr	r2, [r4, #8]
 8001644:	2a00      	cmp	r2, #0
 8001646:	d000      	beq.n	800164a <HAL_SPI_TransmitReceive+0x46>
 8001648:	e07c      	b.n	8001744 <HAL_SPI_TransmitReceive+0x140>
 800164a:	2b04      	cmp	r3, #4
 800164c:	d000      	beq.n	8001650 <HAL_SPI_TransmitReceive+0x4c>
 800164e:	e079      	b.n	8001744 <HAL_SPI_TransmitReceive+0x140>
    errorcode = HAL_ERROR;
 8001650:	2001      	movs	r0, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001652:	2d00      	cmp	r5, #0
 8001654:	d076      	beq.n	8001744 <HAL_SPI_TransmitReceive+0x140>
 8001656:	2f00      	cmp	r7, #0
 8001658:	d074      	beq.n	8001744 <HAL_SPI_TransmitReceive+0x140>
 800165a:	2e00      	cmp	r6, #0
 800165c:	d072      	beq.n	8001744 <HAL_SPI_TransmitReceive+0x140>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800165e:	0023      	movs	r3, r4
 8001660:	3351      	adds	r3, #81	; 0x51
 8001662:	781a      	ldrb	r2, [r3, #0]
 8001664:	2a04      	cmp	r2, #4
 8001666:	d001      	beq.n	800166c <HAL_SPI_TransmitReceive+0x68>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001668:	2205      	movs	r2, #5
 800166a:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800166c:	2300      	movs	r3, #0
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800166e:	2240      	movs	r2, #64	; 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001670:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001672:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001674:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001676:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001678:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 800167a:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800167c:	6818      	ldr	r0, [r3, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800167e:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8001680:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001682:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001684:	86a6      	strh	r6, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001686:	4210      	tst	r0, r2
 8001688:	d102      	bne.n	8001690 <HAL_SPI_TransmitReceive+0x8c>
    __HAL_SPI_ENABLE(hspi);
 800168a:	6818      	ldr	r0, [r3, #0]
 800168c:	4302      	orrs	r2, r0
 800168e:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001690:	2280      	movs	r2, #128	; 0x80
 8001692:	68e0      	ldr	r0, [r4, #12]
 8001694:	0112      	lsls	r2, r2, #4
 8001696:	4290      	cmp	r0, r2
 8001698:	d15d      	bne.n	8001756 <HAL_SPI_TransmitReceive+0x152>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800169a:	2900      	cmp	r1, #0
 800169c:	d001      	beq.n	80016a2 <HAL_SPI_TransmitReceive+0x9e>
 800169e:	2e01      	cmp	r6, #1
 80016a0:	d107      	bne.n	80016b2 <HAL_SPI_TransmitReceive+0xae>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80016a2:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80016a4:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80016a6:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80016a8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80016aa:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80016ac:	3b01      	subs	r3, #1
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80016b2:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80016b4:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80016b6:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80016b8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d115      	bne.n	80016ea <HAL_SPI_TransmitReceive+0xe6>
 80016be:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d112      	bne.n	80016ea <HAL_SPI_TransmitReceive+0xe6>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80016c4:	9a01      	ldr	r2, [sp, #4]
 80016c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80016c8:	0020      	movs	r0, r4
 80016ca:	f7ff ff3b 	bl	8001544 <SPI_EndRxTxTransaction>
 80016ce:	2800      	cmp	r0, #0
 80016d0:	d000      	beq.n	80016d4 <HAL_SPI_TransmitReceive+0xd0>
 80016d2:	e086      	b.n	80017e2 <HAL_SPI_TransmitReceive+0x1de>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80016d4:	68a3      	ldr	r3, [r4, #8]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d134      	bne.n	8001744 <HAL_SPI_TransmitReceive+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80016da:	6823      	ldr	r3, [r4, #0]
 80016dc:	9003      	str	r0, [sp, #12]
 80016de:	68da      	ldr	r2, [r3, #12]
 80016e0:	9203      	str	r2, [sp, #12]
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	9303      	str	r3, [sp, #12]
 80016e6:	9b03      	ldr	r3, [sp, #12]
 80016e8:	e02c      	b.n	8001744 <HAL_SPI_TransmitReceive+0x140>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80016ea:	6822      	ldr	r2, [r4, #0]
 80016ec:	6893      	ldr	r3, [r2, #8]
 80016ee:	423b      	tst	r3, r7
 80016f0:	d00e      	beq.n	8001710 <HAL_SPI_TransmitReceive+0x10c>
 80016f2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d00b      	beq.n	8001710 <HAL_SPI_TransmitReceive+0x10c>
 80016f8:	2d01      	cmp	r5, #1
 80016fa:	d109      	bne.n	8001710 <HAL_SPI_TransmitReceive+0x10c>
        txallowed = 0U;
 80016fc:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80016fe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001700:	8819      	ldrh	r1, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001702:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001704:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001706:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001708:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800170a:	3b01      	subs	r3, #1
 800170c:	b29b      	uxth	r3, r3
 800170e:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001710:	6893      	ldr	r3, [r2, #8]
 8001712:	4233      	tst	r3, r6
 8001714:	d00c      	beq.n	8001730 <HAL_SPI_TransmitReceive+0x12c>
 8001716:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001718:	2b00      	cmp	r3, #0
 800171a:	d009      	beq.n	8001730 <HAL_SPI_TransmitReceive+0x12c>
        txallowed = 1U;
 800171c:	0035      	movs	r5, r6
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800171e:	68d2      	ldr	r2, [r2, #12]
 8001720:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001722:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001724:	3302      	adds	r3, #2
 8001726:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001728:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800172a:	3b01      	subs	r3, #1
 800172c:	b29b      	uxth	r3, r3
 800172e:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001730:	f7fe fec0 	bl	80004b4 <HAL_GetTick>
 8001734:	9b01      	ldr	r3, [sp, #4]
 8001736:	1ac0      	subs	r0, r0, r3
 8001738:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800173a:	4283      	cmp	r3, r0
 800173c:	d8bc      	bhi.n	80016b8 <HAL_SPI_TransmitReceive+0xb4>
 800173e:	3301      	adds	r3, #1
 8001740:	d0ba      	beq.n	80016b8 <HAL_SPI_TransmitReceive+0xb4>
        errorcode = HAL_TIMEOUT;
 8001742:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001744:	0023      	movs	r3, r4
 8001746:	2201      	movs	r2, #1
 8001748:	3351      	adds	r3, #81	; 0x51
 800174a:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 800174c:	2300      	movs	r3, #0
 800174e:	3450      	adds	r4, #80	; 0x50
 8001750:	7023      	strb	r3, [r4, #0]
}
 8001752:	b005      	add	sp, #20
 8001754:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001756:	2900      	cmp	r1, #0
 8001758:	d001      	beq.n	800175e <HAL_SPI_TransmitReceive+0x15a>
 800175a:	2e01      	cmp	r6, #1
 800175c:	d108      	bne.n	8001770 <HAL_SPI_TransmitReceive+0x16c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800175e:	782a      	ldrb	r2, [r5, #0]
 8001760:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001762:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001764:	3301      	adds	r3, #1
 8001766:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001768:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800176a:	3b01      	subs	r3, #1
 800176c:	b29b      	uxth	r3, r3
 800176e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001770:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001772:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001774:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001776:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001778:	2b00      	cmp	r3, #0
 800177a:	d102      	bne.n	8001782 <HAL_SPI_TransmitReceive+0x17e>
 800177c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800177e:	2b00      	cmp	r3, #0
 8001780:	d0a0      	beq.n	80016c4 <HAL_SPI_TransmitReceive+0xc0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001782:	6823      	ldr	r3, [r4, #0]
 8001784:	689a      	ldr	r2, [r3, #8]
 8001786:	423a      	tst	r2, r7
 8001788:	d00f      	beq.n	80017aa <HAL_SPI_TransmitReceive+0x1a6>
 800178a:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800178c:	2a00      	cmp	r2, #0
 800178e:	d00c      	beq.n	80017aa <HAL_SPI_TransmitReceive+0x1a6>
 8001790:	2d01      	cmp	r5, #1
 8001792:	d10a      	bne.n	80017aa <HAL_SPI_TransmitReceive+0x1a6>
        txallowed = 0U;
 8001794:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001796:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001798:	7812      	ldrb	r2, [r2, #0]
 800179a:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 800179c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800179e:	3301      	adds	r3, #1
 80017a0:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80017a2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80017a4:	3b01      	subs	r3, #1
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80017aa:	6823      	ldr	r3, [r4, #0]
 80017ac:	689a      	ldr	r2, [r3, #8]
 80017ae:	4232      	tst	r2, r6
 80017b0:	d00d      	beq.n	80017ce <HAL_SPI_TransmitReceive+0x1ca>
 80017b2:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80017b4:	2a00      	cmp	r2, #0
 80017b6:	d00a      	beq.n	80017ce <HAL_SPI_TransmitReceive+0x1ca>
        txallowed = 1U;
 80017b8:	0035      	movs	r5, r6
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80017be:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr++;
 80017c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80017c2:	3301      	adds	r3, #1
 80017c4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80017c6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80017c8:	3b01      	subs	r3, #1
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80017ce:	f7fe fe71 	bl	80004b4 <HAL_GetTick>
 80017d2:	9b01      	ldr	r3, [sp, #4]
 80017d4:	1ac0      	subs	r0, r0, r3
 80017d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80017d8:	4283      	cmp	r3, r0
 80017da:	d8cc      	bhi.n	8001776 <HAL_SPI_TransmitReceive+0x172>
 80017dc:	3301      	adds	r3, #1
 80017de:	d0ca      	beq.n	8001776 <HAL_SPI_TransmitReceive+0x172>
 80017e0:	e7af      	b.n	8001742 <HAL_SPI_TransmitReceive+0x13e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80017e2:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 80017e4:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80017e6:	6563      	str	r3, [r4, #84]	; 0x54
 80017e8:	e7ac      	b.n	8001744 <HAL_SPI_TransmitReceive+0x140>
	...

080017ec <HAL_SPI_TransmitReceive_DMA>:
{
 80017ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hspi);
 80017ee:	0006      	movs	r6, r0
{
 80017f0:	9101      	str	r1, [sp, #4]
  __HAL_LOCK(hspi);
 80017f2:	3650      	adds	r6, #80	; 0x50
 80017f4:	7835      	ldrb	r5, [r6, #0]
{
 80017f6:	0004      	movs	r4, r0
  __HAL_LOCK(hspi);
 80017f8:	2002      	movs	r0, #2
 80017fa:	2d01      	cmp	r5, #1
 80017fc:	d048      	beq.n	8001890 <HAL_SPI_TransmitReceive_DMA+0xa4>
  tmp_state           = hspi->State;
 80017fe:	0025      	movs	r5, r4
  __HAL_LOCK(hspi);
 8001800:	3801      	subs	r0, #1
 8001802:	7030      	strb	r0, [r6, #0]
  tmp_state           = hspi->State;
 8001804:	3551      	adds	r5, #81	; 0x51
 8001806:	782f      	ldrb	r7, [r5, #0]
 8001808:	b2ff      	uxtb	r7, r7
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800180a:	4287      	cmp	r7, r0
 800180c:	d00c      	beq.n	8001828 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800180e:	3004      	adds	r0, #4
 8001810:	30ff      	adds	r0, #255	; 0xff
 8001812:	4684      	mov	ip, r0
 8001814:	6861      	ldr	r1, [r4, #4]
    errorcode = HAL_BUSY;
 8001816:	3803      	subs	r0, #3
 8001818:	38ff      	subs	r0, #255	; 0xff
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800181a:	4561      	cmp	r1, ip
 800181c:	d136      	bne.n	800188c <HAL_SPI_TransmitReceive_DMA+0xa0>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800181e:	68a1      	ldr	r1, [r4, #8]
 8001820:	2900      	cmp	r1, #0
 8001822:	d133      	bne.n	800188c <HAL_SPI_TransmitReceive_DMA+0xa0>
 8001824:	2f04      	cmp	r7, #4
 8001826:	d131      	bne.n	800188c <HAL_SPI_TransmitReceive_DMA+0xa0>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001828:	9901      	ldr	r1, [sp, #4]
    errorcode = HAL_ERROR;
 800182a:	2001      	movs	r0, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800182c:	2900      	cmp	r1, #0
 800182e:	d02d      	beq.n	800188c <HAL_SPI_TransmitReceive_DMA+0xa0>
 8001830:	2a00      	cmp	r2, #0
 8001832:	d02b      	beq.n	800188c <HAL_SPI_TransmitReceive_DMA+0xa0>
 8001834:	2b00      	cmp	r3, #0
 8001836:	d029      	beq.n	800188c <HAL_SPI_TransmitReceive_DMA+0xa0>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001838:	7828      	ldrb	r0, [r5, #0]
 800183a:	2804      	cmp	r0, #4
 800183c:	d001      	beq.n	8001842 <HAL_SPI_TransmitReceive_DMA+0x56>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800183e:	2005      	movs	r0, #5
 8001840:	7028      	strb	r0, [r5, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001842:	2000      	movs	r0, #0
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001844:	9901      	ldr	r1, [sp, #4]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001846:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001848:	6420      	str	r0, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 800184a:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->TxISR       = NULL;
 800184c:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800184e:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001850:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001852:	63a2      	str	r2, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8001854:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8001856:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8001858:	782b      	ldrb	r3, [r5, #0]
 800185a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800185c:	2b04      	cmp	r3, #4
 800185e:	d118      	bne.n	8001892 <HAL_SPI_TransmitReceive_DMA+0xa6>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8001860:	4b23      	ldr	r3, [pc, #140]	; (80018f0 <HAL_SPI_TransmitReceive_DMA+0x104>)
 8001862:	6303      	str	r3, [r0, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8001864:	4b23      	ldr	r3, [pc, #140]	; (80018f4 <HAL_SPI_TransmitReceive_DMA+0x108>)
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8001866:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8001868:	4b23      	ldr	r3, [pc, #140]	; (80018f8 <HAL_SPI_TransmitReceive_DMA+0x10c>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800186a:	6821      	ldr	r1, [r4, #0]
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800186c:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmarx->XferAbortCallback = NULL;
 800186e:	2300      	movs	r3, #0
 8001870:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8001872:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001874:	310c      	adds	r1, #12
 8001876:	b29b      	uxth	r3, r3
 8001878:	f7fe fed8 	bl	800062c <HAL_DMA_Start_IT>
 800187c:	1e03      	subs	r3, r0, #0
 800187e:	d00c      	beq.n	800189a <HAL_SPI_TransmitReceive_DMA+0xae>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8001880:	2310      	movs	r3, #16
    hspi->State = HAL_SPI_STATE_READY;
 8001882:	2001      	movs	r0, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8001884:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001886:	4313      	orrs	r3, r2
 8001888:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 800188a:	7028      	strb	r0, [r5, #0]
  __HAL_UNLOCK(hspi);
 800188c:	2300      	movs	r3, #0
 800188e:	7033      	strb	r3, [r6, #0]
}
 8001890:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8001892:	4b1a      	ldr	r3, [pc, #104]	; (80018fc <HAL_SPI_TransmitReceive_DMA+0x110>)
 8001894:	6303      	str	r3, [r0, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8001896:	4b1a      	ldr	r3, [pc, #104]	; (8001900 <HAL_SPI_TransmitReceive_DMA+0x114>)
 8001898:	e7e5      	b.n	8001866 <HAL_SPI_TransmitReceive_DMA+0x7a>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800189a:	2701      	movs	r7, #1
 800189c:	6822      	ldr	r2, [r4, #0]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800189e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80018a0:	6851      	ldr	r1, [r2, #4]
 80018a2:	4339      	orrs	r1, r7
 80018a4:	6051      	str	r1, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80018a6:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80018a8:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80018aa:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80018ac:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 80018ae:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80018b0:	320c      	adds	r2, #12
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80018b6:	f7fe feb9 	bl	800062c <HAL_DMA_Start_IT>
 80018ba:	2800      	cmp	r0, #0
 80018bc:	d006      	beq.n	80018cc <HAL_SPI_TransmitReceive_DMA+0xe0>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80018be:	2310      	movs	r3, #16
 80018c0:	6d62      	ldr	r2, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80018c2:	0038      	movs	r0, r7
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80018c4:	4313      	orrs	r3, r2
 80018c6:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 80018c8:	702f      	strb	r7, [r5, #0]
    goto error;
 80018ca:	e7df      	b.n	800188c <HAL_SPI_TransmitReceive_DMA+0xa0>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018cc:	2240      	movs	r2, #64	; 0x40
 80018ce:	6823      	ldr	r3, [r4, #0]
 80018d0:	6819      	ldr	r1, [r3, #0]
 80018d2:	4211      	tst	r1, r2
 80018d4:	d102      	bne.n	80018dc <HAL_SPI_TransmitReceive_DMA+0xf0>
    __HAL_SPI_ENABLE(hspi);
 80018d6:	6819      	ldr	r1, [r3, #0]
 80018d8:	430a      	orrs	r2, r1
 80018da:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80018dc:	2220      	movs	r2, #32
 80018de:	6859      	ldr	r1, [r3, #4]
 80018e0:	430a      	orrs	r2, r1
 80018e2:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80018e4:	2202      	movs	r2, #2
 80018e6:	6859      	ldr	r1, [r3, #4]
 80018e8:	430a      	orrs	r2, r1
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	e7ce      	b.n	800188c <HAL_SPI_TransmitReceive_DMA+0xa0>
 80018ee:	46c0      	nop			; (mov r8, r8)
 80018f0:	080019ed 	.word	0x080019ed
 80018f4:	08001a29 	.word	0x08001a29
 80018f8:	08001a05 	.word	0x08001a05
 80018fc:	080019f9 	.word	0x080019f9
 8001900:	08001a7f 	.word	0x08001a7f

08001904 <HAL_SPI_Receive_DMA>:
{
 8001904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8001906:	6883      	ldr	r3, [r0, #8]
{
 8001908:	0004      	movs	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800190a:	2b00      	cmp	r3, #0
 800190c:	d10f      	bne.n	800192e <HAL_SPI_Receive_DMA+0x2a>
 800190e:	2082      	movs	r0, #130	; 0x82
 8001910:	6865      	ldr	r5, [r4, #4]
 8001912:	0040      	lsls	r0, r0, #1
 8001914:	4285      	cmp	r5, r0
 8001916:	d10a      	bne.n	800192e <HAL_SPI_Receive_DMA+0x2a>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001918:	0023      	movs	r3, r4
 800191a:	3801      	subs	r0, #1
 800191c:	3351      	adds	r3, #81	; 0x51
 800191e:	38ff      	subs	r0, #255	; 0xff
 8001920:	7018      	strb	r0, [r3, #0]
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8001922:	0013      	movs	r3, r2
 8001924:	0020      	movs	r0, r4
 8001926:	000a      	movs	r2, r1
 8001928:	f7ff ff60 	bl	80017ec <HAL_SPI_TransmitReceive_DMA>
}
 800192c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hspi);
 800192e:	0025      	movs	r5, r4
 8001930:	3550      	adds	r5, #80	; 0x50
 8001932:	782e      	ldrb	r6, [r5, #0]
 8001934:	2002      	movs	r0, #2
 8001936:	2e01      	cmp	r6, #1
 8001938:	d0f8      	beq.n	800192c <HAL_SPI_Receive_DMA+0x28>
  if (hspi->State != HAL_SPI_STATE_READY)
 800193a:	0026      	movs	r6, r4
  __HAL_LOCK(hspi);
 800193c:	3801      	subs	r0, #1
 800193e:	7028      	strb	r0, [r5, #0]
  if (hspi->State != HAL_SPI_STATE_READY)
 8001940:	3651      	adds	r6, #81	; 0x51
 8001942:	7837      	ldrb	r7, [r6, #0]
    errorcode = HAL_BUSY;
 8001944:	3001      	adds	r0, #1
  if (hspi->State != HAL_SPI_STATE_READY)
 8001946:	b2ff      	uxtb	r7, r7
 8001948:	2f01      	cmp	r7, #1
 800194a:	d130      	bne.n	80019ae <HAL_SPI_Receive_DMA+0xaa>
    errorcode = HAL_ERROR;
 800194c:	0038      	movs	r0, r7
  if ((pData == NULL) || (Size == 0U))
 800194e:	2900      	cmp	r1, #0
 8001950:	d02d      	beq.n	80019ae <HAL_SPI_Receive_DMA+0xaa>
 8001952:	2a00      	cmp	r2, #0
 8001954:	d02b      	beq.n	80019ae <HAL_SPI_Receive_DMA+0xaa>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001956:	3003      	adds	r0, #3
 8001958:	7030      	strb	r0, [r6, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800195a:	2000      	movs	r0, #0
 800195c:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800195e:	6420      	str	r0, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001960:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001962:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8001964:	86a0      	strh	r0, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001966:	86e0      	strh	r0, [r4, #54]	; 0x36
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001968:	2080      	movs	r0, #128	; 0x80
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800196a:	63a1      	str	r1, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800196c:	87a2      	strh	r2, [r4, #60]	; 0x3c
 800196e:	6827      	ldr	r7, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001970:	0200      	lsls	r0, r0, #8
 8001972:	4283      	cmp	r3, r0
 8001974:	d103      	bne.n	800197e <HAL_SPI_Receive_DMA+0x7a>
    SPI_1LINE_RX(hspi);
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	4817      	ldr	r0, [pc, #92]	; (80019d8 <HAL_SPI_Receive_DMA+0xd4>)
 800197a:	4003      	ands	r3, r0
 800197c:	603b      	str	r3, [r7, #0]
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800197e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001980:	4b16      	ldr	r3, [pc, #88]	; (80019dc <HAL_SPI_Receive_DMA+0xd8>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8001982:	370c      	adds	r7, #12
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8001984:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8001986:	4b16      	ldr	r3, [pc, #88]	; (80019e0 <HAL_SPI_Receive_DMA+0xdc>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8001988:	000a      	movs	r2, r1
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800198a:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800198c:	4b15      	ldr	r3, [pc, #84]	; (80019e4 <HAL_SPI_Receive_DMA+0xe0>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800198e:	0039      	movs	r1, r7
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8001990:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmarx->XferAbortCallback = NULL;
 8001992:	2300      	movs	r3, #0
 8001994:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8001996:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001998:	b29b      	uxth	r3, r3
 800199a:	f7fe fe47 	bl	800062c <HAL_DMA_Start_IT>
 800199e:	2800      	cmp	r0, #0
 80019a0:	d008      	beq.n	80019b4 <HAL_SPI_Receive_DMA+0xb0>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80019a2:	2310      	movs	r3, #16
    hspi->State = HAL_SPI_STATE_READY;
 80019a4:	2001      	movs	r0, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80019a6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80019a8:	4313      	orrs	r3, r2
 80019aa:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 80019ac:	7030      	strb	r0, [r6, #0]
  __HAL_UNLOCK(hspi);
 80019ae:	2300      	movs	r3, #0
 80019b0:	702b      	strb	r3, [r5, #0]
  return errorcode;
 80019b2:	e7bb      	b.n	800192c <HAL_SPI_Receive_DMA+0x28>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80019b4:	2240      	movs	r2, #64	; 0x40
 80019b6:	6823      	ldr	r3, [r4, #0]
 80019b8:	6819      	ldr	r1, [r3, #0]
 80019ba:	4211      	tst	r1, r2
 80019bc:	d102      	bne.n	80019c4 <HAL_SPI_Receive_DMA+0xc0>
    __HAL_SPI_ENABLE(hspi);
 80019be:	6819      	ldr	r1, [r3, #0]
 80019c0:	430a      	orrs	r2, r1
 80019c2:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80019c4:	2220      	movs	r2, #32
 80019c6:	6859      	ldr	r1, [r3, #4]
 80019c8:	430a      	orrs	r2, r1
 80019ca:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80019cc:	2201      	movs	r2, #1
 80019ce:	6859      	ldr	r1, [r3, #4]
 80019d0:	430a      	orrs	r2, r1
 80019d2:	605a      	str	r2, [r3, #4]
 80019d4:	e7eb      	b.n	80019ae <HAL_SPI_Receive_DMA+0xaa>
 80019d6:	46c0      	nop			; (mov r8, r8)
 80019d8:	ffffbfff 	.word	0xffffbfff
 80019dc:	080019ed 	.word	0x080019ed
 80019e0:	08001a29 	.word	0x08001a29
 80019e4:	08001a05 	.word	0x08001a05

080019e8 <HAL_SPI_TxRxCpltCallback>:
 80019e8:	4770      	bx	lr

080019ea <HAL_SPI_RxHalfCpltCallback>:
 80019ea:	4770      	bx	lr

080019ec <SPI_DMAHalfReceiveCplt>:
{
 80019ec:	b510      	push	{r4, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 80019ee:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80019f0:	f7ff fffb 	bl	80019ea <HAL_SPI_RxHalfCpltCallback>
}
 80019f4:	bd10      	pop	{r4, pc}

080019f6 <HAL_SPI_TxRxHalfCpltCallback>:
 80019f6:	4770      	bx	lr

080019f8 <SPI_DMAHalfTransmitReceiveCplt>:
{
 80019f8:	b510      	push	{r4, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80019fa:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80019fc:	f7ff fffb 	bl	80019f6 <HAL_SPI_TxRxHalfCpltCallback>
}
 8001a00:	bd10      	pop	{r4, pc}

08001a02 <HAL_SPI_ErrorCallback>:
 8001a02:	4770      	bx	lr

08001a04 <SPI_DMAError>:
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8001a04:	2103      	movs	r1, #3
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001a06:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8001a08:	b510      	push	{r4, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8001a0a:	6802      	ldr	r2, [r0, #0]
 8001a0c:	6853      	ldr	r3, [r2, #4]
 8001a0e:	438b      	bics	r3, r1
 8001a10:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8001a12:	2310      	movs	r3, #16
 8001a14:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8001a16:	4313      	orrs	r3, r2
 8001a18:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8001a1a:	0003      	movs	r3, r0
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	3351      	adds	r3, #81	; 0x51
 8001a20:	701a      	strb	r2, [r3, #0]
  HAL_SPI_ErrorCallback(hspi);
 8001a22:	f7ff ffee 	bl	8001a02 <HAL_SPI_ErrorCallback>
}
 8001a26:	bd10      	pop	{r4, pc}

08001a28 <SPI_DMAReceiveCplt>:
{
 8001a28:	b570      	push	{r4, r5, r6, lr}
 8001a2a:	0005      	movs	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001a2c:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8001a2e:	f7fe fd41 	bl	80004b4 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8001a32:	682b      	ldr	r3, [r5, #0]
 8001a34:	2520      	movs	r5, #32
 8001a36:	681b      	ldr	r3, [r3, #0]
  tickstart = HAL_GetTick();
 8001a38:	0002      	movs	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8001a3a:	422b      	tst	r3, r5
 8001a3c:	d11b      	bne.n	8001a76 <SPI_DMAReceiveCplt+0x4e>
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8001a3e:	2003      	movs	r0, #3
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8001a40:	6823      	ldr	r3, [r4, #0]
 8001a42:	6859      	ldr	r1, [r3, #4]
 8001a44:	43a9      	bics	r1, r5
 8001a46:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8001a48:	6859      	ldr	r1, [r3, #4]
 8001a4a:	4381      	bics	r1, r0
 8001a4c:	6059      	str	r1, [r3, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8001a4e:	0020      	movs	r0, r4
 8001a50:	2164      	movs	r1, #100	; 0x64
 8001a52:	f7ff fd4d 	bl	80014f0 <SPI_EndRxTransaction>
 8001a56:	2800      	cmp	r0, #0
 8001a58:	d000      	beq.n	8001a5c <SPI_DMAReceiveCplt+0x34>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a5a:	6565      	str	r5, [r4, #84]	; 0x54
    hspi->RxXferCount = 0U;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8001a60:	0023      	movs	r3, r4
 8001a62:	2201      	movs	r2, #1
 8001a64:	3351      	adds	r3, #81	; 0x51
 8001a66:	701a      	strb	r2, [r3, #0]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001a68:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d003      	beq.n	8001a76 <SPI_DMAReceiveCplt+0x4e>
      HAL_SPI_ErrorCallback(hspi);
 8001a6e:	0020      	movs	r0, r4
 8001a70:	f7ff ffc7 	bl	8001a02 <HAL_SPI_ErrorCallback>
}
 8001a74:	bd70      	pop	{r4, r5, r6, pc}
  HAL_SPI_RxCpltCallback(hspi);
 8001a76:	0020      	movs	r0, r4
 8001a78:	f000 fdbe 	bl	80025f8 <HAL_SPI_RxCpltCallback>
 8001a7c:	e7fa      	b.n	8001a74 <SPI_DMAReceiveCplt+0x4c>

08001a7e <SPI_DMATransmitReceiveCplt>:
{
 8001a7e:	b570      	push	{r4, r5, r6, lr}
 8001a80:	0005      	movs	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001a82:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8001a84:	f7fe fd16 	bl	80004b4 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8001a88:	682b      	ldr	r3, [r5, #0]
 8001a8a:	2520      	movs	r5, #32
 8001a8c:	681b      	ldr	r3, [r3, #0]
  tickstart = HAL_GetTick();
 8001a8e:	0002      	movs	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8001a90:	422b      	tst	r3, r5
 8001a92:	d11f      	bne.n	8001ad4 <SPI_DMATransmitReceiveCplt+0x56>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8001a94:	6821      	ldr	r1, [r4, #0]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8001a96:	0020      	movs	r0, r4
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8001a98:	684b      	ldr	r3, [r1, #4]
 8001a9a:	43ab      	bics	r3, r5
 8001a9c:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8001a9e:	2164      	movs	r1, #100	; 0x64
 8001aa0:	f7ff fd50 	bl	8001544 <SPI_EndRxTxTransaction>
 8001aa4:	2800      	cmp	r0, #0
 8001aa6:	d002      	beq.n	8001aae <SPI_DMATransmitReceiveCplt+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001aa8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001aaa:	431d      	orrs	r5, r3
 8001aac:	6565      	str	r5, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8001aae:	2103      	movs	r1, #3
 8001ab0:	6822      	ldr	r2, [r4, #0]
 8001ab2:	6853      	ldr	r3, [r2, #4]
 8001ab4:	438b      	bics	r3, r1
 8001ab6:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8001abc:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8001abe:	0023      	movs	r3, r4
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	3351      	adds	r3, #81	; 0x51
 8001ac4:	701a      	strb	r2, [r3, #0]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001ac6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d003      	beq.n	8001ad4 <SPI_DMATransmitReceiveCplt+0x56>
      HAL_SPI_ErrorCallback(hspi);
 8001acc:	0020      	movs	r0, r4
 8001ace:	f7ff ff98 	bl	8001a02 <HAL_SPI_ErrorCallback>
}
 8001ad2:	bd70      	pop	{r4, r5, r6, pc}
  HAL_SPI_TxRxCpltCallback(hspi);
 8001ad4:	0020      	movs	r0, r4
 8001ad6:	f7ff ff87 	bl	80019e8 <HAL_SPI_TxRxCpltCallback>
 8001ada:	e7fa      	b.n	8001ad2 <SPI_DMATransmitReceiveCplt+0x54>

08001adc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ade:	0004      	movs	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ae0:	6925      	ldr	r5, [r4, #16]
 8001ae2:	68a2      	ldr	r2, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8001ae4:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ae6:	432a      	orrs	r2, r5
 8001ae8:	6965      	ldr	r5, [r4, #20]
 8001aea:	69c1      	ldr	r1, [r0, #28]
 8001aec:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001aee:	6818      	ldr	r0, [r3, #0]
 8001af0:	4d7a      	ldr	r5, [pc, #488]	; (8001cdc <UART_SetConfig+0x200>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001af2:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001af4:	4028      	ands	r0, r5
 8001af6:	4302      	orrs	r2, r0
 8001af8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001afa:	685a      	ldr	r2, [r3, #4]
 8001afc:	4878      	ldr	r0, [pc, #480]	; (8001ce0 <UART_SetConfig+0x204>)
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001afe:	4d79      	ldr	r5, [pc, #484]	; (8001ce4 <UART_SetConfig+0x208>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b00:	4002      	ands	r2, r0
 8001b02:	68e0      	ldr	r0, [r4, #12]
 8001b04:	4302      	orrs	r2, r0
 8001b06:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001b08:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001b0a:	42ab      	cmp	r3, r5
 8001b0c:	d001      	beq.n	8001b12 <UART_SetConfig+0x36>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001b0e:	6a22      	ldr	r2, [r4, #32]
 8001b10:	4310      	orrs	r0, r2
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001b12:	689a      	ldr	r2, [r3, #8]
 8001b14:	4e74      	ldr	r6, [pc, #464]	; (8001ce8 <UART_SetConfig+0x20c>)
 8001b16:	4032      	ands	r2, r6
 8001b18:	4302      	orrs	r2, r0
 8001b1a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b1c:	4a73      	ldr	r2, [pc, #460]	; (8001cec <UART_SetConfig+0x210>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d114      	bne.n	8001b4c <UART_SetConfig+0x70>
 8001b22:	2203      	movs	r2, #3
 8001b24:	4b72      	ldr	r3, [pc, #456]	; (8001cf0 <UART_SetConfig+0x214>)
 8001b26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b28:	4013      	ands	r3, r2
 8001b2a:	4a72      	ldr	r2, [pc, #456]	; (8001cf4 <UART_SetConfig+0x218>)
 8001b2c:	5cd0      	ldrb	r0, [r2, r3]
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001b2e:	2380      	movs	r3, #128	; 0x80
 8001b30:	021b      	lsls	r3, r3, #8
 8001b32:	4299      	cmp	r1, r3
 8001b34:	d000      	beq.n	8001b38 <UART_SetConfig+0x5c>
 8001b36:	e094      	b.n	8001c62 <UART_SetConfig+0x186>
  {
    switch (clocksource)
 8001b38:	2808      	cmp	r0, #8
 8001b3a:	d900      	bls.n	8001b3e <UART_SetConfig+0x62>
 8001b3c:	e08e      	b.n	8001c5c <UART_SetConfig+0x180>
 8001b3e:	f7fe fae3 	bl	8000108 <__gnu_thumb1_case_uqi>
 8001b42:	6159      	.short	0x6159
 8001b44:	8d858d64 	.word	0x8d858d64
 8001b48:	8d8d      	.short	0x8d8d
 8001b4a:	88          	.byte	0x88
 8001b4b:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b4c:	4a6a      	ldr	r2, [pc, #424]	; (8001cf8 <UART_SetConfig+0x21c>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d105      	bne.n	8001b5e <UART_SetConfig+0x82>
 8001b52:	220c      	movs	r2, #12
 8001b54:	4b66      	ldr	r3, [pc, #408]	; (8001cf0 <UART_SetConfig+0x214>)
 8001b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b58:	4013      	ands	r3, r2
 8001b5a:	4a68      	ldr	r2, [pc, #416]	; (8001cfc <UART_SetConfig+0x220>)
 8001b5c:	e7e6      	b.n	8001b2c <UART_SetConfig+0x50>
 8001b5e:	42ab      	cmp	r3, r5
 8001b60:	d000      	beq.n	8001b64 <UART_SetConfig+0x88>
 8001b62:	e0b4      	b.n	8001cce <UART_SetConfig+0x1f2>
 8001b64:	21c0      	movs	r1, #192	; 0xc0
 8001b66:	2080      	movs	r0, #128	; 0x80
 8001b68:	4a61      	ldr	r2, [pc, #388]	; (8001cf0 <UART_SetConfig+0x214>)
 8001b6a:	0109      	lsls	r1, r1, #4
 8001b6c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001b6e:	00c0      	lsls	r0, r0, #3
 8001b70:	400b      	ands	r3, r1
 8001b72:	4283      	cmp	r3, r0
 8001b74:	d03b      	beq.n	8001bee <UART_SetConfig+0x112>
 8001b76:	d803      	bhi.n	8001b80 <UART_SetConfig+0xa4>
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d00a      	beq.n	8001b92 <UART_SetConfig+0xb6>
        ret = HAL_ERROR;
 8001b7c:	2501      	movs	r5, #1
 8001b7e:	e00d      	b.n	8001b9c <UART_SetConfig+0xc0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b80:	2080      	movs	r0, #128	; 0x80
 8001b82:	0100      	lsls	r0, r0, #4
 8001b84:	4283      	cmp	r3, r0
 8001b86:	d00e      	beq.n	8001ba6 <UART_SetConfig+0xca>
 8001b88:	428b      	cmp	r3, r1
 8001b8a:	d1f7      	bne.n	8001b7c <UART_SetConfig+0xa0>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8001b8c:	2080      	movs	r0, #128	; 0x80
 8001b8e:	0200      	lsls	r0, r0, #8
 8001b90:	e010      	b.n	8001bb4 <UART_SetConfig+0xd8>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8001b92:	f7ff fb7b 	bl	800128c <HAL_RCC_GetPCLK1Freq>
 8001b96:	2500      	movs	r5, #0
    if (lpuart_ker_ck_pres != 0U)
 8001b98:	42a8      	cmp	r0, r5
 8001b9a:	d10b      	bne.n	8001bb4 <UART_SetConfig+0xd8>
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001b9c:	2300      	movs	r3, #0
  huart->TxISR = NULL;

  return ret;
}
 8001b9e:	0028      	movs	r0, r5
  huart->RxISR = NULL;
 8001ba0:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8001ba2:	6663      	str	r3, [r4, #100]	; 0x64
}
 8001ba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001ba6:	6810      	ldr	r0, [r2, #0]
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8001ba8:	4b55      	ldr	r3, [pc, #340]	; (8001d00 <UART_SetConfig+0x224>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001baa:	06c0      	lsls	r0, r0, #27
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8001bac:	17c0      	asrs	r0, r0, #31
 8001bae:	4018      	ands	r0, r3
 8001bb0:	4b54      	ldr	r3, [pc, #336]	; (8001d04 <UART_SetConfig+0x228>)
 8001bb2:	18c0      	adds	r0, r0, r3
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001bb4:	2203      	movs	r2, #3
 8001bb6:	6863      	ldr	r3, [r4, #4]
 8001bb8:	435a      	muls	r2, r3
 8001bba:	4282      	cmp	r2, r0
 8001bbc:	d8de      	bhi.n	8001b7c <UART_SetConfig+0xa0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8001bbe:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001bc0:	4282      	cmp	r2, r0
 8001bc2:	d3db      	bcc.n	8001b7c <UART_SetConfig+0xa0>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8001bc4:	2700      	movs	r7, #0
 8001bc6:	0e02      	lsrs	r2, r0, #24
 8001bc8:	0201      	lsls	r1, r0, #8
 8001bca:	085e      	lsrs	r6, r3, #1
 8001bcc:	1989      	adds	r1, r1, r6
 8001bce:	417a      	adcs	r2, r7
 8001bd0:	0008      	movs	r0, r1
 8001bd2:	0011      	movs	r1, r2
 8001bd4:	001a      	movs	r2, r3
 8001bd6:	003b      	movs	r3, r7
 8001bd8:	f7fe fb2c 	bl	8000234 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001bdc:	4b4a      	ldr	r3, [pc, #296]	; (8001d08 <UART_SetConfig+0x22c>)
 8001bde:	18c2      	adds	r2, r0, r3
 8001be0:	4b4a      	ldr	r3, [pc, #296]	; (8001d0c <UART_SetConfig+0x230>)
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d8ca      	bhi.n	8001b7c <UART_SetConfig+0xa0>
          huart->Instance->BRR = usartdiv;
 8001be6:	6823      	ldr	r3, [r4, #0]
 8001be8:	003d      	movs	r5, r7
 8001bea:	60d8      	str	r0, [r3, #12]
 8001bec:	e7d6      	b.n	8001b9c <UART_SetConfig+0xc0>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8001bee:	f7fe ffcb 	bl	8000b88 <HAL_RCC_GetSysClockFreq>
        break;
 8001bf2:	e7d0      	b.n	8001b96 <UART_SetConfig+0xba>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001bf4:	f7ff fb4a 	bl	800128c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001bf8:	6863      	ldr	r3, [r4, #4]
 8001bfa:	0040      	lsls	r0, r0, #1
 8001bfc:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001bfe:	18c0      	adds	r0, r0, r3
 8001c00:	6861      	ldr	r1, [r4, #4]
 8001c02:	e00b      	b.n	8001c1c <UART_SetConfig+0x140>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001c04:	f7ff fb52 	bl	80012ac <HAL_RCC_GetPCLK2Freq>
 8001c08:	e7f6      	b.n	8001bf8 <UART_SetConfig+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001c0a:	2510      	movs	r5, #16
 8001c0c:	4b38      	ldr	r3, [pc, #224]	; (8001cf0 <UART_SetConfig+0x214>)
 8001c0e:	6861      	ldr	r1, [r4, #4]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	0848      	lsrs	r0, r1, #1
 8001c14:	4015      	ands	r5, r2
 8001c16:	d006      	beq.n	8001c26 <UART_SetConfig+0x14a>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8001c18:	4b3d      	ldr	r3, [pc, #244]	; (8001d10 <UART_SetConfig+0x234>)
 8001c1a:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001c1c:	f7fe fa7e 	bl	800011c <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8001c20:	2500      	movs	r5, #0
 8001c22:	b283      	uxth	r3, r0
        break;
 8001c24:	e004      	b.n	8001c30 <UART_SetConfig+0x154>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001c26:	4b3b      	ldr	r3, [pc, #236]	; (8001d14 <UART_SetConfig+0x238>)
 8001c28:	18c0      	adds	r0, r0, r3
 8001c2a:	f7fe fa77 	bl	800011c <__udivsi3>
 8001c2e:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001c30:	0019      	movs	r1, r3
 8001c32:	4839      	ldr	r0, [pc, #228]	; (8001d18 <UART_SetConfig+0x23c>)
 8001c34:	3910      	subs	r1, #16
 8001c36:	4281      	cmp	r1, r0
 8001c38:	d8a0      	bhi.n	8001b7c <UART_SetConfig+0xa0>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001c3a:	210f      	movs	r1, #15
 8001c3c:	0018      	movs	r0, r3
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001c3e:	071b      	lsls	r3, r3, #28
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001c40:	4388      	bics	r0, r1
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001c42:	0f5b      	lsrs	r3, r3, #29
      huart->Instance->BRR = brrtemp;
 8001c44:	6821      	ldr	r1, [r4, #0]
 8001c46:	4303      	orrs	r3, r0
      huart->Instance->BRR = usartdiv;
 8001c48:	60cb      	str	r3, [r1, #12]
 8001c4a:	e7a7      	b.n	8001b9c <UART_SetConfig+0xc0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001c4c:	f7fe ff9c 	bl	8000b88 <HAL_RCC_GetSysClockFreq>
 8001c50:	e7d2      	b.n	8001bf8 <UART_SetConfig+0x11c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001c52:	6863      	ldr	r3, [r4, #4]
 8001c54:	0858      	lsrs	r0, r3, #1
 8001c56:	2380      	movs	r3, #128	; 0x80
 8001c58:	025b      	lsls	r3, r3, #9
 8001c5a:	e7d0      	b.n	8001bfe <UART_SetConfig+0x122>
        ret = HAL_ERROR;
 8001c5c:	2501      	movs	r5, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	e7e6      	b.n	8001c30 <UART_SetConfig+0x154>
    switch (clocksource)
 8001c62:	2808      	cmp	r0, #8
 8001c64:	d837      	bhi.n	8001cd6 <UART_SetConfig+0x1fa>
 8001c66:	f7fe fa4f 	bl	8000108 <__gnu_thumb1_case_uqi>
 8001c6a:	0c05      	.short	0x0c05
 8001c6c:	362a360f 	.word	0x362a360f
 8001c70:	3636      	.short	0x3636
 8001c72:	2d          	.byte	0x2d
 8001c73:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001c74:	f7ff fb0a 	bl	800128c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001c78:	6863      	ldr	r3, [r4, #4]
 8001c7a:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001c7c:	18c0      	adds	r0, r0, r3
 8001c7e:	6861      	ldr	r1, [r4, #4]
 8001c80:	e00b      	b.n	8001c9a <UART_SetConfig+0x1be>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001c82:	f7ff fb13 	bl	80012ac <HAL_RCC_GetPCLK2Freq>
 8001c86:	e7f7      	b.n	8001c78 <UART_SetConfig+0x19c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001c88:	2510      	movs	r5, #16
 8001c8a:	4b19      	ldr	r3, [pc, #100]	; (8001cf0 <UART_SetConfig+0x214>)
 8001c8c:	6861      	ldr	r1, [r4, #4]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	0848      	lsrs	r0, r1, #1
 8001c92:	4015      	ands	r5, r2
 8001c94:	d00d      	beq.n	8001cb2 <UART_SetConfig+0x1d6>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8001c96:	4b21      	ldr	r3, [pc, #132]	; (8001d1c <UART_SetConfig+0x240>)
 8001c98:	18c0      	adds	r0, r0, r3
 8001c9a:	f7fe fa3f 	bl	800011c <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8001c9e:	2500      	movs	r5, #0
 8001ca0:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001ca2:	0019      	movs	r1, r3
 8001ca4:	481c      	ldr	r0, [pc, #112]	; (8001d18 <UART_SetConfig+0x23c>)
 8001ca6:	3910      	subs	r1, #16
 8001ca8:	4281      	cmp	r1, r0
 8001caa:	d900      	bls.n	8001cae <UART_SetConfig+0x1d2>
 8001cac:	e766      	b.n	8001b7c <UART_SetConfig+0xa0>
      huart->Instance->BRR = usartdiv;
 8001cae:	6821      	ldr	r1, [r4, #0]
 8001cb0:	e7ca      	b.n	8001c48 <UART_SetConfig+0x16c>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001cb2:	4b14      	ldr	r3, [pc, #80]	; (8001d04 <UART_SetConfig+0x228>)
 8001cb4:	18c0      	adds	r0, r0, r3
 8001cb6:	f7fe fa31 	bl	800011c <__udivsi3>
 8001cba:	b283      	uxth	r3, r0
 8001cbc:	e7f1      	b.n	8001ca2 <UART_SetConfig+0x1c6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001cbe:	f7fe ff63 	bl	8000b88 <HAL_RCC_GetSysClockFreq>
 8001cc2:	e7d9      	b.n	8001c78 <UART_SetConfig+0x19c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001cc4:	6863      	ldr	r3, [r4, #4]
 8001cc6:	0858      	lsrs	r0, r3, #1
 8001cc8:	2380      	movs	r3, #128	; 0x80
 8001cca:	021b      	lsls	r3, r3, #8
 8001ccc:	e7d6      	b.n	8001c7c <UART_SetConfig+0x1a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001cce:	2380      	movs	r3, #128	; 0x80
 8001cd0:	021b      	lsls	r3, r3, #8
 8001cd2:	4299      	cmp	r1, r3
 8001cd4:	d0c2      	beq.n	8001c5c <UART_SetConfig+0x180>
        ret = HAL_ERROR;
 8001cd6:	2501      	movs	r5, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	e7e2      	b.n	8001ca2 <UART_SetConfig+0x1c6>
 8001cdc:	efff69f3 	.word	0xefff69f3
 8001ce0:	ffffcfff 	.word	0xffffcfff
 8001ce4:	40004800 	.word	0x40004800
 8001ce8:	fffff4ff 	.word	0xfffff4ff
 8001cec:	40013800 	.word	0x40013800
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	080038ec 	.word	0x080038ec
 8001cf8:	40004400 	.word	0x40004400
 8001cfc:	080038f0 	.word	0x080038f0
 8001d00:	ff48e500 	.word	0xff48e500
 8001d04:	00f42400 	.word	0x00f42400
 8001d08:	fffffd00 	.word	0xfffffd00
 8001d0c:	000ffcff 	.word	0x000ffcff
 8001d10:	007a1200 	.word	0x007a1200
 8001d14:	01e84800 	.word	0x01e84800
 8001d18:	0000ffef 	.word	0x0000ffef
 8001d1c:	003d0900 	.word	0x003d0900

08001d20 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001d20:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8001d22:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001d24:	07da      	lsls	r2, r3, #31
 8001d26:	d506      	bpl.n	8001d36 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001d28:	6801      	ldr	r1, [r0, #0]
 8001d2a:	4c28      	ldr	r4, [pc, #160]	; (8001dcc <UART_AdvFeatureConfig+0xac>)
 8001d2c:	684a      	ldr	r2, [r1, #4]
 8001d2e:	4022      	ands	r2, r4
 8001d30:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001d32:	4322      	orrs	r2, r4
 8001d34:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001d36:	079a      	lsls	r2, r3, #30
 8001d38:	d506      	bpl.n	8001d48 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001d3a:	6801      	ldr	r1, [r0, #0]
 8001d3c:	4c24      	ldr	r4, [pc, #144]	; (8001dd0 <UART_AdvFeatureConfig+0xb0>)
 8001d3e:	684a      	ldr	r2, [r1, #4]
 8001d40:	4022      	ands	r2, r4
 8001d42:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001d44:	4322      	orrs	r2, r4
 8001d46:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001d48:	075a      	lsls	r2, r3, #29
 8001d4a:	d506      	bpl.n	8001d5a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001d4c:	6801      	ldr	r1, [r0, #0]
 8001d4e:	4c21      	ldr	r4, [pc, #132]	; (8001dd4 <UART_AdvFeatureConfig+0xb4>)
 8001d50:	684a      	ldr	r2, [r1, #4]
 8001d52:	4022      	ands	r2, r4
 8001d54:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001d56:	4322      	orrs	r2, r4
 8001d58:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001d5a:	071a      	lsls	r2, r3, #28
 8001d5c:	d506      	bpl.n	8001d6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001d5e:	6801      	ldr	r1, [r0, #0]
 8001d60:	4c1d      	ldr	r4, [pc, #116]	; (8001dd8 <UART_AdvFeatureConfig+0xb8>)
 8001d62:	684a      	ldr	r2, [r1, #4]
 8001d64:	4022      	ands	r2, r4
 8001d66:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001d68:	4322      	orrs	r2, r4
 8001d6a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001d6c:	06da      	lsls	r2, r3, #27
 8001d6e:	d506      	bpl.n	8001d7e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001d70:	6801      	ldr	r1, [r0, #0]
 8001d72:	4c1a      	ldr	r4, [pc, #104]	; (8001ddc <UART_AdvFeatureConfig+0xbc>)
 8001d74:	688a      	ldr	r2, [r1, #8]
 8001d76:	4022      	ands	r2, r4
 8001d78:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001d7a:	4322      	orrs	r2, r4
 8001d7c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001d7e:	069a      	lsls	r2, r3, #26
 8001d80:	d506      	bpl.n	8001d90 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001d82:	6801      	ldr	r1, [r0, #0]
 8001d84:	4c16      	ldr	r4, [pc, #88]	; (8001de0 <UART_AdvFeatureConfig+0xc0>)
 8001d86:	688a      	ldr	r2, [r1, #8]
 8001d88:	4022      	ands	r2, r4
 8001d8a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001d8c:	4322      	orrs	r2, r4
 8001d8e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001d90:	065a      	lsls	r2, r3, #25
 8001d92:	d510      	bpl.n	8001db6 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001d94:	6801      	ldr	r1, [r0, #0]
 8001d96:	4d13      	ldr	r5, [pc, #76]	; (8001de4 <UART_AdvFeatureConfig+0xc4>)
 8001d98:	684a      	ldr	r2, [r1, #4]
 8001d9a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001d9c:	402a      	ands	r2, r5
 8001d9e:	4322      	orrs	r2, r4
 8001da0:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001da2:	2280      	movs	r2, #128	; 0x80
 8001da4:	0352      	lsls	r2, r2, #13
 8001da6:	4294      	cmp	r4, r2
 8001da8:	d105      	bne.n	8001db6 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001daa:	684a      	ldr	r2, [r1, #4]
 8001dac:	4c0e      	ldr	r4, [pc, #56]	; (8001de8 <UART_AdvFeatureConfig+0xc8>)
 8001dae:	4022      	ands	r2, r4
 8001db0:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001db2:	4322      	orrs	r2, r4
 8001db4:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001db6:	061b      	lsls	r3, r3, #24
 8001db8:	d506      	bpl.n	8001dc8 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001dba:	6802      	ldr	r2, [r0, #0]
 8001dbc:	490b      	ldr	r1, [pc, #44]	; (8001dec <UART_AdvFeatureConfig+0xcc>)
 8001dbe:	6853      	ldr	r3, [r2, #4]
 8001dc0:	400b      	ands	r3, r1
 8001dc2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001dc4:	430b      	orrs	r3, r1
 8001dc6:	6053      	str	r3, [r2, #4]
  }
}
 8001dc8:	bd30      	pop	{r4, r5, pc}
 8001dca:	46c0      	nop			; (mov r8, r8)
 8001dcc:	fffdffff 	.word	0xfffdffff
 8001dd0:	fffeffff 	.word	0xfffeffff
 8001dd4:	fffbffff 	.word	0xfffbffff
 8001dd8:	ffff7fff 	.word	0xffff7fff
 8001ddc:	ffffefff 	.word	0xffffefff
 8001de0:	ffffdfff 	.word	0xffffdfff
 8001de4:	ffefffff 	.word	0xffefffff
 8001de8:	ff9fffff 	.word	0xff9fffff
 8001dec:	fff7ffff 	.word	0xfff7ffff

08001df0 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001df2:	0004      	movs	r4, r0
 8001df4:	000e      	movs	r6, r1
 8001df6:	0015      	movs	r5, r2
 8001df8:	001f      	movs	r7, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001dfa:	6822      	ldr	r2, [r4, #0]
 8001dfc:	69d3      	ldr	r3, [r2, #28]
 8001dfe:	4033      	ands	r3, r6
 8001e00:	1b9b      	subs	r3, r3, r6
 8001e02:	4259      	negs	r1, r3
 8001e04:	414b      	adcs	r3, r1
 8001e06:	42ab      	cmp	r3, r5
 8001e08:	d001      	beq.n	8001e0e <UART_WaitOnFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	e01b      	b.n	8001e46 <UART_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8001e0e:	9b06      	ldr	r3, [sp, #24]
 8001e10:	3301      	adds	r3, #1
 8001e12:	d0f3      	beq.n	8001dfc <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e14:	f7fe fb4e 	bl	80004b4 <HAL_GetTick>
 8001e18:	9b06      	ldr	r3, [sp, #24]
 8001e1a:	1bc0      	subs	r0, r0, r7
 8001e1c:	4298      	cmp	r0, r3
 8001e1e:	d801      	bhi.n	8001e24 <UART_WaitOnFlagUntilTimeout+0x34>
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d1ea      	bne.n	8001dfa <UART_WaitOnFlagUntilTimeout+0xa>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e24:	6823      	ldr	r3, [r4, #0]
 8001e26:	4908      	ldr	r1, [pc, #32]	; (8001e48 <UART_WaitOnFlagUntilTimeout+0x58>)
 8001e28:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8001e2a:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e2c:	400a      	ands	r2, r1
 8001e2e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e30:	689a      	ldr	r2, [r3, #8]
 8001e32:	31a3      	adds	r1, #163	; 0xa3
 8001e34:	31ff      	adds	r1, #255	; 0xff
 8001e36:	438a      	bics	r2, r1
 8001e38:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8001e3a:	2320      	movs	r3, #32
 8001e3c:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8001e3e:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8001e40:	2300      	movs	r3, #0
 8001e42:	3470      	adds	r4, #112	; 0x70
 8001e44:	7023      	strb	r3, [r4, #0]
}
 8001e46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e48:	fffffe5f 	.word	0xfffffe5f

08001e4c <UART_CheckIdleState>:
{
 8001e4c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e4e:	2600      	movs	r6, #0
{
 8001e50:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e52:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8001e54:	f7fe fb2e 	bl	80004b4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001e58:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001e5a:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	071b      	lsls	r3, r3, #28
 8001e60:	d415      	bmi.n	8001e8e <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001e62:	6823      	ldr	r3, [r4, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	075b      	lsls	r3, r3, #29
 8001e68:	d50a      	bpl.n	8001e80 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001e6a:	2180      	movs	r1, #128	; 0x80
 8001e6c:	4b0e      	ldr	r3, [pc, #56]	; (8001ea8 <UART_CheckIdleState+0x5c>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	9300      	str	r3, [sp, #0]
 8001e72:	03c9      	lsls	r1, r1, #15
 8001e74:	002b      	movs	r3, r5
 8001e76:	0020      	movs	r0, r4
 8001e78:	f7ff ffba 	bl	8001df0 <UART_WaitOnFlagUntilTimeout>
 8001e7c:	2800      	cmp	r0, #0
 8001e7e:	d111      	bne.n	8001ea4 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8001e80:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001e82:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001e84:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8001e86:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8001e88:	3470      	adds	r4, #112	; 0x70
 8001e8a:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8001e8c:	e00b      	b.n	8001ea6 <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001e8e:	2180      	movs	r1, #128	; 0x80
 8001e90:	4b05      	ldr	r3, [pc, #20]	; (8001ea8 <UART_CheckIdleState+0x5c>)
 8001e92:	0032      	movs	r2, r6
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	0389      	lsls	r1, r1, #14
 8001e98:	0003      	movs	r3, r0
 8001e9a:	0020      	movs	r0, r4
 8001e9c:	f7ff ffa8 	bl	8001df0 <UART_WaitOnFlagUntilTimeout>
 8001ea0:	2800      	cmp	r0, #0
 8001ea2:	d0de      	beq.n	8001e62 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8001ea4:	2003      	movs	r0, #3
}
 8001ea6:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8001ea8:	01ffffff 	.word	0x01ffffff

08001eac <HAL_UART_Init>:
{
 8001eac:	b510      	push	{r4, lr}
 8001eae:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8001eb0:	d101      	bne.n	8001eb6 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8001eb2:	2001      	movs	r0, #1
}
 8001eb4:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8001eb6:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d104      	bne.n	8001ec6 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8001ebc:	0002      	movs	r2, r0
 8001ebe:	3270      	adds	r2, #112	; 0x70
 8001ec0:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8001ec2:	f001 fbed 	bl	80036a0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001ec6:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001ec8:	2101      	movs	r1, #1
 8001eca:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001ecc:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8001ece:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ed0:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8001ed2:	438b      	bics	r3, r1
 8001ed4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ed6:	f7ff fe01 	bl	8001adc <UART_SetConfig>
 8001eda:	2801      	cmp	r0, #1
 8001edc:	d0e9      	beq.n	8001eb2 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001ede:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d002      	beq.n	8001eea <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8001ee4:	0020      	movs	r0, r4
 8001ee6:	f7ff ff1b 	bl	8001d20 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001eea:	6823      	ldr	r3, [r4, #0]
 8001eec:	4907      	ldr	r1, [pc, #28]	; (8001f0c <HAL_UART_Init+0x60>)
 8001eee:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8001ef0:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ef2:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ef4:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ef6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ef8:	689a      	ldr	r2, [r3, #8]
 8001efa:	438a      	bics	r2, r1
 8001efc:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001efe:	2201      	movs	r2, #1
 8001f00:	6819      	ldr	r1, [r3, #0]
 8001f02:	430a      	orrs	r2, r1
 8001f04:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8001f06:	f7ff ffa1 	bl	8001e4c <UART_CheckIdleState>
 8001f0a:	e7d3      	b.n	8001eb4 <HAL_UART_Init+0x8>
 8001f0c:	ffffb7ff 	.word	0xffffb7ff

08001f10 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8001f10:	b510      	push	{r4, lr}
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8001f12:	287f      	cmp	r0, #127	; 0x7f
 8001f14:	d907      	bls.n	8001f26 <ff_convert+0x16>
		c = chr;

	} else {
		if (dir) {		/* OEM code to Unicode */
 8001f16:	2900      	cmp	r1, #0
 8001f18:	d006      	beq.n	8001f28 <ff_convert+0x18>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8001f1a:	28ff      	cmp	r0, #255	; 0xff
 8001f1c:	d811      	bhi.n	8001f42 <ff_convert+0x32>
 8001f1e:	3880      	subs	r0, #128	; 0x80
 8001f20:	4b09      	ldr	r3, [pc, #36]	; (8001f48 <ff_convert+0x38>)
 8001f22:	0040      	lsls	r0, r0, #1
 8001f24:	5ac0      	ldrh	r0, [r0, r3]
			c = (c + 0x80) & 0xFF;
		}
	}

	return c;
}
 8001f26:	bd10      	pop	{r4, pc}
				if (chr == Tbl[c]) break;
 8001f28:	4a07      	ldr	r2, [pc, #28]	; (8001f48 <ff_convert+0x38>)
 8001f2a:	004c      	lsls	r4, r1, #1
 8001f2c:	5b14      	ldrh	r4, [r2, r4]
 8001f2e:	b28b      	uxth	r3, r1
 8001f30:	4284      	cmp	r4, r0
 8001f32:	d003      	beq.n	8001f3c <ff_convert+0x2c>
 8001f34:	3101      	adds	r1, #1
			for (c = 0; c < 0x80; c++) {
 8001f36:	2980      	cmp	r1, #128	; 0x80
 8001f38:	d1f7      	bne.n	8001f2a <ff_convert+0x1a>
 8001f3a:	000b      	movs	r3, r1
			c = (c + 0x80) & 0xFF;
 8001f3c:	3380      	adds	r3, #128	; 0x80
 8001f3e:	b2d8      	uxtb	r0, r3
 8001f40:	e7f1      	b.n	8001f26 <ff_convert+0x16>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8001f42:	2000      	movs	r0, #0
 8001f44:	e7ef      	b.n	8001f26 <ff_convert+0x16>
 8001f46:	46c0      	nop			; (mov r8, r8)
 8001f48:	080038fe 	.word	0x080038fe

08001f4c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted */
)
{
 8001f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
									0xFF21,0xFF22,0xFF23,0xFF24,0xFF25,0xFF26,0xFF27,0xFF28,0xFF29,0xFF2A,0xFF2B,0xFF2C,0xFF2D,0xFF2E,0xFF2F,0xFF30,0xFF31,0xFF32,0xFF33,0xFF34,0xFF35,0xFF36,0xFF37,0xFF38,0xFF39,0xFF3A
	};
	UINT i, n, hi, li;


	if (chr < 0x80) {	/* ASCII characters (acceleration) */
 8001f4e:	287f      	cmp	r0, #127	; 0x7f
 8001f50:	d806      	bhi.n	8001f60 <ff_wtoupper+0x14>
		if (chr >= 0x61 && chr <= 0x7A) chr -= 0x20;
 8001f52:	0003      	movs	r3, r0
 8001f54:	3b61      	subs	r3, #97	; 0x61
 8001f56:	2b19      	cmp	r3, #25
 8001f58:	d801      	bhi.n	8001f5e <ff_wtoupper+0x12>
 8001f5a:	3820      	subs	r0, #32
 8001f5c:	b280      	uxth	r0, r0
		} while (--n);
		if (n) chr = upper[i];
	}

	return chr;
}
 8001f5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		n = 12; li = 0; hi = sizeof lower / sizeof lower[0];
 8001f60:	25f7      	movs	r5, #247	; 0xf7
 8001f62:	220c      	movs	r2, #12
 8001f64:	2100      	movs	r1, #0
			if (chr == lower[i]) break;
 8001f66:	4e0a      	ldr	r6, [pc, #40]	; (8001f90 <ff_wtoupper+0x44>)
		n = 12; li = 0; hi = sizeof lower / sizeof lower[0];
 8001f68:	006d      	lsls	r5, r5, #1
			i = li + (hi - li) / 2;
 8001f6a:	1a6b      	subs	r3, r5, r1
 8001f6c:	085b      	lsrs	r3, r3, #1
 8001f6e:	185b      	adds	r3, r3, r1
			if (chr == lower[i]) break;
 8001f70:	005c      	lsls	r4, r3, #1
 8001f72:	5ba7      	ldrh	r7, [r4, r6]
 8001f74:	4287      	cmp	r7, r0
 8001f76:	d007      	beq.n	8001f88 <ff_wtoupper+0x3c>
			if (chr > lower[i]) li = i; else hi = i;
 8001f78:	d304      	bcc.n	8001f84 <ff_wtoupper+0x38>
			i = li + (hi - li) / 2;
 8001f7a:	001d      	movs	r5, r3
 8001f7c:	3a01      	subs	r2, #1
		} while (--n);
 8001f7e:	2a00      	cmp	r2, #0
 8001f80:	d1f3      	bne.n	8001f6a <ff_wtoupper+0x1e>
 8001f82:	e7ec      	b.n	8001f5e <ff_wtoupper+0x12>
			i = li + (hi - li) / 2;
 8001f84:	0019      	movs	r1, r3
 8001f86:	e7f9      	b.n	8001f7c <ff_wtoupper+0x30>
		if (n) chr = upper[i];
 8001f88:	4b02      	ldr	r3, [pc, #8]	; (8001f94 <ff_wtoupper+0x48>)
 8001f8a:	5ae0      	ldrh	r0, [r4, r3]
	return chr;
 8001f8c:	e7e7      	b.n	8001f5e <ff_wtoupper+0x12>
 8001f8e:	46c0      	nop			; (mov r8, r8)
 8001f90:	080039fe 	.word	0x080039fe
 8001f94:	08003dda 	.word	0x08003dda

08001f98 <disk_status>:

DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
	if (SD_ff_hw.initialized)
 8001f98:	4b02      	ldr	r3, [pc, #8]	; (8001fa4 <disk_status+0xc>)
 8001f9a:	6818      	ldr	r0, [r3, #0]
 8001f9c:	4243      	negs	r3, r0
 8001f9e:	4158      	adcs	r0, r3
 8001fa0:	b2c0      	uxtb	r0, r0
		return 0;

	return STA_NOINIT;
}
 8001fa2:	4770      	bx	lr
 8001fa4:	20000230 	.word	0x20000230

08001fa8 <disk_initialize>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8001fa8:	b510      	push	{r4, lr}
	if (hwif_init(&SD_ff_hw) == 0)
 8001faa:	4803      	ldr	r0, [pc, #12]	; (8001fb8 <disk_initialize+0x10>)
 8001fac:	f000 fa60 	bl	8002470 <hwif_init>
 8001fb0:	1e43      	subs	r3, r0, #1
 8001fb2:	4198      	sbcs	r0, r3
		return 0;

	return STA_NOINIT;
}
 8001fb4:	b2c0      	uxtb	r0, r0
 8001fb6:	bd10      	pop	{r4, pc}
 8001fb8:	20000230 	.word	0x20000230

08001fbc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	/* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8001fbc:	b570      	push	{r4, r5, r6, lr}
 8001fbe:	0014      	movs	r4, r2
 8001fc0:	000d      	movs	r5, r1
 8001fc2:	189e      	adds	r6, r3, r2
	int i;

	for (i=0; i<count; i++)
 8001fc4:	42b4      	cmp	r4, r6
 8001fc6:	d101      	bne.n	8001fcc <disk_read+0x10>
		if (sd_read(&SD_ff_hw, sector+i, buff+512*i) != 0)
			return RES_ERROR;

	return RES_OK;
 8001fc8:	2000      	movs	r0, #0
}
 8001fca:	bd70      	pop	{r4, r5, r6, pc}
		if (sd_read(&SD_ff_hw, sector+i, buff+512*i) != 0)
 8001fcc:	002a      	movs	r2, r5
 8001fce:	0021      	movs	r1, r4
 8001fd0:	4805      	ldr	r0, [pc, #20]	; (8001fe8 <disk_read+0x2c>)
 8001fd2:	f000 faf3 	bl	80025bc <sd_read>
 8001fd6:	2380      	movs	r3, #128	; 0x80
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	3401      	adds	r4, #1
 8001fdc:	18ed      	adds	r5, r5, r3
 8001fde:	2800      	cmp	r0, #0
 8001fe0:	d0f0      	beq.n	8001fc4 <disk_read+0x8>
			return RES_ERROR;
 8001fe2:	2001      	movs	r0, #1
 8001fe4:	e7f1      	b.n	8001fca <disk_read+0xe>
 8001fe6:	46c0      	nop			; (mov r8, r8)
 8001fe8:	20000230 	.word	0x20000230

08001fec <crc7_one>:
	int i;
	const uint8_t g = 0x89;
	t ^= data;
	for (i=0; i<8; i++) {
		if (t & 0x80)
			t ^= g;
 8001fec:	2277      	movs	r2, #119	; 0x77
	t ^= data;
 8001fee:	2308      	movs	r3, #8
 8001ff0:	4048      	eors	r0, r1
			t ^= g;
 8001ff2:	4252      	negs	r2, r2
		if (t & 0x80)
 8001ff4:	b241      	sxtb	r1, r0
 8001ff6:	2900      	cmp	r1, #0
 8001ff8:	da01      	bge.n	8001ffe <crc7_one+0x12>
			t ^= g;
 8001ffa:	4050      	eors	r0, r2
 8001ffc:	b2c0      	uxtb	r0, r0
		t <<= 1;
 8001ffe:	0040      	lsls	r0, r0, #1
 8002000:	3b01      	subs	r3, #1
 8002002:	b2c0      	uxtb	r0, r0
	for (i=0; i<8; i++) {
 8002004:	2b00      	cmp	r3, #0
 8002006:	d1f5      	bne.n	8001ff4 <crc7_one+0x8>
	}
	return t;
}
 8002008:	4770      	bx	lr
	...

0800200c <spi_txrx>:
{
 800200c:	b510      	push	{r4, lr}
	uint8_t out = 0;
 800200e:	2417      	movs	r4, #23
 8002010:	2300      	movs	r3, #0
{
 8002012:	210f      	movs	r1, #15
 8002014:	b086      	sub	sp, #24
	uint8_t out = 0;
 8002016:	446c      	add	r4, sp
 8002018:	7023      	strb	r3, [r4, #0]
{
 800201a:	4469      	add	r1, sp
	HAL_SPI_TransmitReceive(&FAT_SD_SPI, &data, &out, sizeof(data), HAL_MAX_DELAY);
 800201c:	3b01      	subs	r3, #1
{
 800201e:	7008      	strb	r0, [r1, #0]
	HAL_SPI_TransmitReceive(&FAT_SD_SPI, &data, &out, sizeof(data), HAL_MAX_DELAY);
 8002020:	0022      	movs	r2, r4
 8002022:	9300      	str	r3, [sp, #0]
 8002024:	4803      	ldr	r0, [pc, #12]	; (8002034 <spi_txrx+0x28>)
 8002026:	3302      	adds	r3, #2
 8002028:	f7ff faec 	bl	8001604 <HAL_SPI_TransmitReceive>
	return out;
 800202c:	7820      	ldrb	r0, [r4, #0]
}
 800202e:	b006      	add	sp, #24
 8002030:	bd10      	pop	{r4, pc}
 8002032:	46c0      	nop			; (mov r8, r8)
 8002034:	20000b2c 	.word	0x20000b2c

08002038 <sd_cmd>:


/*** sd functions - on top of spi code ***/

static void sd_cmd(uint8_t cmd, uint32_t arg)
{
 8002038:	b570      	push	{r4, r5, r6, lr}
	uint8_t crc = 0;
	spi_txrx(0x40 | cmd);
 800203a:	2540      	movs	r5, #64	; 0x40
 800203c:	4305      	orrs	r5, r0
 800203e:	0028      	movs	r0, r5
{
 8002040:	000c      	movs	r4, r1
	spi_txrx(0x40 | cmd);
 8002042:	f7ff ffe3 	bl	800200c <spi_txrx>
	crc = crc7_one(crc, 0x40 | cmd);
 8002046:	0029      	movs	r1, r5
 8002048:	2000      	movs	r0, #0
 800204a:	f7ff ffcf 	bl	8001fec <crc7_one>
 800204e:	0006      	movs	r6, r0
	spi_txrx(arg >> 24);
 8002050:	0e25      	lsrs	r5, r4, #24
 8002052:	0028      	movs	r0, r5
 8002054:	f7ff ffda 	bl	800200c <spi_txrx>
	crc = crc7_one(crc, arg >> 24);
 8002058:	0029      	movs	r1, r5
 800205a:	0030      	movs	r0, r6
 800205c:	f7ff ffc6 	bl	8001fec <crc7_one>
 8002060:	0006      	movs	r6, r0
	spi_txrx(arg >> 16);
 8002062:	0c25      	lsrs	r5, r4, #16
 8002064:	b2ed      	uxtb	r5, r5
 8002066:	0028      	movs	r0, r5
 8002068:	f7ff ffd0 	bl	800200c <spi_txrx>
	crc = crc7_one(crc, arg >> 16);
 800206c:	0029      	movs	r1, r5
 800206e:	0030      	movs	r0, r6
 8002070:	f7ff ffbc 	bl	8001fec <crc7_one>
 8002074:	0006      	movs	r6, r0
	spi_txrx(arg >> 8);
 8002076:	0a25      	lsrs	r5, r4, #8
 8002078:	b2ed      	uxtb	r5, r5
 800207a:	0028      	movs	r0, r5
 800207c:	f7ff ffc6 	bl	800200c <spi_txrx>
	crc = crc7_one(crc, arg >> 8);
 8002080:	0029      	movs	r1, r5
 8002082:	0030      	movs	r0, r6
 8002084:	f7ff ffb2 	bl	8001fec <crc7_one>
 8002088:	0005      	movs	r5, r0
	spi_txrx(arg);
 800208a:	b2e4      	uxtb	r4, r4
 800208c:	0020      	movs	r0, r4
 800208e:	f7ff ffbd 	bl	800200c <spi_txrx>
	crc = crc7_one(crc, arg);
 8002092:	0021      	movs	r1, r4
 8002094:	0028      	movs	r0, r5
 8002096:	f7ff ffa9 	bl	8001fec <crc7_one>
 800209a:	0003      	movs	r3, r0
	//spi_txrx(0x95);
	spi_txrx(crc | 0x1);	/* crc7, for cmd0 */
 800209c:	2001      	movs	r0, #1
 800209e:	4318      	orrs	r0, r3
 80020a0:	b2c0      	uxtb	r0, r0
 80020a2:	f7ff ffb3 	bl	800200c <spi_txrx>
}
 80020a6:	bd70      	pop	{r4, r5, r6, pc}

080020a8 <sd_get_r1>:

static uint8_t sd_get_r1()
{
 80020a8:	b510      	push	{r4, lr}
	int tries = 1000;
	uint8_t r;

	while (tries--) {
 80020aa:	4c05      	ldr	r4, [pc, #20]	; (80020c0 <sd_get_r1+0x18>)
 80020ac:	3c01      	subs	r4, #1
		r = spi_txrx(0xff);
 80020ae:	20ff      	movs	r0, #255	; 0xff
	while (tries--) {
 80020b0:	2c00      	cmp	r4, #0
 80020b2:	d003      	beq.n	80020bc <sd_get_r1+0x14>
		r = spi_txrx(0xff);
 80020b4:	f7ff ffaa 	bl	800200c <spi_txrx>
		if ((r & 0x80) == 0)
 80020b8:	0603      	lsls	r3, r0, #24
 80020ba:	d4f7      	bmi.n	80020ac <sd_get_r1+0x4>
			return r;
	}
	return 0xff;
}
 80020bc:	bd10      	pop	{r4, pc}
 80020be:	46c0      	nop			; (mov r8, r8)
 80020c0:	000003e9 	.word	0x000003e9

080020c4 <sd_nec>:


/* Nec (=Ncr? which is limited to [0,8]) dummy bytes before lowering CS,
 * as described in sandisk doc, 5.4. */
static void sd_nec()
{
 80020c4:	b510      	push	{r4, lr}
 80020c6:	2408      	movs	r4, #8
	int i;
	for (i=0; i<8; i++)
		spi_txrx(0xff);
 80020c8:	20ff      	movs	r0, #255	; 0xff
 80020ca:	3c01      	subs	r4, #1
 80020cc:	f7ff ff9e 	bl	800200c <spi_txrx>
	for (i=0; i<8; i++)
 80020d0:	2c00      	cmp	r4, #0
 80020d2:	d1f9      	bne.n	80020c8 <sd_nec+0x4>
}
 80020d4:	bd10      	pop	{r4, pc}

080020d6 <sd_get_r7>:
{
 80020d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020d8:	0006      	movs	r6, r0
	r = sd_get_r1();
 80020da:	f7ff ffe5 	bl	80020a8 <sd_get_r1>
 80020de:	0005      	movs	r5, r0
	if (r != 0x01)
 80020e0:	2801      	cmp	r0, #1
 80020e2:	d113      	bne.n	800210c <sd_get_r7+0x36>
	r = spi_txrx(0xff) << 24;
 80020e4:	20ff      	movs	r0, #255	; 0xff
 80020e6:	f7ff ff91 	bl	800200c <spi_txrx>
 80020ea:	0604      	lsls	r4, r0, #24
	r |= spi_txrx(0xff) << 16;
 80020ec:	20ff      	movs	r0, #255	; 0xff
 80020ee:	f7ff ff8d 	bl	800200c <spi_txrx>
 80020f2:	0407      	lsls	r7, r0, #16
	r |= spi_txrx(0xff) << 8;
 80020f4:	20ff      	movs	r0, #255	; 0xff
 80020f6:	f7ff ff89 	bl	800200c <spi_txrx>
	r |= spi_txrx(0xff) << 16;
 80020fa:	4327      	orrs	r7, r4
	r |= spi_txrx(0xff) << 8;
 80020fc:	0004      	movs	r4, r0
	r |= spi_txrx(0xff);
 80020fe:	20ff      	movs	r0, #255	; 0xff
 8002100:	f7ff ff84 	bl	800200c <spi_txrx>
	r |= spi_txrx(0xff) << 8;
 8002104:	0224      	lsls	r4, r4, #8
 8002106:	4307      	orrs	r7, r0
	r |= spi_txrx(0xff);
 8002108:	433c      	orrs	r4, r7
	*r7 = r;
 800210a:	6034      	str	r4, [r6, #0]
}
 800210c:	0028      	movs	r0, r5
 800210e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002110 <sd_read_status.isra.2>:

static int sd_read_status(hwif *hw)
{
	uint16_t r2;

	spi_cs_low();
 8002110:	20a0      	movs	r0, #160	; 0xa0
static int sd_read_status(hwif *hw)
 8002112:	b570      	push	{r4, r5, r6, lr}
	spi_cs_low();
 8002114:	2200      	movs	r2, #0
 8002116:	2110      	movs	r1, #16
 8002118:	05c0      	lsls	r0, r0, #23
 800211a:	f7fe fbc9 	bl	80008b0 <HAL_GPIO_WritePin>
	sd_cmd(13, 0);
 800211e:	2100      	movs	r1, #0
 8002120:	200d      	movs	r0, #13
 8002122:	f7ff ff89 	bl	8002038 <sd_cmd>
 8002126:	4d0b      	ldr	r5, [pc, #44]	; (8002154 <sd_read_status.isra.2+0x44>)
 8002128:	3d01      	subs	r5, #1
	while (tries--) {
 800212a:	2d00      	cmp	r5, #0
 800212c:	d109      	bne.n	8002142 <sd_read_status.isra.2+0x32>
	r2 = sd_get_r2();
	sd_nec();
 800212e:	f7ff ffc9 	bl	80020c4 <sd_nec>
	spi_cs_high();
 8002132:	20a0      	movs	r0, #160	; 0xa0
 8002134:	2201      	movs	r2, #1
 8002136:	2110      	movs	r1, #16
 8002138:	05c0      	lsls	r0, r0, #23
 800213a:	f7fe fbb9 	bl	80008b0 <HAL_GPIO_WritePin>
	if (r2 & 0x8000)
		return -1;
	if (r2)

	return 0;
}
 800213e:	2000      	movs	r0, #0
 8002140:	bd70      	pop	{r4, r5, r6, pc}
		r = spi_txrx(0xff);
 8002142:	20ff      	movs	r0, #255	; 0xff
 8002144:	f7ff ff62 	bl	800200c <spi_txrx>
		if ((r & 0x80) == 0)
 8002148:	0603      	lsls	r3, r0, #24
 800214a:	d4ed      	bmi.n	8002128 <sd_read_status.isra.2+0x18>
	r = r<<8 | spi_txrx(0xff);
 800214c:	20ff      	movs	r0, #255	; 0xff
 800214e:	f7ff ff5d 	bl	800200c <spi_txrx>
 8002152:	e7ec      	b.n	800212e <sd_read_status.isra.2+0x1e>
 8002154:	000003e9 	.word	0x000003e9

08002158 <sd_get_data.isra.3>:

/* 0xfe marks data start, then len bytes of data and crc16 */
static int sd_get_data(hwif *hw, uint8_t *buf, int len)
 8002158:	b570      	push	{r4, r5, r6, lr}
 800215a:	0006      	movs	r6, r0
 800215c:	000c      	movs	r4, r1
 800215e:	4d0c      	ldr	r5, [pc, #48]	; (8002190 <sd_get_data.isra.3+0x38>)
 8002160:	3d01      	subs	r5, #1
	uint8_t r;
	uint16_t _crc16;
	uint16_t calc_crc;
	int i;

	while (tries--) {
 8002162:	2d00      	cmp	r5, #0
 8002164:	d102      	bne.n	800216c <sd_get_data.isra.3+0x14>
		r = spi_txrx(0xff);
		if (r == 0xfe)
			break;
	}
	if (tries < 0)
		return -1;
 8002166:	2001      	movs	r0, #1
 8002168:	4240      	negs	r0, r0
	//if (_crc16 != calc_crc) {
	//	return -1;
	//}

	return 0;
}
 800216a:	bd70      	pop	{r4, r5, r6, pc}
		r = spi_txrx(0xff);
 800216c:	20ff      	movs	r0, #255	; 0xff
 800216e:	f7ff ff4d 	bl	800200c <spi_txrx>
		if (r == 0xfe)
 8002172:	28fe      	cmp	r0, #254	; 0xfe
 8002174:	d1f4      	bne.n	8002160 <sd_get_data.isra.3+0x8>
	dma_complete = 0;
 8002176:	2300      	movs	r3, #0
 8002178:	4d06      	ldr	r5, [pc, #24]	; (8002194 <sd_get_data.isra.3+0x3c>)
	HAL_SPI_Receive_DMA(&FAT_SD_SPI, buf, len);
 800217a:	b2a2      	uxth	r2, r4
 800217c:	0031      	movs	r1, r6
 800217e:	4806      	ldr	r0, [pc, #24]	; (8002198 <sd_get_data.isra.3+0x40>)
	dma_complete = 0;
 8002180:	702b      	strb	r3, [r5, #0]
	HAL_SPI_Receive_DMA(&FAT_SD_SPI, buf, len);
 8002182:	f7ff fbbf 	bl	8001904 <HAL_SPI_Receive_DMA>
	while (dma_complete == 0);
 8002186:	782b      	ldrb	r3, [r5, #0]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d0fc      	beq.n	8002186 <sd_get_data.isra.3+0x2e>
 800218c:	2000      	movs	r0, #0
 800218e:	e7ec      	b.n	800216a <sd_get_data.isra.3+0x12>
 8002190:	00004e21 	.word	0x00004e21
 8002194:	20000020 	.word	0x20000020
 8002198:	20000b2c 	.word	0x20000b2c

0800219c <sd_readsector.isra.6>:

	return 0;
}


static int sd_readsector(hwif *hw, uint32_t address, uint8_t *buf)
 800219c:	b570      	push	{r4, r5, r6, lr}
 800219e:	0005      	movs	r5, r0
{
	int r;

	spi_cs_low();
 80021a0:	20a0      	movs	r0, #160	; 0xa0
static int sd_readsector(hwif *hw, uint32_t address, uint8_t *buf)
 80021a2:	000c      	movs	r4, r1
 80021a4:	0016      	movs	r6, r2
	spi_cs_low();
 80021a6:	2110      	movs	r1, #16
 80021a8:	2200      	movs	r2, #0
 80021aa:	05c0      	lsls	r0, r0, #23
 80021ac:	f7fe fb80 	bl	80008b0 <HAL_GPIO_WritePin>
	if (hw->capabilities & CAP_SDHC)
 80021b0:	682b      	ldr	r3, [r5, #0]
		sd_cmd(17, address); /* read single block */
 80021b2:	0021      	movs	r1, r4
	if (hw->capabilities & CAP_SDHC)
 80021b4:	079b      	lsls	r3, r3, #30
 80021b6:	d400      	bmi.n	80021ba <sd_readsector.isra.6+0x1e>
	else
		sd_cmd(17, address*512); /* read single block */
 80021b8:	0261      	lsls	r1, r4, #9
 80021ba:	2011      	movs	r0, #17
 80021bc:	f7ff ff3c 	bl	8002038 <sd_cmd>

	r = sd_get_r1();
 80021c0:	f7ff ff72 	bl	80020a8 <sd_get_r1>
	if (r == 0xff) {
 80021c4:	28ff      	cmp	r0, #255	; 0xff
 80021c6:	d108      	bne.n	80021da <sd_readsector.isra.6+0x3e>
		spi_cs_high();
 80021c8:	20a0      	movs	r0, #160	; 0xa0
 80021ca:	2201      	movs	r2, #1
 80021cc:	05c0      	lsls	r0, r0, #23
 80021ce:	2110      	movs	r1, #16
 80021d0:	f7fe fb6e 	bl	80008b0 <HAL_GPIO_WritePin>
		r = -1;
 80021d4:	2001      	movs	r0, #1

	r = sd_get_data(hw, buf, 512);
	sd_nec();
	spi_cs_high();
	if (r == -1) {
		r = -3;
 80021d6:	4240      	negs	r0, r0
	}

	return 0;
 fail:
	return r;
}
 80021d8:	bd70      	pop	{r4, r5, r6, pc}
	if (r & 0xfe) {
 80021da:	2501      	movs	r5, #1
 80021dc:	43a8      	bics	r0, r5
 80021de:	b2c4      	uxtb	r4, r0
 80021e0:	2c00      	cmp	r4, #0
 80021e2:	d007      	beq.n	80021f4 <sd_readsector.isra.6+0x58>
		spi_cs_high();
 80021e4:	20a0      	movs	r0, #160	; 0xa0
 80021e6:	002a      	movs	r2, r5
 80021e8:	05c0      	lsls	r0, r0, #23
 80021ea:	2110      	movs	r1, #16
 80021ec:	f7fe fb60 	bl	80008b0 <HAL_GPIO_WritePin>
		r = -2;
 80021f0:	2002      	movs	r0, #2
 80021f2:	e7f0      	b.n	80021d6 <sd_readsector.isra.6+0x3a>
	r = sd_get_data(hw, buf, 512);
 80021f4:	2180      	movs	r1, #128	; 0x80
 80021f6:	0030      	movs	r0, r6
 80021f8:	0089      	lsls	r1, r1, #2
 80021fa:	f7ff ffad 	bl	8002158 <sd_get_data.isra.3>
 80021fe:	0006      	movs	r6, r0
	sd_nec();
 8002200:	f7ff ff60 	bl	80020c4 <sd_nec>
	spi_cs_high();
 8002204:	20a0      	movs	r0, #160	; 0xa0
 8002206:	002a      	movs	r2, r5
 8002208:	05c0      	lsls	r0, r0, #23
 800220a:	2110      	movs	r1, #16
 800220c:	f7fe fb50 	bl	80008b0 <HAL_GPIO_WritePin>
	return 0;
 8002210:	0020      	movs	r0, r4
	if (r == -1) {
 8002212:	1c73      	adds	r3, r6, #1
 8002214:	d1e0      	bne.n	80021d8 <sd_readsector.isra.6+0x3c>
		r = -3;
 8002216:	2003      	movs	r0, #3
 8002218:	e7dd      	b.n	80021d6 <sd_readsector.isra.6+0x3a>
	...

0800221c <sd_init.isra.1>:
	hw->capabilities = 0;
 800221c:	2300      	movs	r3, #0
static int sd_init(hwif *hw)
 800221e:	b5f0      	push	{r4, r5, r6, r7, lr}
	hw->capabilities = 0;
 8002220:	6003      	str	r3, [r0, #0]
static int sd_init(hwif *hw)
 8002222:	0004      	movs	r4, r0
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 8002224:	4890      	ldr	r0, [pc, #576]	; (8002468 <sd_init.isra.1+0x24c>)
 8002226:	3328      	adds	r3, #40	; 0x28
static int sd_init(hwif *hw)
 8002228:	b085      	sub	sp, #20
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 800222a:	61c3      	str	r3, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 800222c:	f7ff f9aa 	bl	8001584 <HAL_SPI_Init>
	spi_cs_high();
 8002230:	20a0      	movs	r0, #160	; 0xa0
 8002232:	2201      	movs	r2, #1
 8002234:	2110      	movs	r1, #16
 8002236:	05c0      	lsls	r0, r0, #23
 8002238:	f7fe fb3a 	bl	80008b0 <HAL_GPIO_WritePin>
 800223c:	250a      	movs	r5, #10
		spi_txrx(0xff);
 800223e:	20ff      	movs	r0, #255	; 0xff
 8002240:	3d01      	subs	r5, #1
 8002242:	f7ff fee3 	bl	800200c <spi_txrx>
	for (i=0; i<10; i++)
 8002246:	2d00      	cmp	r5, #0
 8002248:	d1f9      	bne.n	800223e <sd_init.isra.1+0x22>
	spi_cs_low();
 800224a:	20a0      	movs	r0, #160	; 0xa0
 800224c:	002a      	movs	r2, r5
 800224e:	2110      	movs	r1, #16
 8002250:	05c0      	lsls	r0, r0, #23
 8002252:	f7fe fb2d 	bl	80008b0 <HAL_GPIO_WritePin>
	sd_cmd(0, 0);
 8002256:	0029      	movs	r1, r5
 8002258:	0028      	movs	r0, r5
 800225a:	f7ff feed 	bl	8002038 <sd_cmd>
	r = sd_get_r1();
 800225e:	f7ff ff23 	bl	80020a8 <sd_get_r1>
 8002262:	0006      	movs	r6, r0
	sd_nec();
 8002264:	f7ff ff2e 	bl	80020c4 <sd_nec>
	spi_cs_high();
 8002268:	20a0      	movs	r0, #160	; 0xa0
 800226a:	2201      	movs	r2, #1
 800226c:	2110      	movs	r1, #16
 800226e:	05c0      	lsls	r0, r0, #23
 8002270:	f7fe fb1e 	bl	80008b0 <HAL_GPIO_WritePin>
	if (r == 0xff)
 8002274:	2eff      	cmp	r6, #255	; 0xff
 8002276:	d104      	bne.n	8002282 <sd_init.isra.1+0x66>
	return -1;
 8002278:	2501      	movs	r5, #1
	return -2;
 800227a:	426d      	negs	r5, r5
}
 800227c:	0028      	movs	r0, r5
 800227e:	b005      	add	sp, #20
 8002280:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (r != 0x01) {
 8002282:	2e01      	cmp	r6, #1
 8002284:	d001      	beq.n	800228a <sd_init.isra.1+0x6e>
	return -2;
 8002286:	2502      	movs	r5, #2
 8002288:	e7f7      	b.n	800227a <sd_init.isra.1+0x5e>
	spi_cs_low();
 800228a:	20a0      	movs	r0, #160	; 0xa0
 800228c:	002a      	movs	r2, r5
 800228e:	2110      	movs	r1, #16
 8002290:	05c0      	lsls	r0, r0, #23
 8002292:	f7fe fb0d 	bl	80008b0 <HAL_GPIO_WritePin>
	sd_cmd(8, 0x1aa /* VHS = 1 */);
 8002296:	21d5      	movs	r1, #213	; 0xd5
 8002298:	2008      	movs	r0, #8
 800229a:	0049      	lsls	r1, r1, #1
 800229c:	f7ff fecc 	bl	8002038 <sd_cmd>
	r = sd_get_r7(&r7);
 80022a0:	a802      	add	r0, sp, #8
 80022a2:	f7ff ff18 	bl	80020d6 <sd_get_r7>
 80022a6:	0005      	movs	r5, r0
	sd_nec();
 80022a8:	f7ff ff0c 	bl	80020c4 <sd_nec>
	spi_cs_high();
 80022ac:	20a0      	movs	r0, #160	; 0xa0
 80022ae:	0032      	movs	r2, r6
 80022b0:	2110      	movs	r1, #16
 80022b2:	05c0      	lsls	r0, r0, #23
 80022b4:	f7fe fafc 	bl	80008b0 <HAL_GPIO_WritePin>
	hw->capabilities |= CAP_VER2_00;
 80022b8:	0032      	movs	r2, r6
 80022ba:	6823      	ldr	r3, [r4, #0]
 80022bc:	431a      	orrs	r2, r3
 80022be:	6022      	str	r2, [r4, #0]
	if (r == 0xff)
 80022c0:	2dff      	cmp	r5, #255	; 0xff
 80022c2:	d0d9      	beq.n	8002278 <sd_init.isra.1+0x5c>
	if (r == 0x01)
 80022c4:	2d01      	cmp	r5, #1
 80022c6:	d003      	beq.n	80022d0 <sd_init.isra.1+0xb4>
	else if (r & 0x4) {
 80022c8:	076a      	lsls	r2, r5, #29
 80022ca:	d5dc      	bpl.n	8002286 <sd_init.isra.1+0x6a>
		hw->capabilities &= ~CAP_VER2_00;
 80022cc:	43b3      	bics	r3, r6
 80022ce:	6023      	str	r3, [r4, #0]
	spi_cs_low();
 80022d0:	20a0      	movs	r0, #160	; 0xa0
 80022d2:	2200      	movs	r2, #0
 80022d4:	2110      	movs	r1, #16
 80022d6:	05c0      	lsls	r0, r0, #23
 80022d8:	f7fe faea 	bl	80008b0 <HAL_GPIO_WritePin>
	sd_cmd(58, 0);
 80022dc:	2100      	movs	r1, #0
 80022de:	203a      	movs	r0, #58	; 0x3a
 80022e0:	f7ff feaa 	bl	8002038 <sd_cmd>
	r = sd_get_r3(&r3);
 80022e4:	a803      	add	r0, sp, #12
 80022e6:	f7ff fef6 	bl	80020d6 <sd_get_r7>
 80022ea:	0005      	movs	r5, r0
	sd_nec();
 80022ec:	f7ff feea 	bl	80020c4 <sd_nec>
	spi_cs_high();
 80022f0:	20a0      	movs	r0, #160	; 0xa0
 80022f2:	2201      	movs	r2, #1
 80022f4:	2110      	movs	r1, #16
 80022f6:	05c0      	lsls	r0, r0, #23
 80022f8:	f7fe fada 	bl	80008b0 <HAL_GPIO_WritePin>
	if (r == 0xff)
 80022fc:	2dff      	cmp	r5, #255	; 0xff
 80022fe:	d0bb      	beq.n	8002278 <sd_init.isra.1+0x5c>
	if (r != 0x01 && !(r & 0x4)) { /* allow it to not be implemented - old cards */
 8002300:	2d01      	cmp	r5, #1
 8002302:	d001      	beq.n	8002308 <sd_init.isra.1+0xec>
 8002304:	076b      	lsls	r3, r5, #29
 8002306:	d5be      	bpl.n	8002286 <sd_init.isra.1+0x6a>
	uint32_t hcs = 0;
 8002308:	2301      	movs	r3, #1
		spi_cs_low();
 800230a:	27a0      	movs	r7, #160	; 0xa0
	uint32_t hcs = 0;
 800230c:	6822      	ldr	r2, [r4, #0]
		spi_cs_low();
 800230e:	05ff      	lsls	r7, r7, #23
	uint32_t hcs = 0;
 8002310:	4013      	ands	r3, r2
 8002312:	079b      	lsls	r3, r3, #30
 8002314:	9301      	str	r3, [sp, #4]
		hcs = 1<<30;
 8002316:	4b55      	ldr	r3, [pc, #340]	; (800246c <sd_init.isra.1+0x250>)
 8002318:	9300      	str	r3, [sp, #0]
		spi_cs_low();
 800231a:	2200      	movs	r2, #0
 800231c:	2110      	movs	r1, #16
 800231e:	0038      	movs	r0, r7
 8002320:	f7fe fac6 	bl	80008b0 <HAL_GPIO_WritePin>
		sd_cmd(55, 0);
 8002324:	2100      	movs	r1, #0
 8002326:	2037      	movs	r0, #55	; 0x37
 8002328:	f7ff fe86 	bl	8002038 <sd_cmd>
		r = sd_get_r1();
 800232c:	f7ff febc 	bl	80020a8 <sd_get_r1>
 8002330:	0005      	movs	r5, r0
		sd_nec();
 8002332:	f7ff fec7 	bl	80020c4 <sd_nec>
		spi_cs_high();
 8002336:	2201      	movs	r2, #1
 8002338:	2110      	movs	r1, #16
 800233a:	0038      	movs	r0, r7
 800233c:	f7fe fab8 	bl	80008b0 <HAL_GPIO_WritePin>
		if (r == 0xff)
 8002340:	2dff      	cmp	r5, #255	; 0xff
 8002342:	d099      	beq.n	8002278 <sd_init.isra.1+0x5c>
		if (r & 0xfe) {
 8002344:	2601      	movs	r6, #1
 8002346:	43b5      	bics	r5, r6
 8002348:	b2ea      	uxtb	r2, r5
 800234a:	2a00      	cmp	r2, #0
 800234c:	d19b      	bne.n	8002286 <sd_init.isra.1+0x6a>
		spi_cs_low();
 800234e:	2110      	movs	r1, #16
 8002350:	0038      	movs	r0, r7
 8002352:	f7fe faad 	bl	80008b0 <HAL_GPIO_WritePin>
		sd_cmd(41, hcs);
 8002356:	9901      	ldr	r1, [sp, #4]
 8002358:	2029      	movs	r0, #41	; 0x29
 800235a:	f7ff fe6d 	bl	8002038 <sd_cmd>
		r = sd_get_r1();
 800235e:	f7ff fea3 	bl	80020a8 <sd_get_r1>
 8002362:	0005      	movs	r5, r0
		sd_nec();
 8002364:	f7ff feae 	bl	80020c4 <sd_nec>
		spi_cs_high();
 8002368:	0032      	movs	r2, r6
 800236a:	2110      	movs	r1, #16
 800236c:	0038      	movs	r0, r7
 800236e:	f7fe fa9f 	bl	80008b0 <HAL_GPIO_WritePin>
		if (r == 0xff)
 8002372:	2dff      	cmp	r5, #255	; 0xff
 8002374:	d100      	bne.n	8002378 <sd_init.isra.1+0x15c>
 8002376:	e77f      	b.n	8002278 <sd_init.isra.1+0x5c>
		if (r & 0xfe) {
 8002378:	002b      	movs	r3, r5
 800237a:	43b3      	bics	r3, r6
 800237c:	b2db      	uxtb	r3, r3
 800237e:	2b00      	cmp	r3, #0
 8002380:	d181      	bne.n	8002286 <sd_init.isra.1+0x6a>
	} while (r != 0 && tries--);
 8002382:	2d00      	cmp	r5, #0
 8002384:	d021      	beq.n	80023ca <sd_init.isra.1+0x1ae>
 8002386:	9b00      	ldr	r3, [sp, #0]
 8002388:	3b01      	subs	r3, #1
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d1c4      	bne.n	800231a <sd_init.isra.1+0xfe>
 8002390:	e779      	b.n	8002286 <sd_init.isra.1+0x6a>
		spi_cs_low();
 8002392:	20a0      	movs	r0, #160	; 0xa0
 8002394:	2110      	movs	r1, #16
 8002396:	05c0      	lsls	r0, r0, #23
 8002398:	f7fe fa8a 	bl	80008b0 <HAL_GPIO_WritePin>
		sd_cmd(16, 512);
 800239c:	2180      	movs	r1, #128	; 0x80
 800239e:	2010      	movs	r0, #16
 80023a0:	0089      	lsls	r1, r1, #2
 80023a2:	f7ff fe49 	bl	8002038 <sd_cmd>
		r = sd_get_r1();
 80023a6:	f7ff fe7f 	bl	80020a8 <sd_get_r1>
 80023aa:	0004      	movs	r4, r0
		sd_nec();
 80023ac:	f7ff fe8a 	bl	80020c4 <sd_nec>
		spi_cs_high();
 80023b0:	20a0      	movs	r0, #160	; 0xa0
 80023b2:	2201      	movs	r2, #1
 80023b4:	2110      	movs	r1, #16
 80023b6:	05c0      	lsls	r0, r0, #23
 80023b8:	f7fe fa7a 	bl	80008b0 <HAL_GPIO_WritePin>
		if (r == 0xff)
 80023bc:	2cff      	cmp	r4, #255	; 0xff
 80023be:	d100      	bne.n	80023c2 <sd_init.isra.1+0x1a6>
 80023c0:	e75a      	b.n	8002278 <sd_init.isra.1+0x5c>
		if (r & 0xfe) {
 80023c2:	23fe      	movs	r3, #254	; 0xfe
 80023c4:	421c      	tst	r4, r3
 80023c6:	d02d      	beq.n	8002424 <sd_init.isra.1+0x208>
 80023c8:	e75d      	b.n	8002286 <sd_init.isra.1+0x6a>
	if (hw->capabilities & CAP_VER2_00) {
 80023ca:	6823      	ldr	r3, [r4, #0]
 80023cc:	4233      	tst	r3, r6
 80023ce:	d025      	beq.n	800241c <sd_init.isra.1+0x200>
		spi_cs_low();
 80023d0:	20a0      	movs	r0, #160	; 0xa0
 80023d2:	002a      	movs	r2, r5
 80023d4:	2110      	movs	r1, #16
 80023d6:	05c0      	lsls	r0, r0, #23
 80023d8:	f7fe fa6a 	bl	80008b0 <HAL_GPIO_WritePin>
		sd_cmd(58, 0);
 80023dc:	0029      	movs	r1, r5
 80023de:	203a      	movs	r0, #58	; 0x3a
 80023e0:	f7ff fe2a 	bl	8002038 <sd_cmd>
		r = sd_get_r3(&r3);
 80023e4:	a803      	add	r0, sp, #12
 80023e6:	f7ff fe76 	bl	80020d6 <sd_get_r7>
 80023ea:	0007      	movs	r7, r0
		sd_nec();
 80023ec:	f7ff fe6a 	bl	80020c4 <sd_nec>
		spi_cs_high();
 80023f0:	20a0      	movs	r0, #160	; 0xa0
 80023f2:	0032      	movs	r2, r6
 80023f4:	2110      	movs	r1, #16
 80023f6:	05c0      	lsls	r0, r0, #23
 80023f8:	f7fe fa5a 	bl	80008b0 <HAL_GPIO_WritePin>
		if (r == 0xff)
 80023fc:	2fff      	cmp	r7, #255	; 0xff
 80023fe:	d100      	bne.n	8002402 <sd_init.isra.1+0x1e6>
 8002400:	e73a      	b.n	8002278 <sd_init.isra.1+0x5c>
		if (r & 0xfe) {
 8002402:	43b7      	bics	r7, r6
 8002404:	b2ff      	uxtb	r7, r7
 8002406:	2f00      	cmp	r7, #0
 8002408:	d000      	beq.n	800240c <sd_init.isra.1+0x1f0>
 800240a:	e73c      	b.n	8002286 <sd_init.isra.1+0x6a>
			if (r3>>30 & 1) {
 800240c:	9b03      	ldr	r3, [sp, #12]
 800240e:	0f9b      	lsrs	r3, r3, #30
 8002410:	4233      	tst	r3, r6
 8002412:	d003      	beq.n	800241c <sd_init.isra.1+0x200>
				hw->capabilities |= CAP_SDHC;
 8002414:	2302      	movs	r3, #2
 8002416:	6822      	ldr	r2, [r4, #0]
 8002418:	4313      	orrs	r3, r2
 800241a:	6023      	str	r3, [r4, #0]
	if ((hw->capabilities & CAP_SDHC) == 0) {
 800241c:	2302      	movs	r3, #2
 800241e:	6822      	ldr	r2, [r4, #0]
 8002420:	401a      	ands	r2, r3
 8002422:	d0b6      	beq.n	8002392 <sd_init.isra.1+0x176>
	spi_cs_low();
 8002424:	20a0      	movs	r0, #160	; 0xa0
 8002426:	2200      	movs	r2, #0
 8002428:	2110      	movs	r1, #16
 800242a:	05c0      	lsls	r0, r0, #23
 800242c:	f7fe fa40 	bl	80008b0 <HAL_GPIO_WritePin>
	sd_cmd(59, 0);
 8002430:	2100      	movs	r1, #0
 8002432:	203b      	movs	r0, #59	; 0x3b
 8002434:	f7ff fe00 	bl	8002038 <sd_cmd>
	r = sd_get_r1();
 8002438:	f7ff fe36 	bl	80020a8 <sd_get_r1>
 800243c:	0004      	movs	r4, r0
	sd_nec();
 800243e:	f7ff fe41 	bl	80020c4 <sd_nec>
	spi_cs_high();
 8002442:	20a0      	movs	r0, #160	; 0xa0
 8002444:	2201      	movs	r2, #1
 8002446:	2110      	movs	r1, #16
 8002448:	05c0      	lsls	r0, r0, #23
 800244a:	f7fe fa31 	bl	80008b0 <HAL_GPIO_WritePin>
	if (r == 0xff)
 800244e:	2cff      	cmp	r4, #255	; 0xff
 8002450:	d100      	bne.n	8002454 <sd_init.isra.1+0x238>
 8002452:	e711      	b.n	8002278 <sd_init.isra.1+0x5c>
	if (r & 0xfe) {
 8002454:	23fe      	movs	r3, #254	; 0xfe
 8002456:	421c      	tst	r4, r3
 8002458:	d000      	beq.n	800245c <sd_init.isra.1+0x240>
 800245a:	e714      	b.n	8002286 <sd_init.isra.1+0x6a>
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 800245c:	4802      	ldr	r0, [pc, #8]	; (8002468 <sd_init.isra.1+0x24c>)
 800245e:	3bee      	subs	r3, #238	; 0xee
 8002460:	61c3      	str	r3, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 8002462:	f7ff f88f 	bl	8001584 <HAL_SPI_Init>
 8002466:	e709      	b.n	800227c <sd_init.isra.1+0x60>
 8002468:	20000b2c 	.word	0x20000b2c
 800246c:	000003e9 	.word	0x000003e9

08002470 <hwif_init>:


/*** public API - on top of sd/spi code ***/

int hwif_init(hwif* hw)
{
 8002470:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int tries = 10;

	if (hw->initialized)
		return 0;
 8002472:	2500      	movs	r5, #0
	if (hw->initialized)
 8002474:	6803      	ldr	r3, [r0, #0]
{
 8002476:	0004      	movs	r4, r0
	if (hw->initialized)
 8002478:	42ab      	cmp	r3, r5
 800247a:	d10a      	bne.n	8002492 <hwif_init+0x22>
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 800247c:	2328      	movs	r3, #40	; 0x28
 800247e:	484e      	ldr	r0, [pc, #312]	; (80025b8 <hwif_init+0x148>)
	HAL_SPI_Init(&FAT_SD_SPI);
 8002480:	260b      	movs	r6, #11
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 8002482:	61c3      	str	r3, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 8002484:	f7ff f87e 	bl	8001584 <HAL_SPI_Init>
 8002488:	3e01      	subs	r6, #1

	spi_init();

	while (tries--) {
 800248a:	2e00      	cmp	r6, #0
 800248c:	d104      	bne.n	8002498 <hwif_init+0x28>
	/* read status register */
	sd_read_status(hw);

	sd_read_cid(hw);
	if (sd_read_csd(hw) != 0)
		return -1;
 800248e:	2501      	movs	r5, #1
 8002490:	426d      	negs	r5, r5

	hw->initialized = 1;
	return 0;
}
 8002492:	0028      	movs	r0, r5
 8002494:	b004      	add	sp, #16
 8002496:	bd70      	pop	{r4, r5, r6, pc}
		if (sd_init(hw) == 0)
 8002498:	0020      	movs	r0, r4
 800249a:	300c      	adds	r0, #12
 800249c:	f7ff febe 	bl	800221c <sd_init.isra.1>
 80024a0:	1e05      	subs	r5, r0, #0
 80024a2:	d1f1      	bne.n	8002488 <hwif_init+0x18>
	sd_read_status(hw);
 80024a4:	f7ff fe34 	bl	8002110 <sd_read_status.isra.2>
	spi_cs_low();
 80024a8:	20a0      	movs	r0, #160	; 0xa0
 80024aa:	002a      	movs	r2, r5
 80024ac:	2110      	movs	r1, #16
 80024ae:	05c0      	lsls	r0, r0, #23
 80024b0:	f7fe f9fe 	bl	80008b0 <HAL_GPIO_WritePin>
	sd_cmd(10, 0);
 80024b4:	0029      	movs	r1, r5
 80024b6:	200a      	movs	r0, #10
 80024b8:	f7ff fdbe 	bl	8002038 <sd_cmd>
	r = sd_get_r1();
 80024bc:	f7ff fdf4 	bl	80020a8 <sd_get_r1>
	if (r == 0xff) {
 80024c0:	28ff      	cmp	r0, #255	; 0xff
 80024c2:	d11a      	bne.n	80024fa <hwif_init+0x8a>
		spi_cs_high();
 80024c4:	2201      	movs	r2, #1
	spi_cs_high();
 80024c6:	20a0      	movs	r0, #160	; 0xa0
 80024c8:	2110      	movs	r1, #16
 80024ca:	05c0      	lsls	r0, r0, #23
 80024cc:	f7fe f9f0 	bl	80008b0 <HAL_GPIO_WritePin>
	spi_cs_low();
 80024d0:	20a0      	movs	r0, #160	; 0xa0
 80024d2:	2200      	movs	r2, #0
 80024d4:	2110      	movs	r1, #16
 80024d6:	05c0      	lsls	r0, r0, #23
 80024d8:	f7fe f9ea 	bl	80008b0 <HAL_GPIO_WritePin>
	sd_cmd(9, 0);
 80024dc:	2100      	movs	r1, #0
 80024de:	2009      	movs	r0, #9
 80024e0:	f7ff fdaa 	bl	8002038 <sd_cmd>
	r = sd_get_r1();
 80024e4:	f7ff fde0 	bl	80020a8 <sd_get_r1>
	if (r == 0xff) {
 80024e8:	28ff      	cmp	r0, #255	; 0xff
 80024ea:	d113      	bne.n	8002514 <hwif_init+0xa4>
		spi_cs_high();
 80024ec:	20a0      	movs	r0, #160	; 0xa0
 80024ee:	2201      	movs	r2, #1
 80024f0:	2110      	movs	r1, #16
 80024f2:	05c0      	lsls	r0, r0, #23
 80024f4:	f7fe f9dc 	bl	80008b0 <HAL_GPIO_WritePin>
 80024f8:	e7c9      	b.n	800248e <hwif_init+0x1e>
	if (r & 0xfe) {
 80024fa:	2501      	movs	r5, #1
 80024fc:	43a8      	bics	r0, r5
 80024fe:	b2c0      	uxtb	r0, r0
 8002500:	2800      	cmp	r0, #0
 8002502:	d1df      	bne.n	80024c4 <hwif_init+0x54>
	r = sd_get_data(hw, buf, 16);
 8002504:	2110      	movs	r1, #16
 8002506:	4668      	mov	r0, sp
 8002508:	f7ff fe26 	bl	8002158 <sd_get_data.isra.3>
	sd_nec();
 800250c:	f7ff fdda 	bl	80020c4 <sd_nec>
	spi_cs_high();
 8002510:	002a      	movs	r2, r5
 8002512:	e7d8      	b.n	80024c6 <hwif_init+0x56>
	if (r & 0xfe) {
 8002514:	2601      	movs	r6, #1
 8002516:	43b0      	bics	r0, r6
 8002518:	b2c0      	uxtb	r0, r0
 800251a:	2800      	cmp	r0, #0
 800251c:	d1e6      	bne.n	80024ec <hwif_init+0x7c>
	r = sd_get_data(hw, buf, 16);
 800251e:	2110      	movs	r1, #16
 8002520:	4668      	mov	r0, sp
 8002522:	f7ff fe19 	bl	8002158 <sd_get_data.isra.3>
 8002526:	0005      	movs	r5, r0
	sd_nec();
 8002528:	f7ff fdcc 	bl	80020c4 <sd_nec>
	spi_cs_high();
 800252c:	20a0      	movs	r0, #160	; 0xa0
 800252e:	0032      	movs	r2, r6
 8002530:	2110      	movs	r1, #16
 8002532:	05c0      	lsls	r0, r0, #23
 8002534:	f7fe f9bc 	bl	80008b0 <HAL_GPIO_WritePin>
	if (r == -1) {
 8002538:	1c6b      	adds	r3, r5, #1
 800253a:	d0aa      	beq.n	8002492 <hwif_init+0x22>
 800253c:	466b      	mov	r3, sp
 800253e:	7a99      	ldrb	r1, [r3, #10]
 8002540:	79da      	ldrb	r2, [r3, #7]
 8002542:	7a1d      	ldrb	r5, [r3, #8]
 8002544:	7a58      	ldrb	r0, [r3, #9]
	if ((buf[0] >> 6) + 1 == 1) {
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	099b      	lsrs	r3, r3, #6
 800254a:	d12a      	bne.n	80025a2 <hwif_init+0x132>
	capacity = (((buf[6]&0x3)<<10 | buf[7]<<2 | buf[8]>>6)+1) << (2+(((buf[9]&3) << 1) | buf[10]>>7)) << ((buf[5] & 0xf) - 9);
 800254c:	466b      	mov	r3, sp
 800254e:	26c0      	movs	r6, #192	; 0xc0
 8002550:	799b      	ldrb	r3, [r3, #6]
 8002552:	0136      	lsls	r6, r6, #4
 8002554:	029b      	lsls	r3, r3, #10
 8002556:	0092      	lsls	r2, r2, #2
 8002558:	09ad      	lsrs	r5, r5, #6
 800255a:	432a      	orrs	r2, r5
 800255c:	4033      	ands	r3, r6
 800255e:	4313      	orrs	r3, r2
 8002560:	2206      	movs	r2, #6
 8002562:	0040      	lsls	r0, r0, #1
 8002564:	4010      	ands	r0, r2
 8002566:	09ca      	lsrs	r2, r1, #7
 8002568:	4310      	orrs	r0, r2
 800256a:	466a      	mov	r2, sp
 800256c:	3002      	adds	r0, #2
 800256e:	3301      	adds	r3, #1
 8002570:	4083      	lsls	r3, r0
 8002572:	200f      	movs	r0, #15
 8002574:	7952      	ldrb	r2, [r2, #5]
 8002576:	4002      	ands	r2, r0
 8002578:	3a09      	subs	r2, #9
 800257a:	4093      	lsls	r3, r2
	hw->sectors = capacity;
 800257c:	6063      	str	r3, [r4, #4]
	hw->erase_sectors = 1;
 800257e:	2301      	movs	r3, #1
	if (((buf[10]>>6)&1) == 0)
 8002580:	098a      	lsrs	r2, r1, #6
	hw->erase_sectors = 1;
 8002582:	60a3      	str	r3, [r4, #8]
	if (((buf[10]>>6)&1) == 0)
 8002584:	421a      	tst	r2, r3
 8002586:	d108      	bne.n	800259a <hwif_init+0x12a>
		hw->erase_sectors = ((buf[10]&0x3f)<<1 | buf[11]>>7) + 1;
 8002588:	4099      	lsls	r1, r3
 800258a:	337d      	adds	r3, #125	; 0x7d
 800258c:	4019      	ands	r1, r3
 800258e:	466b      	mov	r3, sp
 8002590:	7adb      	ldrb	r3, [r3, #11]
 8002592:	09db      	lsrs	r3, r3, #7
 8002594:	4319      	orrs	r1, r3
 8002596:	3101      	adds	r1, #1
 8002598:	60a1      	str	r1, [r4, #8]
	hw->initialized = 1;
 800259a:	2301      	movs	r3, #1
	return 0;
 800259c:	2500      	movs	r5, #0
	hw->initialized = 1;
 800259e:	6023      	str	r3, [r4, #0]
	return 0;
 80025a0:	e777      	b.n	8002492 <hwif_init+0x22>
		hw->capabilities |= CAP_SDHC;
 80025a2:	2302      	movs	r3, #2
 80025a4:	68e6      	ldr	r6, [r4, #12]
	capacity = buf[7]<<16 | buf[8]<<8 | buf[9]; /* in 512 kB */
 80025a6:	0412      	lsls	r2, r2, #16
		hw->capabilities |= CAP_SDHC;
 80025a8:	4333      	orrs	r3, r6
 80025aa:	60e3      	str	r3, [r4, #12]
	capacity = buf[7]<<16 | buf[8]<<8 | buf[9]; /* in 512 kB */
 80025ac:	022b      	lsls	r3, r5, #8
 80025ae:	4313      	orrs	r3, r2
 80025b0:	4303      	orrs	r3, r0
	capacity *= 1024; /* in 512 B sectors */
 80025b2:	029b      	lsls	r3, r3, #10
 80025b4:	e7e2      	b.n	800257c <hwif_init+0x10c>
 80025b6:	46c0      	nop			; (mov r8, r8)
 80025b8:	20000b2c 	.word	0x20000b2c

080025bc <sd_read>:

int sd_read(hwif* hw, uint32_t address, uint8_t *buf)
{
 80025bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80025be:	300c      	adds	r0, #12
 80025c0:	9101      	str	r1, [sp, #4]
 80025c2:	0017      	movs	r7, r2
 80025c4:	0004      	movs	r4, r0
	int r;
	int tries = 10;

	r = sd_readsector(hw, address, buf);
 80025c6:	f7ff fde9 	bl	800219c <sd_readsector.isra.6>

	while (r < 0 && tries--) {
 80025ca:	260b      	movs	r6, #11
	r = sd_readsector(hw, address, buf);
 80025cc:	0005      	movs	r5, r0
	while (r < 0 && tries--) {
 80025ce:	2d00      	cmp	r5, #0
 80025d0:	da02      	bge.n	80025d8 <sd_read+0x1c>
 80025d2:	3e01      	subs	r6, #1
 80025d4:	2e00      	cmp	r6, #0
 80025d6:	d101      	bne.n	80025dc <sd_read+0x20>
		r = sd_readsector(hw, address, buf);
	}
	if (tries == -1)

	return r;
}
 80025d8:	0028      	movs	r0, r5
 80025da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		if (sd_init(hw) != 0)
 80025dc:	0020      	movs	r0, r4
 80025de:	f7ff fe1d 	bl	800221c <sd_init.isra.1>
 80025e2:	2800      	cmp	r0, #0
 80025e4:	d1f3      	bne.n	80025ce <sd_read+0x12>
		sd_read_status(hw);
 80025e6:	f7ff fd93 	bl	8002110 <sd_read_status.isra.2>
		r = sd_readsector(hw, address, buf);
 80025ea:	003a      	movs	r2, r7
 80025ec:	9901      	ldr	r1, [sp, #4]
 80025ee:	0020      	movs	r0, r4
 80025f0:	f7ff fdd4 	bl	800219c <sd_readsector.isra.6>
 80025f4:	0005      	movs	r5, r0
 80025f6:	e7ea      	b.n	80025ce <sd_read+0x12>

080025f8 <HAL_SPI_RxCpltCallback>:

	return r;
}

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef* hspi) {
    dma_complete = 1;
 80025f8:	2201      	movs	r2, #1
 80025fa:	4b01      	ldr	r3, [pc, #4]	; (8002600 <HAL_SPI_RxCpltCallback+0x8>)
 80025fc:	701a      	strb	r2, [r3, #0]
	return;
}
 80025fe:	4770      	bx	lr
 8002600:	20000020 	.word	0x20000020

08002604 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8002604:	6802      	ldr	r2, [r0, #0]
 8002606:	1e13      	subs	r3, r2, #0
 8002608:	d103      	bne.n	8002612 <get_ldnumber+0xe>
	int vol = -1;
 800260a:	2001      	movs	r0, #1
 800260c:	4240      	negs	r0, r0
 800260e:	e00e      	b.n	800262e <get_ldnumber+0x2a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8002610:	3301      	adds	r3, #1
 8002612:	7819      	ldrb	r1, [r3, #0]
 8002614:	291f      	cmp	r1, #31
 8002616:	d909      	bls.n	800262c <get_ldnumber+0x28>
 8002618:	293a      	cmp	r1, #58	; 0x3a
 800261a:	d1f9      	bne.n	8002610 <get_ldnumber+0xc>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0'; 
 800261c:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800261e:	428b      	cmp	r3, r1
 8002620:	d1f3      	bne.n	800260a <get_ldnumber+0x6>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8002622:	7812      	ldrb	r2, [r2, #0]
 8002624:	2a30      	cmp	r2, #48	; 0x30
 8002626:	d1f0      	bne.n	800260a <get_ldnumber+0x6>
					vol = (int)i;
					*path = ++tt;
 8002628:	3301      	adds	r3, #1
 800262a:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800262c:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 800262e:	4770      	bx	lr

08002630 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8002630:	b510      	push	{r4, lr}
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8002632:	2800      	cmp	r0, #0
 8002634:	d00f      	beq.n	8002656 <validate+0x26>
 8002636:	6803      	ldr	r3, [r0, #0]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d00c      	beq.n	8002656 <validate+0x26>
 800263c:	781a      	ldrb	r2, [r3, #0]
 800263e:	2a00      	cmp	r2, #0
 8002640:	d009      	beq.n	8002656 <validate+0x26>
 8002642:	88d9      	ldrh	r1, [r3, #6]
 8002644:	8882      	ldrh	r2, [r0, #4]
 8002646:	4291      	cmp	r1, r2
 8002648:	d105      	bne.n	8002656 <validate+0x26>
 800264a:	7858      	ldrb	r0, [r3, #1]
 800264c:	f7ff fca4 	bl	8001f98 <disk_status>
		return FR_INVALID_OBJECT;

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8002650:	2300      	movs	r3, #0
	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8002652:	07c2      	lsls	r2, r0, #31
 8002654:	d500      	bpl.n	8002658 <validate+0x28>
		return FR_INVALID_OBJECT;
 8002656:	2309      	movs	r3, #9
}
 8002658:	0018      	movs	r0, r3
 800265a:	bd10      	pop	{r4, pc}

0800265c <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 800265c:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800265e:	b570      	push	{r4, r5, r6, lr}
 8002660:	0004      	movs	r4, r0
 8002662:	000d      	movs	r5, r1
	FRESULT res = FR_OK;
 8002664:	2600      	movs	r6, #0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8002666:	428b      	cmp	r3, r1
 8002668:	d00c      	beq.n	8002684 <move_window+0x28>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800266a:	000a      	movs	r2, r1
 800266c:	0021      	movs	r1, r4
 800266e:	7840      	ldrb	r0, [r0, #1]
 8002670:	2301      	movs	r3, #1
 8002672:	3128      	adds	r1, #40	; 0x28
 8002674:	f7ff fca2 	bl	8001fbc <disk_read>
 8002678:	42b0      	cmp	r0, r6
 800267a:	d002      	beq.n	8002682 <move_window+0x26>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800267c:	2501      	movs	r5, #1
				res = FR_DISK_ERR;
 800267e:	3601      	adds	r6, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8002680:	426d      	negs	r5, r5
			fs->winsect = sector;
 8002682:	6265      	str	r5, [r4, #36]	; 0x24
}
 8002684:	0030      	movs	r0, r6
 8002686:	bd70      	pop	{r4, r5, r6, pc}

08002688 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8002688:	2300      	movs	r3, #0
{
 800268a:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800268c:	7103      	strb	r3, [r0, #4]
 800268e:	3b01      	subs	r3, #1
 8002690:	6243      	str	r3, [r0, #36]	; 0x24
{
 8002692:	0004      	movs	r4, r0
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8002694:	f7ff ffe2 	bl	800265c <move_window>
		return 3;
 8002698:	2303      	movs	r3, #3
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 800269a:	2800      	cmp	r0, #0
 800269c:	d122      	bne.n	80026e4 <check_fs+0x5c>
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800269e:	4b12      	ldr	r3, [pc, #72]	; (80026e8 <check_fs+0x60>)
 80026a0:	4a12      	ldr	r2, [pc, #72]	; (80026ec <check_fs+0x64>)
 80026a2:	5ce3      	ldrb	r3, [r4, r3]
 80026a4:	5ca2      	ldrb	r2, [r4, r2]
 80026a6:	021b      	lsls	r3, r3, #8
 80026a8:	431a      	orrs	r2, r3
 80026aa:	4911      	ldr	r1, [pc, #68]	; (80026f0 <check_fs+0x68>)
 80026ac:	b212      	sxth	r2, r2
		return 2;
 80026ae:	2302      	movs	r3, #2
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 80026b0:	428a      	cmp	r2, r1
 80026b2:	d117      	bne.n	80026e4 <check_fs+0x5c>
	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 80026b4:	0023      	movs	r3, r4
 80026b6:	335e      	adds	r3, #94	; 0x5e
 80026b8:	885a      	ldrh	r2, [r3, #2]
 80026ba:	8819      	ldrh	r1, [r3, #0]
 80026bc:	0412      	lsls	r2, r2, #16
 80026be:	430a      	orrs	r2, r1
 80026c0:	490c      	ldr	r1, [pc, #48]	; (80026f4 <check_fs+0x6c>)
 80026c2:	0212      	lsls	r2, r2, #8
 80026c4:	0a12      	lsrs	r2, r2, #8
		return 0;
 80026c6:	0003      	movs	r3, r0
	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 80026c8:	428a      	cmp	r2, r1
 80026ca:	d00b      	beq.n	80026e4 <check_fs+0x5c>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 80026cc:	347a      	adds	r4, #122	; 0x7a
 80026ce:	8863      	ldrh	r3, [r4, #2]
 80026d0:	8820      	ldrh	r0, [r4, #0]
 80026d2:	041b      	lsls	r3, r3, #16
 80026d4:	4303      	orrs	r3, r0
 80026d6:	021b      	lsls	r3, r3, #8
 80026d8:	4a07      	ldr	r2, [pc, #28]	; (80026f8 <check_fs+0x70>)
 80026da:	0a1b      	lsrs	r3, r3, #8
 80026dc:	189b      	adds	r3, r3, r2
 80026de:	1e58      	subs	r0, r3, #1
 80026e0:	4183      	sbcs	r3, r0
		return 3;
 80026e2:	b2db      	uxtb	r3, r3
}
 80026e4:	0018      	movs	r0, r3
 80026e6:	bd10      	pop	{r4, pc}
 80026e8:	00000227 	.word	0x00000227
 80026ec:	00000226 	.word	0x00000226
 80026f0:	ffffaa55 	.word	0xffffaa55
 80026f4:	00544146 	.word	0x00544146
 80026f8:	ffabbeba 	.word	0xffabbeba

080026fc <find_volume.isra.3>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 80026fc:	b5f0      	push	{r4, r5, r6, r7, lr}
	*rfs = 0;
 80026fe:	2600      	movs	r6, #0
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 8002700:	b089      	sub	sp, #36	; 0x24
	*rfs = 0;
 8002702:	6006      	str	r6, [r0, #0]
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 8002704:	0007      	movs	r7, r0
	vol = get_ldnumber(path);
 8002706:	0008      	movs	r0, r1
 8002708:	f7ff ff7c 	bl	8002604 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800270c:	230b      	movs	r3, #11
	vol = get_ldnumber(path);
 800270e:	0005      	movs	r5, r0
	if (vol < 0) return FR_INVALID_DRIVE;
 8002710:	42b0      	cmp	r0, r6
 8002712:	db15      	blt.n	8002740 <find_volume.isra.3+0x44>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8002714:	4b74      	ldr	r3, [pc, #464]	; (80028e8 <find_volume.isra.3+0x1ec>)
 8002716:	0082      	lsls	r2, r0, #2
 8002718:	58d4      	ldr	r4, [r2, r3]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800271a:	230c      	movs	r3, #12
 800271c:	42b4      	cmp	r4, r6
 800271e:	d00f      	beq.n	8002740 <find_volume.isra.3+0x44>
	if (fs->fs_type) {					/* If the volume has been mounted */
 8002720:	7823      	ldrb	r3, [r4, #0]
	*rfs = fs;							/* Return pointer to the file system object */
 8002722:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8002724:	42b3      	cmp	r3, r6
 8002726:	d10e      	bne.n	8002746 <find_volume.isra.3+0x4a>
	fs->fs_type = 0;					/* Clear the file system object */
 8002728:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800272a:	b2e8      	uxtb	r0, r5
	fs->fs_type = 0;					/* Clear the file system object */
 800272c:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800272e:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8002730:	f7ff fc3a 	bl	8001fa8 <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8002734:	2601      	movs	r6, #1
 8002736:	4030      	ands	r0, r6
 8002738:	0005      	movs	r5, r0
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800273a:	2303      	movs	r3, #3
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800273c:	2800      	cmp	r0, #0
 800273e:	d009      	beq.n	8002754 <find_volume.isra.3+0x58>
}
 8002740:	0018      	movs	r0, r3
 8002742:	b009      	add	sp, #36	; 0x24
 8002744:	bdf0      	pop	{r4, r5, r6, r7, pc}
		stat = disk_status(fs->drv);
 8002746:	7860      	ldrb	r0, [r4, #1]
 8002748:	f7ff fc26 	bl	8001f98 <disk_status>
			return FR_OK;				/* The file system object is valid */
 800274c:	0033      	movs	r3, r6
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800274e:	07c2      	lsls	r2, r0, #31
 8002750:	d4ea      	bmi.n	8002728 <find_volume.isra.3+0x2c>
 8002752:	e7f5      	b.n	8002740 <find_volume.isra.3+0x44>
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8002754:	0001      	movs	r1, r0
 8002756:	0020      	movs	r0, r4
 8002758:	f7ff ff96 	bl	8002688 <check_fs>
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 800275c:	2801      	cmp	r0, #1
 800275e:	d12c      	bne.n	80027ba <find_volume.isra.3+0xbe>
 8002760:	0022      	movs	r2, r4
 8002762:	32eb      	adds	r2, #235	; 0xeb
 8002764:	32ff      	adds	r2, #255	; 0xff
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8002766:	2300      	movs	r3, #0
 8002768:	7811      	ldrb	r1, [r2, #0]
 800276a:	4299      	cmp	r1, r3
 800276c:	d009      	beq.n	8002782 <find_volume.isra.3+0x86>
 800276e:	7951      	ldrb	r1, [r2, #5]
 8002770:	7913      	ldrb	r3, [r2, #4]
 8002772:	0209      	lsls	r1, r1, #8
 8002774:	4319      	orrs	r1, r3
 8002776:	7993      	ldrb	r3, [r2, #6]
 8002778:	041b      	lsls	r3, r3, #16
 800277a:	4319      	orrs	r1, r3
 800277c:	79d3      	ldrb	r3, [r2, #7]
 800277e:	061b      	lsls	r3, r3, #24
 8002780:	430b      	orrs	r3, r1
 8002782:	00a9      	lsls	r1, r5, #2
 8002784:	a804      	add	r0, sp, #16
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8002786:	3501      	adds	r5, #1
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8002788:	500b      	str	r3, [r1, r0]
 800278a:	3210      	adds	r2, #16
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800278c:	2d04      	cmp	r5, #4
 800278e:	d1ea      	bne.n	8002766 <find_volume.isra.3+0x6a>
 8002790:	2600      	movs	r6, #0
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8002792:	2702      	movs	r7, #2
			bsect = br[i];
 8002794:	00b3      	lsls	r3, r6, #2
 8002796:	aa04      	add	r2, sp, #16
 8002798:	58d5      	ldr	r5, [r2, r3]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 800279a:	0038      	movs	r0, r7
 800279c:	2d00      	cmp	r5, #0
 800279e:	d005      	beq.n	80027ac <find_volume.isra.3+0xb0>
 80027a0:	0029      	movs	r1, r5
 80027a2:	0020      	movs	r0, r4
 80027a4:	f7ff ff70 	bl	8002688 <check_fs>
		} while (!LD2PT(vol) && fmt && ++i < 4);
 80027a8:	2800      	cmp	r0, #0
 80027aa:	d00d      	beq.n	80027c8 <find_volume.isra.3+0xcc>
 80027ac:	3601      	adds	r6, #1
 80027ae:	2e04      	cmp	r6, #4
 80027b0:	d1f0      	bne.n	8002794 <find_volume.isra.3+0x98>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80027b2:	2301      	movs	r3, #1
 80027b4:	2803      	cmp	r0, #3
 80027b6:	d105      	bne.n	80027c4 <find_volume.isra.3+0xc8>
 80027b8:	e7c2      	b.n	8002740 <find_volume.isra.3+0x44>
 80027ba:	0033      	movs	r3, r6
 80027bc:	2803      	cmp	r0, #3
 80027be:	d0bf      	beq.n	8002740 <find_volume.isra.3+0x44>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 80027c0:	2800      	cmp	r0, #0
 80027c2:	d001      	beq.n	80027c8 <find_volume.isra.3+0xcc>
 80027c4:	230d      	movs	r3, #13
 80027c6:	e7bb      	b.n	8002740 <find_volume.isra.3+0x44>
	if (LD_WORD(fs->win + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80027c8:	0023      	movs	r3, r4
 80027ca:	3334      	adds	r3, #52	; 0x34
 80027cc:	781a      	ldrb	r2, [r3, #0]
 80027ce:	3b01      	subs	r3, #1
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	0212      	lsls	r2, r2, #8
 80027d4:	4313      	orrs	r3, r2
 80027d6:	2280      	movs	r2, #128	; 0x80
 80027d8:	b21b      	sxth	r3, r3
 80027da:	0092      	lsls	r2, r2, #2
 80027dc:	4293      	cmp	r3, r2
 80027de:	d1f1      	bne.n	80027c4 <find_volume.isra.3+0xc8>
	fasize = LD_WORD(fs->win + BPB_FATSz16);			/* Number of sectors per FAT */
 80027e0:	0023      	movs	r3, r4
 80027e2:	0022      	movs	r2, r4
 80027e4:	333f      	adds	r3, #63	; 0x3f
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	323e      	adds	r2, #62	; 0x3e
 80027ea:	7816      	ldrb	r6, [r2, #0]
 80027ec:	021b      	lsls	r3, r3, #8
 80027ee:	431e      	orrs	r6, r3
	if (!fasize) fasize = LD_DWORD(fs->win + BPB_FATSz32);
 80027f0:	d100      	bne.n	80027f4 <find_volume.isra.3+0xf8>
 80027f2:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 80027f4:	0023      	movs	r3, r4
	fs->fsize = fasize;
 80027f6:	6126      	str	r6, [r4, #16]
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 80027f8:	3338      	adds	r3, #56	; 0x38
 80027fa:	781b      	ldrb	r3, [r3, #0]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 80027fc:	1e5a      	subs	r2, r3, #1
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 80027fe:	9301      	str	r3, [sp, #4]
 8002800:	70e3      	strb	r3, [r4, #3]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8002802:	2a01      	cmp	r2, #1
 8002804:	d8de      	bhi.n	80027c4 <find_volume.isra.3+0xc8>
	fs->csize = fs->win[BPB_SecPerClus];				/* Number of sectors per cluster */
 8002806:	0022      	movs	r2, r4
 8002808:	3235      	adds	r2, #53	; 0x35
 800280a:	7811      	ldrb	r1, [r2, #0]
 800280c:	70a1      	strb	r1, [r4, #2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 800280e:	2900      	cmp	r1, #0
 8002810:	d0d8      	beq.n	80027c4 <find_volume.isra.3+0xc8>
 8002812:	1e4a      	subs	r2, r1, #1
 8002814:	4211      	tst	r1, r2
 8002816:	d1d5      	bne.n	80027c4 <find_volume.isra.3+0xc8>
	fs->n_rootdir = LD_WORD(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8002818:	0022      	movs	r2, r4
 800281a:	323a      	adds	r2, #58	; 0x3a
 800281c:	7817      	ldrb	r7, [r2, #0]
 800281e:	3a01      	subs	r2, #1
 8002820:	7812      	ldrb	r2, [r2, #0]
 8002822:	023f      	lsls	r7, r7, #8
 8002824:	4317      	orrs	r7, r2
 8002826:	8127      	strh	r7, [r4, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8002828:	073b      	lsls	r3, r7, #28
 800282a:	d1cb      	bne.n	80027c4 <find_volume.isra.3+0xc8>
	tsect = LD_WORD(fs->win + BPB_TotSec16);			/* Number of sectors on the volume */
 800282c:	0022      	movs	r2, r4
 800282e:	0020      	movs	r0, r4
 8002830:	323c      	adds	r2, #60	; 0x3c
 8002832:	7812      	ldrb	r2, [r2, #0]
 8002834:	303b      	adds	r0, #59	; 0x3b
 8002836:	7800      	ldrb	r0, [r0, #0]
 8002838:	0212      	lsls	r2, r2, #8
 800283a:	4310      	orrs	r0, r2
	if (!tsect) tsect = LD_DWORD(fs->win + BPB_TotSec32);
 800283c:	d100      	bne.n	8002840 <find_volume.isra.3+0x144>
 800283e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
	nrsv = LD_WORD(fs->win + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8002840:	2336      	movs	r3, #54	; 0x36
 8002842:	469c      	mov	ip, r3
 8002844:	0022      	movs	r2, r4
 8002846:	44a4      	add	ip, r4
 8002848:	4663      	mov	r3, ip
 800284a:	3237      	adds	r2, #55	; 0x37
 800284c:	7812      	ldrb	r2, [r2, #0]
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	0212      	lsls	r2, r2, #8
 8002852:	4313      	orrs	r3, r2
 8002854:	9302      	str	r3, [sp, #8]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8002856:	d0b5      	beq.n	80027c4 <find_volume.isra.3+0xc8>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8002858:	9b01      	ldr	r3, [sp, #4]
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800285a:	9a02      	ldr	r2, [sp, #8]
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 800285c:	4373      	muls	r3, r6
 800285e:	9303      	str	r3, [sp, #12]
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8002860:	093b      	lsrs	r3, r7, #4
 8002862:	189b      	adds	r3, r3, r2
 8002864:	9a03      	ldr	r2, [sp, #12]
 8002866:	189b      	adds	r3, r3, r2
 8002868:	9301      	str	r3, [sp, #4]
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800286a:	4283      	cmp	r3, r0
 800286c:	d8aa      	bhi.n	80027c4 <find_volume.isra.3+0xc8>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800286e:	1ac0      	subs	r0, r0, r3
 8002870:	f7fd fc54 	bl	800011c <__udivsi3>
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8002874:	2800      	cmp	r0, #0
 8002876:	d0a5      	beq.n	80027c4 <find_volume.isra.3+0xc8>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8002878:	4b1c      	ldr	r3, [pc, #112]	; (80028ec <find_volume.isra.3+0x1f0>)
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800287a:	4a1d      	ldr	r2, [pc, #116]	; (80028f0 <find_volume.isra.3+0x1f4>)
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800287c:	4283      	cmp	r3, r0
 800287e:	419b      	sbcs	r3, r3
 8002880:	425b      	negs	r3, r3
 8002882:	3301      	adds	r3, #1
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8002884:	4290      	cmp	r0, r2
 8002886:	d900      	bls.n	800288a <find_volume.isra.3+0x18e>
 8002888:	2303      	movs	r3, #3
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800288a:	9a02      	ldr	r2, [sp, #8]
	fs->database = bsect + sysect;						/* Data start sector */
 800288c:	9901      	ldr	r1, [sp, #4]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800288e:	18aa      	adds	r2, r5, r2
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8002890:	3002      	adds	r0, #2
	fs->volbase = bsect;								/* Volume start sector */
 8002892:	6165      	str	r5, [r4, #20]
	fs->database = bsect + sysect;						/* Data start sector */
 8002894:	186d      	adds	r5, r5, r1
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8002896:	60e0      	str	r0, [r4, #12]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8002898:	61a2      	str	r2, [r4, #24]
	fs->database = bsect + sysect;						/* Data start sector */
 800289a:	6225      	str	r5, [r4, #32]
	if (fmt == FS_FAT32) {
 800289c:	2b03      	cmp	r3, #3
 800289e:	d112      	bne.n	80028c6 <find_volume.isra.3+0x1ca>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80028a0:	2f00      	cmp	r7, #0
 80028a2:	d18f      	bne.n	80027c4 <find_volume.isra.3+0xc8>
		fs->dirbase = LD_DWORD(fs->win + BPB_RootClus);	/* Root directory start cluster */
 80028a4:	6d62      	ldr	r2, [r4, #84]	; 0x54
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80028a6:	0080      	lsls	r0, r0, #2
		fs->dirbase = LD_DWORD(fs->win + BPB_RootClus);	/* Root directory start cluster */
 80028a8:	61e2      	str	r2, [r4, #28]
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 80028aa:	4a12      	ldr	r2, [pc, #72]	; (80028f4 <find_volume.isra.3+0x1f8>)
 80028ac:	1880      	adds	r0, r0, r2
 80028ae:	0a40      	lsrs	r0, r0, #9
 80028b0:	4286      	cmp	r6, r0
 80028b2:	d387      	bcc.n	80027c4 <find_volume.isra.3+0xc8>
	fs->id = ++Fsid;	/* File system mount ID */
 80028b4:	4a10      	ldr	r2, [pc, #64]	; (80028f8 <find_volume.isra.3+0x1fc>)
	fs->fs_type = fmt;	/* FAT sub-type */
 80028b6:	7023      	strb	r3, [r4, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 80028b8:	8813      	ldrh	r3, [r2, #0]
 80028ba:	3301      	adds	r3, #1
 80028bc:	b29b      	uxth	r3, r3
 80028be:	8013      	strh	r3, [r2, #0]
 80028c0:	80e3      	strh	r3, [r4, #6]
	return FR_OK;
 80028c2:	2300      	movs	r3, #0
 80028c4:	e73c      	b.n	8002740 <find_volume.isra.3+0x44>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80028c6:	2f00      	cmp	r7, #0
 80028c8:	d100      	bne.n	80028cc <find_volume.isra.3+0x1d0>
 80028ca:	e77b      	b.n	80027c4 <find_volume.isra.3+0xc8>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80028cc:	9903      	ldr	r1, [sp, #12]
 80028ce:	188a      	adds	r2, r1, r2
 80028d0:	61e2      	str	r2, [r4, #28]
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d101      	bne.n	80028da <find_volume.isra.3+0x1de>
 80028d6:	0040      	lsls	r0, r0, #1
 80028d8:	e7e7      	b.n	80028aa <find_volume.isra.3+0x1ae>
 80028da:	2203      	movs	r2, #3
 80028dc:	2101      	movs	r1, #1
 80028de:	4342      	muls	r2, r0
 80028e0:	4008      	ands	r0, r1
 80028e2:	0852      	lsrs	r2, r2, #1
 80028e4:	1810      	adds	r0, r2, r0
 80028e6:	e7e0      	b.n	80028aa <find_volume.isra.3+0x1ae>
 80028e8:	20000024 	.word	0x20000024
 80028ec:	00000ff5 	.word	0x00000ff5
 80028f0:	0000fff5 	.word	0x0000fff5
 80028f4:	000001ff 	.word	0x000001ff
 80028f8:	20000028 	.word	0x20000028

080028fc <clust2sect>:
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80028fc:	68c2      	ldr	r2, [r0, #12]
	clst -= 2;
 80028fe:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002900:	3a02      	subs	r2, #2
{
 8002902:	0003      	movs	r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002904:	2000      	movs	r0, #0
 8002906:	428a      	cmp	r2, r1
 8002908:	d903      	bls.n	8002912 <clust2sect+0x16>
	return clst * fs->csize + fs->database;
 800290a:	7898      	ldrb	r0, [r3, #2]
 800290c:	4341      	muls	r1, r0
 800290e:	6a18      	ldr	r0, [r3, #32]
 8002910:	1808      	adds	r0, r1, r0
}
 8002912:	4770      	bx	lr

08002914 <get_fat>:
{
 8002914:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
		val = 1;	/* Internal error */
 8002916:	2501      	movs	r5, #1
{
 8002918:	0006      	movs	r6, r0
 800291a:	000c      	movs	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800291c:	42a9      	cmp	r1, r5
 800291e:	d914      	bls.n	800294a <get_fat+0x36>
 8002920:	68c3      	ldr	r3, [r0, #12]
 8002922:	428b      	cmp	r3, r1
 8002924:	d911      	bls.n	800294a <get_fat+0x36>
		switch (fs->fs_type) {
 8002926:	7803      	ldrb	r3, [r0, #0]
 8002928:	2b02      	cmp	r3, #2
 800292a:	d02e      	beq.n	800298a <get_fat+0x76>
 800292c:	2b03      	cmp	r3, #3
 800292e:	d03e      	beq.n	80029ae <get_fat+0x9a>
 8002930:	42ab      	cmp	r3, r5
 8002932:	d10a      	bne.n	800294a <get_fat+0x36>
			bc = (UINT)clst; bc += bc / 2;
 8002934:	084f      	lsrs	r7, r1, #1
 8002936:	187f      	adds	r7, r7, r1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002938:	6983      	ldr	r3, [r0, #24]
 800293a:	0a79      	lsrs	r1, r7, #9
 800293c:	18c9      	adds	r1, r1, r3
 800293e:	f7ff fe8d 	bl	800265c <move_window>
 8002942:	2800      	cmp	r0, #0
 8002944:	d003      	beq.n	800294e <get_fat+0x3a>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8002946:	2501      	movs	r5, #1
 8002948:	426d      	negs	r5, r5
}
 800294a:	0028      	movs	r0, r5
 800294c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 800294e:	1c7b      	adds	r3, r7, #1
 8002950:	05ff      	lsls	r7, r7, #23
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002952:	0a59      	lsrs	r1, r3, #9
			wc = fs->win[bc++ % SS(fs)];
 8002954:	9301      	str	r3, [sp, #4]
 8002956:	0dff      	lsrs	r7, r7, #23
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002958:	69b3      	ldr	r3, [r6, #24]
			wc = fs->win[bc++ % SS(fs)];
 800295a:	19f7      	adds	r7, r6, r7
 800295c:	3728      	adds	r7, #40	; 0x28
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800295e:	18c9      	adds	r1, r1, r3
 8002960:	0030      	movs	r0, r6
			wc = fs->win[bc++ % SS(fs)];
 8002962:	783f      	ldrb	r7, [r7, #0]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002964:	f7ff fe7a 	bl	800265c <move_window>
 8002968:	2800      	cmp	r0, #0
 800296a:	d1ec      	bne.n	8002946 <get_fat+0x32>
			wc |= fs->win[bc % SS(fs)] << 8;
 800296c:	9b01      	ldr	r3, [sp, #4]
 800296e:	05db      	lsls	r3, r3, #23
 8002970:	0ddb      	lsrs	r3, r3, #23
 8002972:	18f6      	adds	r6, r6, r3
 8002974:	3628      	adds	r6, #40	; 0x28
 8002976:	7833      	ldrb	r3, [r6, #0]
 8002978:	021b      	lsls	r3, r3, #8
 800297a:	431f      	orrs	r7, r3
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800297c:	422c      	tst	r4, r5
 800297e:	d001      	beq.n	8002984 <get_fat+0x70>
 8002980:	093d      	lsrs	r5, r7, #4
 8002982:	e7e2      	b.n	800294a <get_fat+0x36>
 8002984:	053f      	lsls	r7, r7, #20
 8002986:	0d3d      	lsrs	r5, r7, #20
 8002988:	e7df      	b.n	800294a <get_fat+0x36>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800298a:	6983      	ldr	r3, [r0, #24]
 800298c:	0a09      	lsrs	r1, r1, #8
 800298e:	18c9      	adds	r1, r1, r3
 8002990:	f7ff fe64 	bl	800265c <move_window>
 8002994:	2800      	cmp	r0, #0
 8002996:	d1d6      	bne.n	8002946 <get_fat+0x32>
			p = &fs->win[clst * 2 % SS(fs)];
 8002998:	23ff      	movs	r3, #255	; 0xff
 800299a:	0064      	lsls	r4, r4, #1
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	401c      	ands	r4, r3
			val = LD_WORD(p);
 80029a0:	1936      	adds	r6, r6, r4
 80029a2:	3628      	adds	r6, #40	; 0x28
 80029a4:	7875      	ldrb	r5, [r6, #1]
 80029a6:	7833      	ldrb	r3, [r6, #0]
 80029a8:	022d      	lsls	r5, r5, #8
 80029aa:	431d      	orrs	r5, r3
 80029ac:	e7cd      	b.n	800294a <get_fat+0x36>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80029ae:	6983      	ldr	r3, [r0, #24]
 80029b0:	09c9      	lsrs	r1, r1, #7
 80029b2:	18c9      	adds	r1, r1, r3
 80029b4:	f7ff fe52 	bl	800265c <move_window>
 80029b8:	2800      	cmp	r0, #0
 80029ba:	d1c4      	bne.n	8002946 <get_fat+0x32>
			p = &fs->win[clst * 4 % SS(fs)];
 80029bc:	23fe      	movs	r3, #254	; 0xfe
 80029be:	00a4      	lsls	r4, r4, #2
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	401c      	ands	r4, r3
 80029c4:	0023      	movs	r3, r4
 80029c6:	3328      	adds	r3, #40	; 0x28
 80029c8:	18f3      	adds	r3, r6, r3
			val = LD_DWORD(p) & 0x0FFFFFFF;
 80029ca:	78dd      	ldrb	r5, [r3, #3]
 80029cc:	789a      	ldrb	r2, [r3, #2]
 80029ce:	1936      	adds	r6, r6, r4
 80029d0:	0412      	lsls	r2, r2, #16
 80029d2:	062d      	lsls	r5, r5, #24
 80029d4:	3628      	adds	r6, #40	; 0x28
 80029d6:	4315      	orrs	r5, r2
 80029d8:	785b      	ldrb	r3, [r3, #1]
 80029da:	7832      	ldrb	r2, [r6, #0]
 80029dc:	021b      	lsls	r3, r3, #8
 80029de:	4315      	orrs	r5, r2
 80029e0:	431d      	orrs	r5, r3
 80029e2:	012d      	lsls	r5, r5, #4
 80029e4:	092d      	lsrs	r5, r5, #4
 80029e6:	e7b0      	b.n	800294a <get_fat+0x36>

080029e8 <dir_sdi.constprop.7>:
	dp->index = (WORD)idx;	/* Current index */
 80029e8:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80029ea:	b570      	push	{r4, r5, r6, lr}
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80029ec:	6884      	ldr	r4, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80029ee:	0005      	movs	r5, r0
	dp->index = (WORD)idx;	/* Current index */
 80029f0:	80c3      	strh	r3, [r0, #6]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80029f2:	2c01      	cmp	r4, #1
 80029f4:	d101      	bne.n	80029fa <dir_sdi.constprop.7+0x12>
		return FR_INT_ERR;
 80029f6:	2002      	movs	r0, #2
}
 80029f8:	bd70      	pop	{r4, r5, r6, pc}
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80029fa:	6803      	ldr	r3, [r0, #0]
 80029fc:	68da      	ldr	r2, [r3, #12]
 80029fe:	4294      	cmp	r4, r2
 8002a00:	d2f9      	bcs.n	80029f6 <dir_sdi.constprop.7+0xe>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8002a02:	2c00      	cmp	r4, #0
 8002a04:	d112      	bne.n	8002a2c <dir_sdi.constprop.7+0x44>
 8002a06:	781a      	ldrb	r2, [r3, #0]
 8002a08:	2a03      	cmp	r2, #3
 8002a0a:	d102      	bne.n	8002a12 <dir_sdi.constprop.7+0x2a>
		clst = dp->fs->dirbase;
 8002a0c:	69da      	ldr	r2, [r3, #28]
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8002a0e:	2a00      	cmp	r2, #0
 8002a10:	d10d      	bne.n	8002a2e <dir_sdi.constprop.7+0x46>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8002a12:	891a      	ldrh	r2, [r3, #8]
 8002a14:	2a00      	cmp	r2, #0
 8002a16:	d0ee      	beq.n	80029f6 <dir_sdi.constprop.7+0xe>
		sect = dp->fs->dirbase;
 8002a18:	69d8      	ldr	r0, [r3, #28]
	dp->clust = clst;	/* Current cluster# */
 8002a1a:	60ec      	str	r4, [r5, #12]
	if (!sect) return FR_INT_ERR;
 8002a1c:	2800      	cmp	r0, #0
 8002a1e:	d0ea      	beq.n	80029f6 <dir_sdi.constprop.7+0xe>
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8002a20:	682b      	ldr	r3, [r5, #0]
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8002a22:	6128      	str	r0, [r5, #16]
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8002a24:	3328      	adds	r3, #40	; 0x28
 8002a26:	616b      	str	r3, [r5, #20]
	return FR_OK;
 8002a28:	2000      	movs	r0, #0
 8002a2a:	e7e5      	b.n	80029f8 <dir_sdi.constprop.7+0x10>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8002a2c:	0022      	movs	r2, r4
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8002a2e:	0014      	movs	r4, r2
 8002a30:	789e      	ldrb	r6, [r3, #2]
 8002a32:	0136      	lsls	r6, r6, #4
 8002a34:	6828      	ldr	r0, [r5, #0]
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8002a36:	0021      	movs	r1, r4
		while (idx >= ic) {	/* Follow cluster chain */
 8002a38:	2e00      	cmp	r6, #0
 8002a3a:	d002      	beq.n	8002a42 <dir_sdi.constprop.7+0x5a>
		sect = clust2sect(dp->fs, clst);
 8002a3c:	f7ff ff5e 	bl	80028fc <clust2sect>
 8002a40:	e7eb      	b.n	8002a1a <dir_sdi.constprop.7+0x32>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8002a42:	f7ff ff67 	bl	8002914 <get_fat>
 8002a46:	0004      	movs	r4, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002a48:	1c43      	adds	r3, r0, #1
 8002a4a:	d006      	beq.n	8002a5a <dir_sdi.constprop.7+0x72>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8002a4c:	2801      	cmp	r0, #1
 8002a4e:	d9d2      	bls.n	80029f6 <dir_sdi.constprop.7+0xe>
 8002a50:	682b      	ldr	r3, [r5, #0]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	4298      	cmp	r0, r3
 8002a56:	d3ed      	bcc.n	8002a34 <dir_sdi.constprop.7+0x4c>
 8002a58:	e7cd      	b.n	80029f6 <dir_sdi.constprop.7+0xe>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002a5a:	2001      	movs	r0, #1
 8002a5c:	e7cc      	b.n	80029f8 <dir_sdi.constprop.7+0x10>
	...

08002a60 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8002a60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002a62:	9001      	str	r0, [sp, #4]
	int vol;
	FRESULT res;
	const TCHAR *rp = path;


	vol = get_ldnumber(&rp);
 8002a64:	a803      	add	r0, sp, #12
{
 8002a66:	9100      	str	r1, [sp, #0]
 8002a68:	0014      	movs	r4, r2
	const TCHAR *rp = path;
 8002a6a:	9103      	str	r1, [sp, #12]
	vol = get_ldnumber(&rp);
 8002a6c:	f7ff fdca 	bl	8002604 <get_ldnumber>
 8002a70:	0003      	movs	r3, r0
	if (vol < 0) return FR_INVALID_DRIVE;
 8002a72:	200b      	movs	r0, #11
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	db15      	blt.n	8002aa4 <f_mount+0x44>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8002a78:	4a0b      	ldr	r2, [pc, #44]	; (8002aa8 <f_mount+0x48>)
 8002a7a:	0098      	lsls	r0, r3, #2
 8002a7c:	5883      	ldr	r3, [r0, r2]

	if (cfs) {
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <f_mount+0x26>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8002a82:	2100      	movs	r1, #0
 8002a84:	7019      	strb	r1, [r3, #0]
	}

	if (fs) {
 8002a86:	9b01      	ldr	r3, [sp, #4]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d001      	beq.n	8002a90 <f_mount+0x30>
		fs->fs_type = 0;				/* Clear new fs object */
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	7019      	strb	r1, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8002a90:	5013      	str	r3, [r2, r0]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8002a92:	1e18      	subs	r0, r3, #0
 8002a94:	d006      	beq.n	8002aa4 <f_mount+0x44>
 8002a96:	2000      	movs	r0, #0
 8002a98:	2c01      	cmp	r4, #1
 8002a9a:	d103      	bne.n	8002aa4 <f_mount+0x44>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8002a9c:	4669      	mov	r1, sp
 8002a9e:	a801      	add	r0, sp, #4
 8002aa0:	f7ff fe2c 	bl	80026fc <find_volume.isra.3>
	LEAVE_FF(fs, res);
}
 8002aa4:	b004      	add	sp, #16
 8002aa6:	bd10      	pop	{r4, pc}
 8002aa8:	20000024 	.word	0x20000024

08002aac <f_open>:
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8002aac:	2309      	movs	r3, #9
{
 8002aae:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ab0:	b099      	sub	sp, #100	; 0x64
 8002ab2:	1e07      	subs	r7, r0, #0
 8002ab4:	910b      	str	r1, [sp, #44]	; 0x2c
 8002ab6:	9209      	str	r2, [sp, #36]	; 0x24
	if (!fp) return FR_INVALID_OBJECT;
 8002ab8:	9302      	str	r3, [sp, #8]
 8002aba:	d100      	bne.n	8002abe <f_open+0x12>
 8002abc:	e243      	b.n	8002f46 <f_open+0x49a>
	fp->fs = 0;			/* Clear file object */
 8002abe:	2300      	movs	r3, #0
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
 8002ac0:	a90b      	add	r1, sp, #44	; 0x2c
	fp->fs = 0;			/* Clear file object */
 8002ac2:	6003      	str	r3, [r0, #0]
	res = find_volume(&dj.fs, &path, 0);
 8002ac4:	a80f      	add	r0, sp, #60	; 0x3c
 8002ac6:	f7ff fe19 	bl	80026fc <find_volume.isra.3>
 8002aca:	9002      	str	r0, [sp, #8]
#endif
	if (res == FR_OK) {
 8002acc:	2800      	cmp	r0, #0
 8002ace:	d000      	beq.n	8002ad2 <f_open+0x26>
 8002ad0:	e239      	b.n	8002f46 <f_open+0x49a>
		INIT_BUF(dj);
 8002ad2:	ab0c      	add	r3, sp, #48	; 0x30
 8002ad4:	9315      	str	r3, [sp, #84]	; 0x54
 8002ad6:	4b97      	ldr	r3, [pc, #604]	; (8002d34 <f_open+0x288>)
 8002ad8:	9316      	str	r3, [sp, #88]	; 0x58
		res = follow_path(&dj, path);	/* Follow the file path */
 8002ada:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002adc:	9301      	str	r3, [sp, #4]
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	2b2f      	cmp	r3, #47	; 0x2f
 8002ae2:	d001      	beq.n	8002ae8 <f_open+0x3c>
 8002ae4:	2b5c      	cmp	r3, #92	; 0x5c
 8002ae6:	d102      	bne.n	8002aee <f_open+0x42>
		path++;
 8002ae8:	9b01      	ldr	r3, [sp, #4]
 8002aea:	3301      	adds	r3, #1
 8002aec:	9301      	str	r3, [sp, #4]
	dp->sclust = 0;							/* Always start from the root directory */
 8002aee:	2400      	movs	r4, #0
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8002af0:	9b01      	ldr	r3, [sp, #4]
	dp->sclust = 0;							/* Always start from the root directory */
 8002af2:	9411      	str	r4, [sp, #68]	; 0x44
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	2b1f      	cmp	r3, #31
 8002af8:	d80b      	bhi.n	8002b12 <f_open+0x66>
		res = dir_sdi(dp, 0);
 8002afa:	a80f      	add	r0, sp, #60	; 0x3c
 8002afc:	f7ff ff74 	bl	80029e8 <dir_sdi.constprop.7>
		dp->dir = 0;
 8002b00:	9414      	str	r4, [sp, #80]	; 0x50
			if (!fp->lockid) res = FR_INT_ERR;
#endif
		}

#else				/* R/O configuration */
		if (res == FR_OK) {					/* Follow succeeded */
 8002b02:	42a0      	cmp	r0, r4
 8002b04:	d100      	bne.n	8002b08 <f_open+0x5c>
 8002b06:	e1f0      	b.n	8002eea <f_open+0x43e>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8002b08:	9002      	str	r0, [sp, #8]
 8002b0a:	e21c      	b.n	8002f46 <f_open+0x49a>
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8002b0c:	9b01      	ldr	r3, [sp, #4]
 8002b0e:	3301      	adds	r3, #1
 8002b10:	9301      	str	r3, [sp, #4]
 8002b12:	9b01      	ldr	r3, [sp, #4]
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	2b2f      	cmp	r3, #47	; 0x2f
 8002b18:	d0f8      	beq.n	8002b0c <f_open+0x60>
 8002b1a:	2b5c      	cmp	r3, #92	; 0x5c
 8002b1c:	d0f6      	beq.n	8002b0c <f_open+0x60>
	lfn = dp->lfn;
 8002b1e:	2500      	movs	r5, #0
 8002b20:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002b22:	9306      	str	r3, [sp, #24]
		w = p[si++];					/* Get a character */
 8002b24:	9b01      	ldr	r3, [sp, #4]
 8002b26:	1c6c      	adds	r4, r5, #1
 8002b28:	5d58      	ldrb	r0, [r3, r5]
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 8002b2a:	281f      	cmp	r0, #31
 8002b2c:	d91b      	bls.n	8002b66 <f_open+0xba>
 8002b2e:	282f      	cmp	r0, #47	; 0x2f
 8002b30:	d019      	beq.n	8002b66 <f_open+0xba>
 8002b32:	285c      	cmp	r0, #92	; 0x5c
 8002b34:	d017      	beq.n	8002b66 <f_open+0xba>
		if (di >= _MAX_LFN)				/* Reject too long name */
 8002b36:	2dff      	cmp	r5, #255	; 0xff
 8002b38:	d00e      	beq.n	8002b58 <f_open+0xac>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	f7ff f9e8 	bl	8001f10 <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8002b40:	2800      	cmp	r0, #0
 8002b42:	d009      	beq.n	8002b58 <f_open+0xac>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 8002b44:	287f      	cmp	r0, #127	; 0x7f
 8002b46:	d809      	bhi.n	8002b5c <f_open+0xb0>
 8002b48:	2300      	movs	r3, #0
	while (*str && *str != chr) str++;
 8002b4a:	497b      	ldr	r1, [pc, #492]	; (8002d38 <f_open+0x28c>)
 8002b4c:	5cca      	ldrb	r2, [r1, r3]
 8002b4e:	2a00      	cmp	r2, #0
 8002b50:	d004      	beq.n	8002b5c <f_open+0xb0>
 8002b52:	3301      	adds	r3, #1
 8002b54:	4290      	cmp	r0, r2
 8002b56:	d1f9      	bne.n	8002b4c <f_open+0xa0>
			dir = dj.dir;
			if (!dir) {						/* Current directory itself */
				res = FR_INVALID_NAME;
 8002b58:	2306      	movs	r3, #6
 8002b5a:	e0a7      	b.n	8002cac <f_open+0x200>
		lfn[di++] = w;					/* Store the Unicode character */
 8002b5c:	9b06      	ldr	r3, [sp, #24]
 8002b5e:	006d      	lsls	r5, r5, #1
 8002b60:	5358      	strh	r0, [r3, r5]
 8002b62:	0025      	movs	r5, r4
 8002b64:	e7de      	b.n	8002b24 <f_open+0x78>
	*path = &p[si];						/* Return pointer to the next segment */
 8002b66:	9b01      	ldr	r3, [sp, #4]
 8002b68:	191b      	adds	r3, r3, r4
 8002b6a:	9301      	str	r3, [sp, #4]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8002b6c:	2400      	movs	r4, #0
 8002b6e:	281f      	cmp	r0, #31
 8002b70:	d800      	bhi.n	8002b74 <f_open+0xc8>
 8002b72:	3404      	adds	r4, #4
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8002b74:	2d00      	cmp	r5, #0
 8002b76:	d0ef      	beq.n	8002b58 <f_open+0xac>
 8002b78:	9a06      	ldr	r2, [sp, #24]
 8002b7a:	006b      	lsls	r3, r5, #1
 8002b7c:	18d3      	adds	r3, r2, r3
		w = lfn[di - 1];
 8002b7e:	1e9a      	subs	r2, r3, #2
 8002b80:	8812      	ldrh	r2, [r2, #0]
		if (w != ' ' && w != '.') break;
 8002b82:	2a20      	cmp	r2, #32
 8002b84:	d002      	beq.n	8002b8c <f_open+0xe0>
 8002b86:	2a2e      	cmp	r2, #46	; 0x2e
 8002b88:	d000      	beq.n	8002b8c <f_open+0xe0>
 8002b8a:	e1df      	b.n	8002f4c <f_open+0x4a0>
		di--;
 8002b8c:	3d01      	subs	r5, #1
 8002b8e:	e7f1      	b.n	8002b74 <f_open+0xc8>
		*d++ = (BYTE)val;
 8002b90:	2120      	movs	r1, #32
 8002b92:	7019      	strb	r1, [r3, #0]
 8002b94:	3301      	adds	r3, #1
	while (cnt--)
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d1fa      	bne.n	8002b90 <f_open+0xe4>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	9906      	ldr	r1, [sp, #24]
 8002b9e:	005a      	lsls	r2, r3, #1
 8002ba0:	5a8a      	ldrh	r2, [r1, r2]
 8002ba2:	2a20      	cmp	r2, #32
 8002ba4:	d025      	beq.n	8002bf2 <f_open+0x146>
 8002ba6:	2a2e      	cmp	r2, #46	; 0x2e
 8002ba8:	d023      	beq.n	8002bf2 <f_open+0x146>
	if (si) cf |= NS_LOSS | NS_LFN;
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <f_open+0x106>
 8002bae:	2203      	movs	r2, #3
 8002bb0:	4314      	orrs	r4, r2
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8002bb2:	006a      	lsls	r2, r5, #1
 8002bb4:	9906      	ldr	r1, [sp, #24]
 8002bb6:	3a02      	subs	r2, #2
 8002bb8:	5a8a      	ldrh	r2, [r1, r2]
 8002bba:	2a2e      	cmp	r2, #46	; 0x2e
 8002bbc:	d002      	beq.n	8002bc4 <f_open+0x118>
 8002bbe:	3d01      	subs	r5, #1
 8002bc0:	2d00      	cmp	r5, #0
 8002bc2:	d1f6      	bne.n	8002bb2 <f_open+0x106>
		dp->fn[i++] = (BYTE)w;
 8002bc4:	2208      	movs	r2, #8
 8002bc6:	9203      	str	r2, [sp, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	0016      	movs	r6, r2
 8002bcc:	9205      	str	r2, [sp, #20]
		w = lfn[si++];					/* Get an LFN character */
 8002bce:	1c5a      	adds	r2, r3, #1
 8002bd0:	9204      	str	r2, [sp, #16]
 8002bd2:	9a06      	ldr	r2, [sp, #24]
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	5a98      	ldrh	r0, [r3, r2]
		if (!w) break;					/* Break on end of the LFN */
 8002bd8:	2800      	cmp	r0, #0
 8002bda:	d01e      	beq.n	8002c1a <f_open+0x16e>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8002bdc:	2820      	cmp	r0, #32
 8002bde:	d004      	beq.n	8002bea <f_open+0x13e>
 8002be0:	282e      	cmp	r0, #46	; 0x2e
 8002be2:	d108      	bne.n	8002bf6 <f_open+0x14a>
 8002be4:	9b04      	ldr	r3, [sp, #16]
 8002be6:	42ab      	cmp	r3, r5
 8002be8:	d00c      	beq.n	8002c04 <f_open+0x158>
			cf |= NS_LOSS | NS_LFN; continue;
 8002bea:	2303      	movs	r3, #3
 8002bec:	431c      	orrs	r4, r3
		dp->fn[i++] = (BYTE)w;
 8002bee:	9b04      	ldr	r3, [sp, #16]
 8002bf0:	e7ed      	b.n	8002bce <f_open+0x122>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	e7d2      	b.n	8002b9c <f_open+0xf0>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8002bf6:	9b05      	ldr	r3, [sp, #20]
 8002bf8:	9a03      	ldr	r2, [sp, #12]
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d206      	bcs.n	8002c0c <f_open+0x160>
 8002bfe:	9b04      	ldr	r3, [sp, #16]
 8002c00:	42ab      	cmp	r3, r5
 8002c02:	d165      	bne.n	8002cd0 <f_open+0x224>
			if (ni == 11) {				/* Long extension */
 8002c04:	9b03      	ldr	r3, [sp, #12]
 8002c06:	2b0b      	cmp	r3, #11
 8002c08:	d15a      	bne.n	8002cc0 <f_open+0x214>
 8002c0a:	e002      	b.n	8002c12 <f_open+0x166>
 8002c0c:	9b03      	ldr	r3, [sp, #12]
 8002c0e:	2b0b      	cmp	r3, #11
 8002c10:	d14e      	bne.n	8002cb0 <f_open+0x204>
				cf |= NS_LOSS | NS_LFN; break;
 8002c12:	2303      	movs	r3, #3
 8002c14:	431c      	orrs	r4, r3
 8002c16:	3308      	adds	r3, #8
 8002c18:	9303      	str	r3, [sp, #12]
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8002c1a:	ad0f      	add	r5, sp, #60	; 0x3c
 8002c1c:	69ab      	ldr	r3, [r5, #24]
 8002c1e:	781a      	ldrb	r2, [r3, #0]
 8002c20:	2ae5      	cmp	r2, #229	; 0xe5
 8002c22:	d101      	bne.n	8002c28 <f_open+0x17c>
 8002c24:	3ae0      	subs	r2, #224	; 0xe0
 8002c26:	701a      	strb	r2, [r3, #0]
	if (ni == 8) b <<= 2;
 8002c28:	9b03      	ldr	r3, [sp, #12]
 8002c2a:	2b08      	cmp	r3, #8
 8002c2c:	d101      	bne.n	8002c32 <f_open+0x186>
 8002c2e:	00b6      	lsls	r6, r6, #2
 8002c30:	b2f6      	uxtb	r6, r6
 8002c32:	230c      	movs	r3, #12
 8002c34:	4033      	ands	r3, r6
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 8002c36:	2b0c      	cmp	r3, #12
 8002c38:	d002      	beq.n	8002c40 <f_open+0x194>
 8002c3a:	43f2      	mvns	r2, r6
 8002c3c:	0792      	lsls	r2, r2, #30
 8002c3e:	d101      	bne.n	8002c44 <f_open+0x198>
		cf |= NS_LFN;
 8002c40:	2202      	movs	r2, #2
 8002c42:	4314      	orrs	r4, r2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8002c44:	07a2      	lsls	r2, r4, #30
 8002c46:	d409      	bmi.n	8002c5c <f_open+0x1b0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8002c48:	2203      	movs	r2, #3
 8002c4a:	4016      	ands	r6, r2
 8002c4c:	2e01      	cmp	r6, #1
 8002c4e:	d101      	bne.n	8002c54 <f_open+0x1a8>
 8002c50:	320d      	adds	r2, #13
 8002c52:	4314      	orrs	r4, r2
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8002c54:	2b04      	cmp	r3, #4
 8002c56:	d101      	bne.n	8002c5c <f_open+0x1b0>
 8002c58:	3304      	adds	r3, #4
 8002c5a:	431c      	orrs	r4, r3
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8002c5c:	69ab      	ldr	r3, [r5, #24]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8002c5e:	0028      	movs	r0, r5
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8002c60:	72dc      	strb	r4, [r3, #11]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8002c62:	f7ff fec1 	bl	80029e8 <dir_sdi.constprop.7>
	if (res != FR_OK) return res;
 8002c66:	2800      	cmp	r0, #0
 8002c68:	d111      	bne.n	8002c8e <f_open+0x1e2>
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8002c6a:	22ff      	movs	r2, #255	; 0xff
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	0016      	movs	r6, r2
 8002c70:	425b      	negs	r3, r3
 8002c72:	842b      	strh	r3, [r5, #32]
 8002c74:	9205      	str	r2, [sp, #20]
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8002c76:	9307      	str	r3, [sp, #28]
		res = move_window(dp->fs, dp->sect);
 8002c78:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8002c7a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002c7c:	f7ff fcee 	bl	800265c <move_window>
		if (res != FR_OK) break;
 8002c80:	2800      	cmp	r0, #0
 8002c82:	d104      	bne.n	8002c8e <f_open+0x1e2>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8002c84:	9d14      	ldr	r5, [sp, #80]	; 0x50
		c = dir[DIR_Name];
 8002c86:	782a      	ldrb	r2, [r5, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8002c88:	2a00      	cmp	r2, #0
 8002c8a:	d145      	bne.n	8002d18 <f_open+0x26c>
 8002c8c:	2004      	movs	r0, #4
			ns = dp->fn[NSFLAG];
 8002c8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002c90:	9303      	str	r3, [sp, #12]
 8002c92:	7adb      	ldrb	r3, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8002c94:	2800      	cmp	r0, #0
 8002c96:	d100      	bne.n	8002c9a <f_open+0x1ee>
 8002c98:	e10f      	b.n	8002eba <f_open+0x40e>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8002c9a:	2804      	cmp	r0, #4
 8002c9c:	d000      	beq.n	8002ca0 <f_open+0x1f4>
 8002c9e:	e733      	b.n	8002b08 <f_open+0x5c>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8002ca0:	2205      	movs	r2, #5
 8002ca2:	9202      	str	r2, [sp, #8]
 8002ca4:	4203      	tst	r3, r0
 8002ca6:	d100      	bne.n	8002caa <f_open+0x1fe>
 8002ca8:	e14d      	b.n	8002f46 <f_open+0x49a>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8002caa:	2304      	movs	r3, #4
				res = FR_INVALID_NAME;
 8002cac:	9302      	str	r3, [sp, #8]
 8002cae:	e14a      	b.n	8002f46 <f_open+0x49a>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8002cb0:	9b04      	ldr	r3, [sp, #16]
 8002cb2:	42ab      	cmp	r3, r5
 8002cb4:	d004      	beq.n	8002cc0 <f_open+0x214>
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	431c      	orrs	r4, r3
			if (si > di) break;			/* No extension */
 8002cba:	9b04      	ldr	r3, [sp, #16]
 8002cbc:	42ab      	cmp	r3, r5
 8002cbe:	d8ac      	bhi.n	8002c1a <f_open+0x16e>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8002cc0:	230b      	movs	r3, #11
			b <<= 2; continue;
 8002cc2:	00b6      	lsls	r6, r6, #2
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8002cc4:	9303      	str	r3, [sp, #12]
			b <<= 2; continue;
 8002cc6:	b2f6      	uxtb	r6, r6
 8002cc8:	9504      	str	r5, [sp, #16]
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8002cca:	3b03      	subs	r3, #3
		dp->fn[i++] = (BYTE)w;
 8002ccc:	9305      	str	r3, [sp, #20]
 8002cce:	e78e      	b.n	8002bee <f_open+0x142>
		if (w >= 0x80) {				/* Non ASCII character */
 8002cd0:	287f      	cmp	r0, #127	; 0x7f
 8002cd2:	d90c      	bls.n	8002cee <f_open+0x242>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	f7ff f91b 	bl	8001f10 <ff_convert>
 8002cda:	2302      	movs	r3, #2
 8002cdc:	431c      	orrs	r4, r3
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8002cde:	2800      	cmp	r0, #0
 8002ce0:	d00e      	beq.n	8002d00 <f_open+0x254>
 8002ce2:	4b16      	ldr	r3, [pc, #88]	; (8002d3c <f_open+0x290>)
 8002ce4:	1818      	adds	r0, r3, r0
 8002ce6:	3880      	subs	r0, #128	; 0x80
 8002ce8:	7800      	ldrb	r0, [r0, #0]
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8002cea:	2800      	cmp	r0, #0
 8002cec:	d008      	beq.n	8002d00 <f_open+0x254>
		dp->fn[i++] = (BYTE)w;
 8002cee:	2300      	movs	r3, #0
	while (*str && *str != chr) str++;
 8002cf0:	4913      	ldr	r1, [pc, #76]	; (8002d40 <f_open+0x294>)
 8002cf2:	5cca      	ldrb	r2, [r1, r3]
 8002cf4:	2a00      	cmp	r2, #0
 8002cf6:	d100      	bne.n	8002cfa <f_open+0x24e>
 8002cf8:	e12e      	b.n	8002f58 <f_open+0x4ac>
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	4282      	cmp	r2, r0
 8002cfe:	d1f8      	bne.n	8002cf2 <f_open+0x246>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8002d00:	2303      	movs	r3, #3
 8002d02:	205f      	movs	r0, #95	; 0x5f
 8002d04:	431c      	orrs	r4, r3
		dp->fn[i++] = (BYTE)w;
 8002d06:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002d08:	9a05      	ldr	r2, [sp, #20]
 8002d0a:	5498      	strb	r0, [r3, r2]
 8002d0c:	0013      	movs	r3, r2
 8002d0e:	3301      	adds	r3, #1
 8002d10:	e7dc      	b.n	8002ccc <f_open+0x220>
					b |= 2;
 8002d12:	2302      	movs	r3, #2
 8002d14:	431e      	orrs	r6, r3
 8002d16:	e7f6      	b.n	8002d06 <f_open+0x25a>
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8002d18:	2ae5      	cmp	r2, #229	; 0xe5
 8002d1a:	d006      	beq.n	8002d2a <f_open+0x27e>
		a = dir[DIR_Attr] & AM_MASK;
 8002d1c:	233f      	movs	r3, #63	; 0x3f
 8002d1e:	7ae9      	ldrb	r1, [r5, #11]
 8002d20:	400b      	ands	r3, r1
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8002d22:	0709      	lsls	r1, r1, #28
 8002d24:	d50e      	bpl.n	8002d44 <f_open+0x298>
 8002d26:	2b0f      	cmp	r3, #15
 8002d28:	d00e      	beq.n	8002d48 <f_open+0x29c>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8002d2a:	9a07      	ldr	r2, [sp, #28]
 8002d2c:	ab0f      	add	r3, sp, #60	; 0x3c
 8002d2e:	841a      	strh	r2, [r3, #32]
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8002d30:	26ff      	movs	r6, #255	; 0xff
 8002d32:	e058      	b.n	8002de6 <f_open+0x33a>
 8002d34:	2000002a 	.word	0x2000002a
 8002d38:	08004243 	.word	0x08004243
 8002d3c:	080041b6 	.word	0x080041b6
 8002d40:	0800424c 	.word	0x0800424c
			if (a == AM_LFN) {			/* An LFN entry is found */
 8002d44:	2b0f      	cmp	r3, #15
 8002d46:	d179      	bne.n	8002e3c <f_open+0x390>
				if (dp->lfn) {
 8002d48:	9916      	ldr	r1, [sp, #88]	; 0x58
 8002d4a:	ab0f      	add	r3, sp, #60	; 0x3c
 8002d4c:	9104      	str	r1, [sp, #16]
 8002d4e:	2900      	cmp	r1, #0
 8002d50:	d049      	beq.n	8002de6 <f_open+0x33a>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8002d52:	2140      	movs	r1, #64	; 0x40
 8002d54:	420a      	tst	r2, r1
 8002d56:	d068      	beq.n	8002e2a <f_open+0x37e>
						sum = dir[LDIR_Chksum];
 8002d58:	7b68      	ldrb	r0, [r5, #13]
						c &= ~LLEF; ord = c;	/* LFN start order */
 8002d5a:	438a      	bics	r2, r1
						sum = dir[LDIR_Chksum];
 8002d5c:	9005      	str	r0, [sp, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 8002d5e:	0016      	movs	r6, r2
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8002d60:	88da      	ldrh	r2, [r3, #6]
 8002d62:	841a      	strh	r2, [r3, #32]
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8002d64:	7b6b      	ldrb	r3, [r5, #13]
 8002d66:	9a05      	ldr	r2, [sp, #20]
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d1e1      	bne.n	8002d30 <f_open+0x284>
	if (LD_WORD(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8002d6c:	7eea      	ldrb	r2, [r5, #27]
 8002d6e:	7eab      	ldrb	r3, [r5, #26]
 8002d70:	0212      	lsls	r2, r2, #8
 8002d72:	4313      	orrs	r3, r2
 8002d74:	b21b      	sxth	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1da      	bne.n	8002d30 <f_open+0x284>
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8002d7a:	223f      	movs	r2, #63	; 0x3f
 8002d7c:	782c      	ldrb	r4, [r5, #0]
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8002d7e:	9303      	str	r3, [sp, #12]
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8002d80:	4014      	ands	r4, r2
 8002d82:	3c01      	subs	r4, #1
 8002d84:	3a32      	subs	r2, #50	; 0x32
 8002d86:	4354      	muls	r4, r2
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8002d88:	3a0c      	subs	r2, #12
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character */
 8002d8a:	9903      	ldr	r1, [sp, #12]
 8002d8c:	4b7b      	ldr	r3, [pc, #492]	; (8002f7c <f_open+0x4d0>)
 8002d8e:	5ccb      	ldrb	r3, [r1, r3]
 8002d90:	18e9      	adds	r1, r5, r3
 8002d92:	7849      	ldrb	r1, [r1, #1]
 8002d94:	5ceb      	ldrb	r3, [r5, r3]
 8002d96:	0209      	lsls	r1, r1, #8
 8002d98:	430b      	orrs	r3, r1
 8002d9a:	9306      	str	r3, [sp, #24]
		if (wc) {
 8002d9c:	2a00      	cmp	r2, #0
 8002d9e:	d048      	beq.n	8002e32 <f_open+0x386>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 8002da0:	2cfe      	cmp	r4, #254	; 0xfe
 8002da2:	d8c5      	bhi.n	8002d30 <f_open+0x284>
 8002da4:	0018      	movs	r0, r3
 8002da6:	f7ff f8d1 	bl	8001f4c <ff_wtoupper>
 8002daa:	1c63      	adds	r3, r4, #1
 8002dac:	9308      	str	r3, [sp, #32]
 8002dae:	9b04      	ldr	r3, [sp, #16]
 8002db0:	0064      	lsls	r4, r4, #1
 8002db2:	900a      	str	r0, [sp, #40]	; 0x28
 8002db4:	5ae0      	ldrh	r0, [r4, r3]
 8002db6:	f7ff f8c9 	bl	8001f4c <ff_wtoupper>
 8002dba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002dbc:	4283      	cmp	r3, r0
 8002dbe:	d1b7      	bne.n	8002d30 <f_open+0x284>
		uc = LD_WORD(dir + LfnOfs[s]);		/* Pick an LFN character */
 8002dc0:	9a06      	ldr	r2, [sp, #24]
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 8002dc2:	9c08      	ldr	r4, [sp, #32]
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8002dc4:	9b03      	ldr	r3, [sp, #12]
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	9303      	str	r3, [sp, #12]
 8002dca:	2b0d      	cmp	r3, #13
 8002dcc:	d1dd      	bne.n	8002d8a <f_open+0x2de>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 8002dce:	782b      	ldrb	r3, [r5, #0]
 8002dd0:	065b      	lsls	r3, r3, #25
 8002dd2:	d506      	bpl.n	8002de2 <f_open+0x336>
 8002dd4:	2a00      	cmp	r2, #0
 8002dd6:	d004      	beq.n	8002de2 <f_open+0x336>
 8002dd8:	9b04      	ldr	r3, [sp, #16]
 8002dda:	0064      	lsls	r4, r4, #1
 8002ddc:	5ae3      	ldrh	r3, [r4, r3]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d1a6      	bne.n	8002d30 <f_open+0x284>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8002de2:	3e01      	subs	r6, #1
 8002de4:	b2f6      	uxtb	r6, r6
	i = dp->index + 1;
 8002de6:	ac0f      	add	r4, sp, #60	; 0x3c
 8002de8:	88e5      	ldrh	r5, [r4, #6]
 8002dea:	3501      	adds	r5, #1
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8002dec:	b2ab      	uxth	r3, r5
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d100      	bne.n	8002df4 <f_open+0x348>
 8002df2:	e74b      	b.n	8002c8c <f_open+0x1e0>
 8002df4:	6923      	ldr	r3, [r4, #16]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d100      	bne.n	8002dfc <f_open+0x350>
 8002dfa:	e747      	b.n	8002c8c <f_open+0x1e0>
	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8002dfc:	220f      	movs	r2, #15
 8002dfe:	402a      	ands	r2, r5
 8002e00:	9203      	str	r2, [sp, #12]
 8002e02:	d109      	bne.n	8002e18 <f_open+0x36c>
		if (!dp->clust) {		/* Static table */
 8002e04:	68e1      	ldr	r1, [r4, #12]
		dp->sect++;					/* Next sector */
 8002e06:	3301      	adds	r3, #1
 8002e08:	6820      	ldr	r0, [r4, #0]
 8002e0a:	6123      	str	r3, [r4, #16]
		if (!dp->clust) {		/* Static table */
 8002e0c:	2900      	cmp	r1, #0
 8002e0e:	d13a      	bne.n	8002e86 <f_open+0x3da>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8002e10:	8903      	ldrh	r3, [r0, #8]
 8002e12:	429d      	cmp	r5, r3
 8002e14:	d300      	bcc.n	8002e18 <f_open+0x36c>
 8002e16:	e739      	b.n	8002c8c <f_open+0x1e0>
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8002e18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002e1a:	9903      	ldr	r1, [sp, #12]
 8002e1c:	3328      	adds	r3, #40	; 0x28
 8002e1e:	0149      	lsls	r1, r1, #5
	dp->index = (WORD)i;	/* Current index */
 8002e20:	aa0f      	add	r2, sp, #60	; 0x3c
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8002e22:	185b      	adds	r3, r3, r1
	dp->index = (WORD)i;	/* Current index */
 8002e24:	80d5      	strh	r5, [r2, #6]
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8002e26:	9314      	str	r3, [sp, #80]	; 0x50
 8002e28:	e726      	b.n	8002c78 <f_open+0x1cc>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8002e2a:	42b2      	cmp	r2, r6
 8002e2c:	d000      	beq.n	8002e30 <f_open+0x384>
 8002e2e:	e77f      	b.n	8002d30 <f_open+0x284>
 8002e30:	e798      	b.n	8002d64 <f_open+0x2b8>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8002e32:	4b53      	ldr	r3, [pc, #332]	; (8002f80 <f_open+0x4d4>)
 8002e34:	9906      	ldr	r1, [sp, #24]
 8002e36:	4299      	cmp	r1, r3
 8002e38:	d0c4      	beq.n	8002dc4 <f_open+0x318>
 8002e3a:	e779      	b.n	8002d30 <f_open+0x284>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8002e3c:	2e00      	cmp	r6, #0
 8002e3e:	d10f      	bne.n	8002e60 <f_open+0x3b4>
 8002e40:	0029      	movs	r1, r5
 8002e42:	002a      	movs	r2, r5
 8002e44:	310b      	adds	r1, #11
	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 8002e46:	0873      	lsrs	r3, r6, #1
 8002e48:	7814      	ldrb	r4, [r2, #0]
 8002e4a:	01f6      	lsls	r6, r6, #7
 8002e4c:	4333      	orrs	r3, r6
 8002e4e:	191b      	adds	r3, r3, r4
 8002e50:	3201      	adds	r2, #1
 8002e52:	b2de      	uxtb	r6, r3
 8002e54:	4291      	cmp	r1, r2
 8002e56:	d1f6      	bne.n	8002e46 <f_open+0x39a>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8002e58:	9b05      	ldr	r3, [sp, #20]
 8002e5a:	42b3      	cmp	r3, r6
 8002e5c:	d100      	bne.n	8002e60 <f_open+0x3b4>
 8002e5e:	e716      	b.n	8002c8e <f_open+0x1e2>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8002e60:	2401      	movs	r4, #1
 8002e62:	aa0f      	add	r2, sp, #60	; 0x3c
 8002e64:	6991      	ldr	r1, [r2, #24]
 8002e66:	7acb      	ldrb	r3, [r1, #11]
 8002e68:	4023      	ands	r3, r4
 8002e6a:	d006      	beq.n	8002e7a <f_open+0x3ce>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8002e6c:	9b07      	ldr	r3, [sp, #28]
 8002e6e:	8413      	strh	r3, [r2, #32]
 8002e70:	e75e      	b.n	8002d30 <f_open+0x284>
 8002e72:	0033      	movs	r3, r6
	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8002e74:	2e0b      	cmp	r6, #11
 8002e76:	d100      	bne.n	8002e7a <f_open+0x3ce>
 8002e78:	e709      	b.n	8002c8e <f_open+0x1e2>
 8002e7a:	1c5e      	adds	r6, r3, #1
 8002e7c:	5cec      	ldrb	r4, [r5, r3]
 8002e7e:	5ccb      	ldrb	r3, [r1, r3]
 8002e80:	429c      	cmp	r4, r3
 8002e82:	d0f6      	beq.n	8002e72 <f_open+0x3c6>
 8002e84:	e7f2      	b.n	8002e6c <f_open+0x3c0>
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8002e86:	7883      	ldrb	r3, [r0, #2]
 8002e88:	092a      	lsrs	r2, r5, #4
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	421a      	tst	r2, r3
 8002e8e:	d1c3      	bne.n	8002e18 <f_open+0x36c>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8002e90:	f7ff fd40 	bl	8002914 <get_fat>
 8002e94:	0001      	movs	r1, r0
				if (clst <= 1) return FR_INT_ERR;
 8002e96:	2801      	cmp	r0, #1
 8002e98:	d90b      	bls.n	8002eb2 <f_open+0x406>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8002e9a:	1c43      	adds	r3, r0, #1
 8002e9c:	d00b      	beq.n	8002eb6 <f_open+0x40a>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8002e9e:	6820      	ldr	r0, [r4, #0]
 8002ea0:	68c3      	ldr	r3, [r0, #12]
 8002ea2:	4299      	cmp	r1, r3
 8002ea4:	d300      	bcc.n	8002ea8 <f_open+0x3fc>
 8002ea6:	e6f1      	b.n	8002c8c <f_open+0x1e0>
				dp->clust = clst;				/* Initialize data for new cluster */
 8002ea8:	60e1      	str	r1, [r4, #12]
				dp->sect = clust2sect(dp->fs, clst);
 8002eaa:	f7ff fd27 	bl	80028fc <clust2sect>
 8002eae:	6120      	str	r0, [r4, #16]
 8002eb0:	e7b2      	b.n	8002e18 <f_open+0x36c>
				if (clst <= 1) return FR_INT_ERR;
 8002eb2:	2002      	movs	r0, #2
 8002eb4:	e6eb      	b.n	8002c8e <f_open+0x1e2>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8002eb6:	2001      	movs	r0, #1
 8002eb8:	e6e9      	b.n	8002c8e <f_open+0x1e2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8002eba:	2204      	movs	r2, #4
 8002ebc:	9914      	ldr	r1, [sp, #80]	; 0x50
 8002ebe:	4213      	tst	r3, r2
 8002ec0:	d113      	bne.n	8002eea <f_open+0x43e>
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8002ec2:	7acb      	ldrb	r3, [r1, #11]
 8002ec4:	06db      	lsls	r3, r3, #27
 8002ec6:	d556      	bpl.n	8002f76 <f_open+0x4ca>
	cl = LD_WORD(dir + DIR_FstClusLO);
 8002ec8:	7ecb      	ldrb	r3, [r1, #27]
 8002eca:	7e8a      	ldrb	r2, [r1, #26]
 8002ecc:	021b      	lsls	r3, r3, #8
 8002ece:	4313      	orrs	r3, r2
			dp->sclust = ld_clust(dp->fs, dir);
 8002ed0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002ed2:	9203      	str	r2, [sp, #12]
	if (fs->fs_type == FS_FAT32)
 8002ed4:	7812      	ldrb	r2, [r2, #0]
 8002ed6:	2a03      	cmp	r2, #3
 8002ed8:	d105      	bne.n	8002ee6 <f_open+0x43a>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8002eda:	7d48      	ldrb	r0, [r1, #21]
 8002edc:	7d0a      	ldrb	r2, [r1, #20]
 8002ede:	0200      	lsls	r0, r0, #8
 8002ee0:	4302      	orrs	r2, r0
 8002ee2:	0412      	lsls	r2, r2, #16
 8002ee4:	4313      	orrs	r3, r2
			dp->sclust = ld_clust(dp->fs, dir);
 8002ee6:	9311      	str	r3, [sp, #68]	; 0x44
 8002ee8:	e613      	b.n	8002b12 <f_open+0x66>
		dir = dj.dir;
 8002eea:	9b14      	ldr	r3, [sp, #80]	; 0x50
			if (!dir) {						/* Current directory itself */
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d100      	bne.n	8002ef2 <f_open+0x446>
 8002ef0:	e632      	b.n	8002b58 <f_open+0xac>
			} else {
				if (dir[DIR_Attr] & AM_DIR)	/* It is a directory */
 8002ef2:	2110      	movs	r1, #16
 8002ef4:	7ada      	ldrb	r2, [r3, #11]
 8002ef6:	400a      	ands	r2, r1
 8002ef8:	d000      	beq.n	8002efc <f_open+0x450>
 8002efa:	e6d6      	b.n	8002caa <f_open+0x1fe>
	mode &= FA_READ;
 8002efc:	2101      	movs	r1, #1
 8002efe:	9809      	ldr	r0, [sp, #36]	; 0x24
#endif
		FREE_BUF();

		if (res == FR_OK) {
			fp->flag = mode;					/* File access mode */
			fp->err = 0;						/* Clear error flag */
 8002f00:	71fa      	strb	r2, [r7, #7]
	mode &= FA_READ;
 8002f02:	4008      	ands	r0, r1
			fp->flag = mode;					/* File access mode */
 8002f04:	71b8      	strb	r0, [r7, #6]
	cl = LD_WORD(dir + DIR_FstClusLO);
 8002f06:	7eda      	ldrb	r2, [r3, #27]
 8002f08:	7e98      	ldrb	r0, [r3, #26]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8002f0a:	990f      	ldr	r1, [sp, #60]	; 0x3c
	cl = LD_WORD(dir + DIR_FstClusLO);
 8002f0c:	0212      	lsls	r2, r2, #8
 8002f0e:	4302      	orrs	r2, r0
	if (fs->fs_type == FS_FAT32)
 8002f10:	7808      	ldrb	r0, [r1, #0]
 8002f12:	2803      	cmp	r0, #3
 8002f14:	d105      	bne.n	8002f22 <f_open+0x476>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8002f16:	7d5c      	ldrb	r4, [r3, #21]
 8002f18:	7d18      	ldrb	r0, [r3, #20]
 8002f1a:	0224      	lsls	r4, r4, #8
 8002f1c:	4320      	orrs	r0, r4
 8002f1e:	0400      	lsls	r0, r0, #16
 8002f20:	4302      	orrs	r2, r0
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8002f22:	613a      	str	r2, [r7, #16]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8002f24:	7f5a      	ldrb	r2, [r3, #29]
 8002f26:	7f18      	ldrb	r0, [r3, #28]
 8002f28:	0212      	lsls	r2, r2, #8
 8002f2a:	4310      	orrs	r0, r2
 8002f2c:	7f9a      	ldrb	r2, [r3, #30]
 8002f2e:	7fdb      	ldrb	r3, [r3, #31]
 8002f30:	0412      	lsls	r2, r2, #16
 8002f32:	4302      	orrs	r2, r0
 8002f34:	061b      	lsls	r3, r3, #24
 8002f36:	4313      	orrs	r3, r2
 8002f38:	60fb      	str	r3, [r7, #12]
			fp->fptr = 0;						/* File pointer */
 8002f3a:	2300      	movs	r3, #0
			fp->dsect = 0;
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8002f3c:	6039      	str	r1, [r7, #0]
			fp->fptr = 0;						/* File pointer */
 8002f3e:	60bb      	str	r3, [r7, #8]
			fp->dsect = 0;
 8002f40:	61bb      	str	r3, [r7, #24]
			fp->id = fp->fs->id;
 8002f42:	88cb      	ldrh	r3, [r1, #6]
 8002f44:	80bb      	strh	r3, [r7, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
}
 8002f46:	9802      	ldr	r0, [sp, #8]
 8002f48:	b019      	add	sp, #100	; 0x64
 8002f4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	lfn[di] = 0;						/* LFN is created */
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	801a      	strh	r2, [r3, #0]
 8002f50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002f52:	001a      	movs	r2, r3
 8002f54:	320b      	adds	r2, #11
 8002f56:	e61e      	b.n	8002b96 <f_open+0xea>
				if (IsUpper(w)) {		/* ASCII large capital */
 8002f58:	0003      	movs	r3, r0
 8002f5a:	3b41      	subs	r3, #65	; 0x41
 8002f5c:	2b19      	cmp	r3, #25
 8002f5e:	d800      	bhi.n	8002f62 <f_open+0x4b6>
 8002f60:	e6d7      	b.n	8002d12 <f_open+0x266>
					if (IsLower(w)) {	/* ASCII small capital */
 8002f62:	0003      	movs	r3, r0
 8002f64:	3b61      	subs	r3, #97	; 0x61
 8002f66:	2b19      	cmp	r3, #25
 8002f68:	d900      	bls.n	8002f6c <f_open+0x4c0>
 8002f6a:	e6cc      	b.n	8002d06 <f_open+0x25a>
						b |= 1; w -= 0x20;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	3820      	subs	r0, #32
 8002f70:	431e      	orrs	r6, r3
 8002f72:	b280      	uxth	r0, r0
 8002f74:	e6c7      	b.n	8002d06 <f_open+0x25a>
				res = FR_NO_PATH; break;
 8002f76:	2005      	movs	r0, #5
 8002f78:	e5c6      	b.n	8002b08 <f_open+0x5c>
 8002f7a:	46c0      	nop			; (mov r8, r8)
 8002f7c:	08004236 	.word	0x08004236
 8002f80:	0000ffff 	.word	0x0000ffff

08002f84 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8002f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f86:	001f      	movs	r7, r3
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 8002f88:	2300      	movs	r3, #0
{
 8002f8a:	b085      	sub	sp, #20
	*br = 0;	/* Clear read byte counter */
 8002f8c:	603b      	str	r3, [r7, #0]
{
 8002f8e:	0004      	movs	r4, r0
 8002f90:	9102      	str	r1, [sp, #8]
 8002f92:	0015      	movs	r5, r2

	res = validate(fp);							/* Check validity */
 8002f94:	f7ff fb4c 	bl	8002630 <validate>
 8002f98:	9000      	str	r0, [sp, #0]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8002f9a:	2800      	cmp	r0, #0
 8002f9c:	d10e      	bne.n	8002fbc <f_read+0x38>
	if (fp->err)								/* Check error */
 8002f9e:	79e3      	ldrb	r3, [r4, #7]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d121      	bne.n	8002fe8 <f_read+0x64>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8002fa4:	79a3      	ldrb	r3, [r4, #6]
 8002fa6:	07db      	lsls	r3, r3, #31
 8002fa8:	d400      	bmi.n	8002fac <f_read+0x28>
 8002faa:	e06f      	b.n	800308c <f_read+0x108>
		LEAVE_FF(fp->fs, FR_DENIED);
	remain = fp->fsize - fp->fptr;
 8002fac:	68e3      	ldr	r3, [r4, #12]
 8002fae:	68a2      	ldr	r2, [r4, #8]
 8002fb0:	1a9e      	subs	r6, r3, r2
 8002fb2:	42ae      	cmp	r6, r5
 8002fb4:	d900      	bls.n	8002fb8 <f_read+0x34>
 8002fb6:	002e      	movs	r6, r5
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */

	for ( ;  btr;								/* Repeat until all data read */
 8002fb8:	2e00      	cmp	r6, #0
 8002fba:	d102      	bne.n	8002fc2 <f_read+0x3e>
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
}
 8002fbc:	9800      	ldr	r0, [sp, #0]
 8002fbe:	b005      	add	sp, #20
 8002fc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 8002fc2:	68a3      	ldr	r3, [r4, #8]
 8002fc4:	05da      	lsls	r2, r3, #23
 8002fc6:	d144      	bne.n	8003052 <f_read+0xce>
 8002fc8:	6820      	ldr	r0, [r4, #0]
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8002fca:	0a5a      	lsrs	r2, r3, #9
 8002fcc:	7881      	ldrb	r1, [r0, #2]
 8002fce:	3901      	subs	r1, #1
 8002fd0:	400a      	ands	r2, r1
 8002fd2:	b2d2      	uxtb	r2, r2
 8002fd4:	9201      	str	r2, [sp, #4]
			if (!csect) {						/* On the cluster boundary? */
 8002fd6:	2a00      	cmp	r2, #0
 8002fd8:	d111      	bne.n	8002ffe <f_read+0x7a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d106      	bne.n	8002fec <f_read+0x68>
					clst = fp->sclust;			/* Follow from the origin */
 8002fde:	6920      	ldr	r0, [r4, #16]
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8002fe0:	2801      	cmp	r0, #1
 8002fe2:	d807      	bhi.n	8002ff4 <f_read+0x70>
 8002fe4:	2302      	movs	r3, #2
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002fe6:	71e3      	strb	r3, [r4, #7]
		LEAVE_FF(fp->fs, FR_DENIED);
 8002fe8:	9300      	str	r3, [sp, #0]
 8002fea:	e7e7      	b.n	8002fbc <f_read+0x38>
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 8002fec:	6961      	ldr	r1, [r4, #20]
 8002fee:	f7ff fc91 	bl	8002914 <get_fat>
 8002ff2:	e7f5      	b.n	8002fe0 <f_read+0x5c>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002ff4:	1c43      	adds	r3, r0, #1
 8002ff6:	d101      	bne.n	8002ffc <f_read+0x78>
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e7f4      	b.n	8002fe6 <f_read+0x62>
				fp->clust = clst;				/* Update current cluster */
 8002ffc:	6160      	str	r0, [r4, #20]
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8002ffe:	6823      	ldr	r3, [r4, #0]
 8003000:	6961      	ldr	r1, [r4, #20]
 8003002:	0018      	movs	r0, r3
 8003004:	9303      	str	r3, [sp, #12]
 8003006:	f7ff fc79 	bl	80028fc <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800300a:	2800      	cmp	r0, #0
 800300c:	d0ea      	beq.n	8002fe4 <f_read+0x60>
			sect += csect;
 800300e:	9b01      	ldr	r3, [sp, #4]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8003010:	0a75      	lsrs	r5, r6, #9
			sect += csect;
 8003012:	181a      	adds	r2, r3, r0
			if (cc) {							/* Read maximum contiguous sectors directly */
 8003014:	2d00      	cmp	r5, #0
 8003016:	d01b      	beq.n	8003050 <f_read+0xcc>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8003018:	9b03      	ldr	r3, [sp, #12]
 800301a:	9901      	ldr	r1, [sp, #4]
 800301c:	789b      	ldrb	r3, [r3, #2]
 800301e:	1949      	adds	r1, r1, r5
 8003020:	4299      	cmp	r1, r3
 8003022:	d901      	bls.n	8003028 <f_read+0xa4>
					cc = fp->fs->csize - csect;
 8003024:	9901      	ldr	r1, [sp, #4]
 8003026:	1a5d      	subs	r5, r3, r1
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 8003028:	9b03      	ldr	r3, [sp, #12]
 800302a:	9902      	ldr	r1, [sp, #8]
 800302c:	7858      	ldrb	r0, [r3, #1]
 800302e:	002b      	movs	r3, r5
 8003030:	f7fe ffc4 	bl	8001fbc <disk_read>
 8003034:	2800      	cmp	r0, #0
 8003036:	d1df      	bne.n	8002ff8 <f_read+0x74>
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8003038:	026d      	lsls	r5, r5, #9
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800303a:	9b02      	ldr	r3, [sp, #8]
 800303c:	1b76      	subs	r6, r6, r5
 800303e:	195b      	adds	r3, r3, r5
 8003040:	9302      	str	r3, [sp, #8]
 8003042:	68a3      	ldr	r3, [r4, #8]
 8003044:	195b      	adds	r3, r3, r5
 8003046:	60a3      	str	r3, [r4, #8]
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	195b      	adds	r3, r3, r5
 800304c:	603b      	str	r3, [r7, #0]
 800304e:	e7b3      	b.n	8002fb8 <f_read+0x34>
			fp->dsect = sect;
 8003050:	61a2      	str	r2, [r4, #24]
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8003052:	2280      	movs	r2, #128	; 0x80
 8003054:	68a3      	ldr	r3, [r4, #8]
 8003056:	0092      	lsls	r2, r2, #2
 8003058:	05db      	lsls	r3, r3, #23
 800305a:	0ddb      	lsrs	r3, r3, #23
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	0035      	movs	r5, r6
 8003060:	429e      	cmp	r6, r3
 8003062:	d900      	bls.n	8003066 <f_read+0xe2>
 8003064:	001d      	movs	r5, r3
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
 8003066:	69a1      	ldr	r1, [r4, #24]
 8003068:	6820      	ldr	r0, [r4, #0]
 800306a:	f7ff faf7 	bl	800265c <move_window>
 800306e:	2800      	cmp	r0, #0
 8003070:	d1c2      	bne.n	8002ff8 <f_read+0x74>
		mem_cpy(rbuff, &fp->fs->win[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8003072:	68a3      	ldr	r3, [r4, #8]
 8003074:	6822      	ldr	r2, [r4, #0]
 8003076:	05db      	lsls	r3, r3, #23
 8003078:	0ddb      	lsrs	r3, r3, #23
 800307a:	3328      	adds	r3, #40	; 0x28
 800307c:	18d3      	adds	r3, r2, r3
		*d++ = *s++;
 800307e:	5c1a      	ldrb	r2, [r3, r0]
 8003080:	9902      	ldr	r1, [sp, #8]
 8003082:	540a      	strb	r2, [r1, r0]
 8003084:	3001      	adds	r0, #1
	while (cnt--)
 8003086:	4285      	cmp	r5, r0
 8003088:	d1f9      	bne.n	800307e <f_read+0xfa>
 800308a:	e7d6      	b.n	800303a <f_read+0xb6>
		LEAVE_FF(fp->fs, FR_DENIED);
 800308c:	2307      	movs	r3, #7
 800308e:	e7ab      	b.n	8002fe8 <f_read+0x64>

08003090 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8003090:	b510      	push	{r4, lr}
 8003092:	0004      	movs	r4, r0
#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
	if (res == FR_OK)
#endif
	{
		res = validate(fp);				/* Lock volume */
 8003094:	f7ff facc 	bl	8002630 <validate>
		if (res == FR_OK) {
 8003098:	2800      	cmp	r0, #0
 800309a:	d100      	bne.n	800309e <f_close+0xe>
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
			if (res == FR_OK)
#endif
				fp->fs = 0;				/* Invalidate file object */
 800309c:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 800309e:	bd10      	pop	{r4, pc}

080030a0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80030a0:	b507      	push	{r0, r1, r2, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030a2:	2001      	movs	r0, #1
 80030a4:	4a0c      	ldr	r2, [pc, #48]	; (80030d8 <MX_DMA_Init+0x38>)
 80030a6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80030a8:	4301      	orrs	r1, r0
 80030aa:	6311      	str	r1, [r2, #48]	; 0x30
 80030ac:	6b13      	ldr	r3, [r2, #48]	; 0x30

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80030ae:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030b0:	4003      	ands	r3, r0
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80030b2:	0011      	movs	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030b4:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80030b6:	3009      	adds	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030b8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80030ba:	f7fd fa11 	bl	80004e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80030be:	200a      	movs	r0, #10
 80030c0:	f7fd fa38 	bl	8000534 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 80030c4:	2200      	movs	r2, #0
 80030c6:	200b      	movs	r0, #11
 80030c8:	0011      	movs	r1, r2
 80030ca:	f7fd fa09 	bl	80004e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 80030ce:	200b      	movs	r0, #11
 80030d0:	f7fd fa30 	bl	8000534 <HAL_NVIC_EnableIRQ>

}
 80030d4:	bd07      	pop	{r0, r1, r2, pc}
 80030d6:	46c0      	nop			; (mov r8, r8)
 80030d8:	40021000 	.word	0x40021000

080030dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80030dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030de:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030e0:	2214      	movs	r2, #20
 80030e2:	2100      	movs	r1, #0
 80030e4:	a803      	add	r0, sp, #12
 80030e6:	f000 fbdc 	bl	80038a2 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030ea:	2004      	movs	r0, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ec:	2501      	movs	r5, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030ee:	4b34      	ldr	r3, [pc, #208]	; (80031c0 <MX_GPIO_Init+0xe4>)
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AUDIO_SD_N_0_Pin|AUDIO_SD_N_1_Pin, GPIO_PIN_RESET);
 80030f0:	24a0      	movs	r4, #160	; 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030f2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 80030f4:	26a0      	movs	r6, #160	; 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030f6:	4301      	orrs	r1, r0
 80030f8:	62d9      	str	r1, [r3, #44]	; 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030fa:	2102      	movs	r1, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOC, AUDIO_SD_N_0_Pin|AUDIO_SD_N_1_Pin, GPIO_PIN_RESET);
 80030fe:	0224      	lsls	r4, r4, #8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003100:	4002      	ands	r2, r0
 8003102:	9200      	str	r2, [sp, #0]
 8003104:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8003108:	05f6      	lsls	r6, r6, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800310a:	432a      	orrs	r2, r5
 800310c:	62da      	str	r2, [r3, #44]	; 0x2c
 800310e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOC, AUDIO_SD_N_0_Pin|AUDIO_SD_N_1_Pin, GPIO_PIN_RESET);
 8003110:	482c      	ldr	r0, [pc, #176]	; (80031c4 <MX_GPIO_Init+0xe8>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003112:	402a      	ands	r2, r5
 8003114:	9201      	str	r2, [sp, #4]
 8003116:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003118:	6ada      	ldr	r2, [r3, #44]	; 0x2c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_LED_GPIO_Port, TEST_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWR_ENB_GPIO_Port, PWR_ENB_Pin, GPIO_PIN_RESET);
 800311a:	4f2b      	ldr	r7, [pc, #172]	; (80031c8 <MX_GPIO_Init+0xec>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800311c:	430a      	orrs	r2, r1
 800311e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOC, AUDIO_SD_N_0_Pin|AUDIO_SD_N_1_Pin, GPIO_PIN_RESET);
 8003122:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003124:	400b      	ands	r3, r1
 8003126:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOC, AUDIO_SD_N_0_Pin|AUDIO_SD_N_1_Pin, GPIO_PIN_RESET);
 8003128:	0021      	movs	r1, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800312a:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOC, AUDIO_SD_N_0_Pin|AUDIO_SD_N_1_Pin, GPIO_PIN_RESET);
 800312c:	f7fd fbc0 	bl	80008b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8003130:	002a      	movs	r2, r5
 8003132:	0030      	movs	r0, r6
 8003134:	2110      	movs	r1, #16
 8003136:	f7fd fbbb 	bl	80008b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TEST_LED_GPIO_Port, TEST_LED_Pin, GPIO_PIN_RESET);
 800313a:	2180      	movs	r1, #128	; 0x80
 800313c:	0030      	movs	r0, r6
 800313e:	2200      	movs	r2, #0
 8003140:	0109      	lsls	r1, r1, #4
 8003142:	f7fd fbb5 	bl	80008b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PWR_ENB_GPIO_Port, PWR_ENB_Pin, GPIO_PIN_RESET);
 8003146:	2200      	movs	r2, #0
 8003148:	0038      	movs	r0, r7
 800314a:	2108      	movs	r1, #8
 800314c:	f7fd fbb0 	bl	80008b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = AUDIO_SD_N_0_Pin|AUDIO_SD_N_1_Pin;
 8003150:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003152:	2400      	movs	r4, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003154:	a903      	add	r1, sp, #12
 8003156:	481b      	ldr	r0, [pc, #108]	; (80031c4 <MX_GPIO_Init+0xe8>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003158:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800315a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800315c:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800315e:	f7fd faf1 	bl	8000744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = SD_DETECT_Pin|SD_SW_Pin;
 8003162:	230c      	movs	r3, #12
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003164:	a903      	add	r1, sp, #12
 8003166:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = SD_DETECT_Pin|SD_SW_Pin;
 8003168:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800316a:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800316c:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800316e:	f7fd fae9 	bl	8000744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = MOTOR_SW_0_Pin|MOTOR_SW_1_Pin|MOTOR_SW_2_Pin;
 8003172:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003174:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = MOTOR_SW_0_Pin|MOTOR_SW_1_Pin|MOTOR_SW_2_Pin;
 8003176:	33ff      	adds	r3, #255	; 0xff
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003178:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = MOTOR_SW_0_Pin|MOTOR_SW_1_Pin|MOTOR_SW_2_Pin;
 800317a:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800317c:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317e:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003180:	f7fd fae0 	bl	8000744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8003184:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8003186:	a903      	add	r1, sp, #12
 8003188:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = SD_CS_Pin;
 800318a:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800318c:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800318e:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003190:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8003192:	f7fd fad7 	bl	8000744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TEST_LED_Pin;
 8003196:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(TEST_LED_GPIO_Port, &GPIO_InitStruct);
 8003198:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = TEST_LED_Pin;
 800319a:	011b      	lsls	r3, r3, #4
  HAL_GPIO_Init(TEST_LED_GPIO_Port, &GPIO_InitStruct);
 800319c:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = TEST_LED_Pin;
 800319e:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031a0:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a2:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a4:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(TEST_LED_GPIO_Port, &GPIO_InitStruct);
 80031a6:	f7fd facd 	bl	8000744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PWR_ENB_Pin;
 80031aa:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(PWR_ENB_GPIO_Port, &GPIO_InitStruct);
 80031ac:	a903      	add	r1, sp, #12
 80031ae:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = PWR_ENB_Pin;
 80031b0:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b2:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b4:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031b6:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(PWR_ENB_GPIO_Port, &GPIO_InitStruct);
 80031b8:	f7fd fac4 	bl	8000744 <HAL_GPIO_Init>

}
 80031bc:	b009      	add	sp, #36	; 0x24
 80031be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031c0:	40021000 	.word	0x40021000
 80031c4:	50000800 	.word	0x50000800
 80031c8:	50000400 	.word	0x50000400

080031cc <MX_I2S2_Init>:

/* I2S2 init function */
void MX_I2S2_Init(void)
{

  hi2s2.Instance = SPI2;
 80031cc:	480b      	ldr	r0, [pc, #44]	; (80031fc <MX_I2S2_Init+0x30>)
 80031ce:	4b0c      	ldr	r3, [pc, #48]	; (8003200 <MX_I2S2_Init+0x34>)
{
 80031d0:	b510      	push	{r4, lr}
  hi2s2.Instance = SPI2;
 80031d2:	6003      	str	r3, [r0, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80031d4:	2380      	movs	r3, #128	; 0x80
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	6043      	str	r3, [r0, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80031da:	2300      	movs	r3, #0
 80031dc:	6083      	str	r3, [r0, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80031de:	60c3      	str	r3, [r0, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80031e0:	6103      	str	r3, [r0, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 80031e2:	4b08      	ldr	r3, [pc, #32]	; (8003204 <MX_I2S2_Init+0x38>)
 80031e4:	6143      	str	r3, [r0, #20]
  hi2s2.Init.CPOL = I2S_CPOL_HIGH;
 80031e6:	2308      	movs	r3, #8
 80031e8:	6183      	str	r3, [r0, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80031ea:	f7fd fb75 	bl	80008d8 <HAL_I2S_Init>
 80031ee:	2800      	cmp	r0, #0
 80031f0:	d003      	beq.n	80031fa <MX_I2S2_Init+0x2e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80031f2:	214c      	movs	r1, #76	; 0x4c
 80031f4:	4804      	ldr	r0, [pc, #16]	; (8003208 <MX_I2S2_Init+0x3c>)
 80031f6:	f000 f931 	bl	800345c <_Error_Handler>
  }

}
 80031fa:	bd10      	pop	{r4, pc}
 80031fc:	20000288 	.word	0x20000288
 8003200:	40003800 	.word	0x40003800
 8003204:	0000ac44 	.word	0x0000ac44
 8003208:	08004253 	.word	0x08004253

0800320c <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 800320c:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2sHandle->Instance==SPI2)
 800320e:	4b1b      	ldr	r3, [pc, #108]	; (800327c <HAL_I2S_MspInit+0x70>)
 8003210:	6802      	ldr	r2, [r0, #0]
{
 8003212:	b087      	sub	sp, #28
 8003214:	0006      	movs	r6, r0
  if(i2sHandle->Instance==SPI2)
 8003216:	429a      	cmp	r2, r3
 8003218:	d12d      	bne.n	8003276 <HAL_I2S_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800321a:	2380      	movs	r3, #128	; 0x80
 800321c:	4a18      	ldr	r2, [pc, #96]	; (8003280 <HAL_I2S_MspInit+0x74>)
 800321e:	01db      	lsls	r3, r3, #7
 8003220:	6b91      	ldr	r1, [r2, #56]	; 0x38
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003222:	2500      	movs	r5, #0
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003224:	430b      	orrs	r3, r1
 8003226:	6393      	str	r3, [r2, #56]	; 0x38
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8003228:	23b0      	movs	r3, #176	; 0xb0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800322a:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800322c:	021b      	lsls	r3, r3, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800322e:	4815      	ldr	r0, [pc, #84]	; (8003284 <HAL_I2S_MspInit+0x78>)
 8003230:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8003232:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003234:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003236:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003238:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800323a:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800323c:	f7fd fa82 	bl	8000744 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8003240:	4c11      	ldr	r4, [pc, #68]	; (8003288 <HAL_I2S_MspInit+0x7c>)
 8003242:	4b12      	ldr	r3, [pc, #72]	; (800328c <HAL_I2S_MspInit+0x80>)
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003244:	0020      	movs	r0, r4
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8003246:	6023      	str	r3, [r4, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003248:	2310      	movs	r3, #16
 800324a:	60a3      	str	r3, [r4, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800324c:	3370      	adds	r3, #112	; 0x70
 800324e:	6123      	str	r3, [r4, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003250:	3380      	adds	r3, #128	; 0x80
 8003252:	6163      	str	r3, [r4, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003254:	2380      	movs	r3, #128	; 0x80
 8003256:	00db      	lsls	r3, r3, #3
    hdma_spi2_tx.Init.Request = DMA_REQUEST_2;
 8003258:	6067      	str	r7, [r4, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800325a:	60e5      	str	r5, [r4, #12]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800325c:	61a3      	str	r3, [r4, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800325e:	61e5      	str	r5, [r4, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003260:	6225      	str	r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003262:	f7fd f99f 	bl	80005a4 <HAL_DMA_Init>
 8003266:	42a8      	cmp	r0, r5
 8003268:	d003      	beq.n	8003272 <HAL_I2S_MspInit+0x66>
    {
      _Error_Handler(__FILE__, __LINE__);
 800326a:	2176      	movs	r1, #118	; 0x76
 800326c:	4808      	ldr	r0, [pc, #32]	; (8003290 <HAL_I2S_MspInit+0x84>)
 800326e:	f000 f8f5 	bl	800345c <_Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi2_tx);
 8003272:	62f4      	str	r4, [r6, #44]	; 0x2c
 8003274:	62a6      	str	r6, [r4, #40]	; 0x28

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8003276:	b007      	add	sp, #28
 8003278:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800327a:	46c0      	nop			; (mov r8, r8)
 800327c:	40003800 	.word	0x40003800
 8003280:	40021000 	.word	0x40021000
 8003284:	50000400 	.word	0x50000400
 8003288:	20000240 	.word	0x20000240
 800328c:	40020058 	.word	0x40020058
 8003290:	08004253 	.word	0x08004253

08003294 <MX_LPTIM1_Init>:
void MX_LPTIM1_Init(void)
{

  hlptim1.Instance = LPTIM1;
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 8003294:	22e0      	movs	r2, #224	; 0xe0
  hlptim1.Instance = LPTIM1;
 8003296:	480c      	ldr	r0, [pc, #48]	; (80032c8 <MX_LPTIM1_Init+0x34>)
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 8003298:	0112      	lsls	r2, r2, #4
{
 800329a:	b510      	push	{r4, lr}
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 800329c:	6082      	str	r2, [r0, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800329e:	4a0b      	ldr	r2, [pc, #44]	; (80032cc <MX_LPTIM1_Init+0x38>)
  hlptim1.Instance = LPTIM1;
 80032a0:	4b0b      	ldr	r3, [pc, #44]	; (80032d0 <MX_LPTIM1_Init+0x3c>)
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80032a2:	6142      	str	r2, [r0, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 80032a4:	2280      	movs	r2, #128	; 0x80
  hlptim1.Instance = LPTIM1;
 80032a6:	6003      	str	r3, [r0, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80032a8:	2300      	movs	r3, #0
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 80032aa:	03d2      	lsls	r2, r2, #15
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80032ac:	6043      	str	r3, [r0, #4]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80032ae:	6203      	str	r3, [r0, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 80032b0:	6242      	str	r2, [r0, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80032b2:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80032b4:	f7fd fbfe 	bl	8000ab4 <HAL_LPTIM_Init>
 80032b8:	2800      	cmp	r0, #0
 80032ba:	d003      	beq.n	80032c4 <MX_LPTIM1_Init+0x30>
  {
    Error_Handler();
 80032bc:	212a      	movs	r1, #42	; 0x2a
 80032be:	4805      	ldr	r0, [pc, #20]	; (80032d4 <MX_LPTIM1_Init+0x40>)
 80032c0:	f000 f8cc 	bl	800345c <_Error_Handler>
  }

}
 80032c4:	bd10      	pop	{r4, pc}
 80032c6:	46c0      	nop			; (mov r8, r8)
 80032c8:	200002c4 	.word	0x200002c4
 80032cc:	0000ffff 	.word	0x0000ffff
 80032d0:	40007c00 	.word	0x40007c00
 80032d4:	08004260 	.word	0x08004260

080032d8 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 80032d8:	b510      	push	{r4, lr}
 80032da:	0004      	movs	r4, r0
 80032dc:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032de:	2214      	movs	r2, #20
 80032e0:	2100      	movs	r1, #0
 80032e2:	a801      	add	r0, sp, #4
 80032e4:	f000 fadd 	bl	80038a2 <memset>
  if(lptimHandle->Instance==LPTIM1)
 80032e8:	4b0d      	ldr	r3, [pc, #52]	; (8003320 <HAL_LPTIM_MspInit+0x48>)
 80032ea:	6822      	ldr	r2, [r4, #0]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d115      	bne.n	800331c <HAL_LPTIM_MspInit+0x44>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80032f0:	2280      	movs	r2, #128	; 0x80
 80032f2:	4b0c      	ldr	r3, [pc, #48]	; (8003324 <HAL_LPTIM_MspInit+0x4c>)
 80032f4:	0612      	lsls	r2, r2, #24
 80032f6:	6b99      	ldr	r1, [r3, #56]	; 0x38
    GPIO_InitStruct.Pin = MOTOR_CTRL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_LPTIM1;
    HAL_GPIO_Init(MOTOR_CTRL_GPIO_Port, &GPIO_InitStruct);
 80032f8:	480b      	ldr	r0, [pc, #44]	; (8003328 <HAL_LPTIM_MspInit+0x50>)
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80032fa:	430a      	orrs	r2, r1
 80032fc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032fe:	2202      	movs	r2, #2
 8003300:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003302:	4311      	orrs	r1, r2
 8003304:	62d9      	str	r1, [r3, #44]	; 0x2c
 8003306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(MOTOR_CTRL_GPIO_Port, &GPIO_InitStruct);
 8003308:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800330a:	4013      	ands	r3, r2
 800330c:	9300      	str	r3, [sp, #0]
 800330e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MOTOR_CTRL_Pin;
 8003310:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003312:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pin = MOTOR_CTRL_Pin;
 8003314:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_LPTIM1;
 8003316:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(MOTOR_CTRL_GPIO_Port, &GPIO_InitStruct);
 8003318:	f7fd fa14 	bl	8000744 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 800331c:	b006      	add	sp, #24
 800331e:	bd10      	pop	{r4, pc}
 8003320:	40007c00 	.word	0x40007c00
 8003324:	40021000 	.word	0x40021000
 8003328:	50000400 	.word	0x50000400

0800332c <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;
  
    /**Configure the main internal regulator output voltage 
    */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800332c:	4924      	ldr	r1, [pc, #144]	; (80033c0 <SystemClock_Config+0x94>)
 800332e:	4a25      	ldr	r2, [pc, #148]	; (80033c4 <SystemClock_Config+0x98>)
 8003330:	680b      	ldr	r3, [r1, #0]
{
 8003332:	b510      	push	{r4, lr}
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003334:	401a      	ands	r2, r3
 8003336:	2380      	movs	r3, #128	; 0x80
 8003338:	011b      	lsls	r3, r3, #4
 800333a:	4313      	orrs	r3, r2
 800333c:	600b      	str	r3, [r1, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800333e:	2302      	movs	r3, #2
{
 8003340:	b09c      	sub	sp, #112	; 0x70
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003342:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003344:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003346:	2300      	movs	r3, #0
 8003348:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800334a:	2380      	movs	r3, #128	; 0x80
 800334c:	02db      	lsls	r3, r3, #11
 800334e:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8003350:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003352:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8003354:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8003356:	03db      	lsls	r3, r3, #15
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003358:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800335a:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800335c:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800335e:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003360:	f7fd fc52 	bl	8000c08 <HAL_RCC_OscConfig>
 8003364:	2800      	cmp	r0, #0
 8003366:	d000      	beq.n	800336a <SystemClock_Config+0x3e>
 8003368:	e7fe      	b.n	8003368 <SystemClock_Config+0x3c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800336a:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800336c:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800336e:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003370:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003372:	3b0c      	subs	r3, #12
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003374:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003376:	0021      	movs	r1, r4
 8003378:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800337a:	9302      	str	r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800337c:	f7fd fec8 	bl	8001110 <HAL_RCC_ClockConfig>
 8003380:	2800      	cmp	r0, #0
 8003382:	d000      	beq.n	8003386 <SystemClock_Config+0x5a>
 8003384:	e7fe      	b.n	8003384 <SystemClock_Config+0x58>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_LPTIM1;
 8003386:	2381      	movs	r3, #129	; 0x81
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003388:	9008      	str	r0, [sp, #32]
  PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 800338a:	900c      	str	r0, [sp, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800338c:	a806      	add	r0, sp, #24
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_LPTIM1;
 800338e:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003390:	f7fd ff9c 	bl	80012cc <HAL_RCCEx_PeriphCLKConfig>
 8003394:	1e04      	subs	r4, r0, #0
 8003396:	d000      	beq.n	800339a <SystemClock_Config+0x6e>
 8003398:	e7fe      	b.n	8003398 <SystemClock_Config+0x6c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800339a:	f7fd ff71 	bl	8001280 <HAL_RCC_GetHCLKFreq>
 800339e:	21fa      	movs	r1, #250	; 0xfa
 80033a0:	0089      	lsls	r1, r1, #2
 80033a2:	f7fc febb 	bl	800011c <__udivsi3>
 80033a6:	f7fd f8cf 	bl	8000548 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80033aa:	2004      	movs	r0, #4
 80033ac:	f7fd f8e6 	bl	800057c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80033b0:	2001      	movs	r0, #1
 80033b2:	0022      	movs	r2, r4
 80033b4:	0021      	movs	r1, r4
 80033b6:	4240      	negs	r0, r0
 80033b8:	f7fd f892 	bl	80004e0 <HAL_NVIC_SetPriority>
}
 80033bc:	b01c      	add	sp, #112	; 0x70
 80033be:	bd10      	pop	{r4, pc}
 80033c0:	40007000 	.word	0x40007000
 80033c4:	ffffe7ff 	.word	0xffffe7ff

080033c8 <main>:
{
 80033c8:	b500      	push	{lr}
 80033ca:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 80033cc:	f7fd f856 	bl	800047c <HAL_Init>
  SystemClock_Config();
 80033d0:	f7ff ffac 	bl	800332c <SystemClock_Config>
  MX_GPIO_Init();
 80033d4:	f7ff fe82 	bl	80030dc <MX_GPIO_Init>
  MX_DMA_Init();
 80033d8:	f7ff fe62 	bl	80030a0 <MX_DMA_Init>
  MX_I2S2_Init();
 80033dc:	f7ff fef6 	bl	80031cc <MX_I2S2_Init>
  MX_SPI1_Init();
 80033e0:	f000 f83e 	bl	8003460 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80033e4:	f000 f93c 	bl	8003660 <MX_USART1_UART_Init>
  MX_LPTIM1_Init();
 80033e8:	f7ff ff54 	bl	8003294 <MX_LPTIM1_Init>
  HAL_Delay(100);
 80033ec:	2064      	movs	r0, #100	; 0x64
 80033ee:	f7fd f867 	bl	80004c0 <HAL_Delay>
  HAL_GPIO_WritePin(PWR_ENB_GPIO_Port, PWR_ENB_Pin, GPIO_PIN_SET);
 80033f2:	2201      	movs	r2, #1
 80033f4:	2108      	movs	r1, #8
 80033f6:	4812      	ldr	r0, [pc, #72]	; (8003440 <main+0x78>)
 80033f8:	f7fd fa5a 	bl	80008b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 80033fc:	20a0      	movs	r0, #160	; 0xa0
 80033fe:	2201      	movs	r2, #1
 8003400:	2110      	movs	r1, #16
 8003402:	05c0      	lsls	r0, r0, #23
 8003404:	f7fd fa54 	bl	80008b0 <HAL_GPIO_WritePin>
  fr = f_mount(&FatFs, "", 1);
 8003408:	2201      	movs	r2, #1
 800340a:	490e      	ldr	r1, [pc, #56]	; (8003444 <main+0x7c>)
 800340c:	480e      	ldr	r0, [pc, #56]	; (8003448 <main+0x80>)
 800340e:	f7ff fb27 	bl	8002a60 <f_mount>
  HAL_LPTIM_PWM_Start(&hlptim1, 0x1388, 0x00FA);
 8003412:	22fa      	movs	r2, #250	; 0xfa
 8003414:	490d      	ldr	r1, [pc, #52]	; (800344c <main+0x84>)
 8003416:	480e      	ldr	r0, [pc, #56]	; (8003450 <main+0x88>)
 8003418:	f7fd fb9c 	bl	8000b54 <HAL_LPTIM_PWM_Start>
    const char audio_file[32] = "red.wav";
 800341c:	2208      	movs	r2, #8
 800341e:	490d      	ldr	r1, [pc, #52]	; (8003454 <main+0x8c>)
 8003420:	4668      	mov	r0, sp
 8003422:	f000 fa35 	bl	8003890 <memcpy>
 8003426:	2218      	movs	r2, #24
 8003428:	2100      	movs	r1, #0
 800342a:	a802      	add	r0, sp, #8
 800342c:	f000 fa39 	bl	80038a2 <memset>
	play_wav(audio_file);
 8003430:	4668      	mov	r0, sp
 8003432:	f000 f963 	bl	80036fc <play_wav>
    HAL_Delay(20000);
 8003436:	4808      	ldr	r0, [pc, #32]	; (8003458 <main+0x90>)
 8003438:	f7fd f842 	bl	80004c0 <HAL_Delay>
 800343c:	e7ee      	b.n	800341c <main+0x54>
 800343e:	46c0      	nop			; (mov r8, r8)
 8003440:	50000400 	.word	0x50000400
 8003444:	08004252 	.word	0x08004252
 8003448:	200002f4 	.word	0x200002f4
 800344c:	00001388 	.word	0x00001388
 8003450:	200002c4 	.word	0x200002c4
 8003454:	080038cc 	.word	0x080038cc
 8003458:	00004e20 	.word	0x00004e20

0800345c <_Error_Handler>:
  * @param  file: The file name as string
  * @param  line: The line in file as a number
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800345c:	e7fe      	b.n	800345c <_Error_Handler>
	...

08003460 <MX_SPI1_Init>:

/* SPI1 init function */
void MX_SPI1_Init(void)
{

  hspi1.Instance = SPI1;
 8003460:	480f      	ldr	r0, [pc, #60]	; (80034a0 <MX_SPI1_Init+0x40>)
 8003462:	4b10      	ldr	r3, [pc, #64]	; (80034a4 <MX_SPI1_Init+0x44>)
{
 8003464:	b510      	push	{r4, lr}
  hspi1.Instance = SPI1;
 8003466:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003468:	2382      	movs	r3, #130	; 0x82
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800346a:	2280      	movs	r2, #128	; 0x80
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003470:	2300      	movs	r3, #0
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003472:	0092      	lsls	r2, r2, #2
 8003474:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003476:	3af1      	subs	r2, #241	; 0xf1
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003478:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800347a:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800347c:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800347e:	6143      	str	r3, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003480:	3aff      	subs	r2, #255	; 0xff
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003482:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003484:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003486:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003488:	3307      	adds	r3, #7
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800348a:	61c2      	str	r2, [r0, #28]
  hspi1.Init.CRCPolynomial = 7;
 800348c:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800348e:	f7fe f879 	bl	8001584 <HAL_SPI_Init>
 8003492:	2800      	cmp	r0, #0
 8003494:	d003      	beq.n	800349e <MX_SPI1_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003496:	2152      	movs	r1, #82	; 0x52
 8003498:	4803      	ldr	r0, [pc, #12]	; (80034a8 <MX_SPI1_Init+0x48>)
 800349a:	f7ff ffdf 	bl	800345c <_Error_Handler>
  }

}
 800349e:	bd10      	pop	{r4, pc}
 80034a0:	20000b2c 	.word	0x20000b2c
 80034a4:	40013000 	.word	0x40013000
 80034a8:	0800426f 	.word	0x0800426f

080034ac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80034ac:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI1)
 80034ae:	4b2c      	ldr	r3, [pc, #176]	; (8003560 <HAL_SPI_MspInit+0xb4>)
 80034b0:	6802      	ldr	r2, [r0, #0]
{
 80034b2:	b087      	sub	sp, #28
 80034b4:	0006      	movs	r6, r0
  if(spiHandle->Instance==SPI1)
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d150      	bne.n	800355c <HAL_SPI_MspInit+0xb0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80034ba:	2380      	movs	r3, #128	; 0x80
 80034bc:	4a29      	ldr	r2, [pc, #164]	; (8003564 <HAL_SPI_MspInit+0xb8>)
 80034be:	015b      	lsls	r3, r3, #5
 80034c0:	6b51      	ldr	r1, [r2, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034c2:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 80034c4:	430b      	orrs	r3, r1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c6:	2500      	movs	r5, #0
    __HAL_RCC_SPI1_CLK_ENABLE();
 80034c8:	6353      	str	r3, [r2, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ca:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80034cc:	23a0      	movs	r3, #160	; 0xa0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034ce:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034d0:	a901      	add	r1, sp, #4
 80034d2:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80034d4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034d6:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034d8:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034da:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80034dc:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034de:	f7fd f931 	bl	8000744 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034e2:	20a0      	movs	r0, #160	; 0xa0
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80034e4:	2340      	movs	r3, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034e6:	9702      	str	r7, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034e8:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80034ea:	3f01      	subs	r7, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034ec:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80034ee:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034f0:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80034f2:	9703      	str	r7, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80034f4:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034f6:	f7fd f925 	bl	8000744 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80034fa:	4c1b      	ldr	r4, [pc, #108]	; (8003568 <HAL_SPI_MspInit+0xbc>)
 80034fc:	4b1b      	ldr	r3, [pc, #108]	; (800356c <HAL_SPI_MspInit+0xc0>)
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80034fe:	0020      	movs	r0, r4
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8003500:	6023      	str	r3, [r4, #0]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003502:	2380      	movs	r3, #128	; 0x80
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8003504:	6067      	str	r7, [r4, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003506:	60a5      	str	r5, [r4, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003508:	60e5      	str	r5, [r4, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800350a:	6123      	str	r3, [r4, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800350c:	6165      	str	r5, [r4, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800350e:	61a5      	str	r5, [r4, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8003510:	61e5      	str	r5, [r4, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003512:	6225      	str	r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003514:	f7fd f846 	bl	80005a4 <HAL_DMA_Init>
 8003518:	42a8      	cmp	r0, r5
 800351a:	d003      	beq.n	8003524 <HAL_SPI_MspInit+0x78>
    {
      _Error_Handler(__FILE__, __LINE__);
 800351c:	2183      	movs	r1, #131	; 0x83
 800351e:	4814      	ldr	r0, [pc, #80]	; (8003570 <HAL_SPI_MspInit+0xc4>)
 8003520:	f7ff ff9c 	bl	800345c <_Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8003524:	4b13      	ldr	r3, [pc, #76]	; (8003574 <HAL_SPI_MspInit+0xc8>)
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8003526:	64f4      	str	r4, [r6, #76]	; 0x4c
 8003528:	62a6      	str	r6, [r4, #40]	; 0x28
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800352a:	4c13      	ldr	r4, [pc, #76]	; (8003578 <HAL_SPI_MspInit+0xcc>)
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800352c:	2280      	movs	r2, #128	; 0x80
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800352e:	6023      	str	r3, [r4, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8003530:	2301      	movs	r3, #1
 8003532:	6063      	str	r3, [r4, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003534:	330f      	adds	r3, #15
 8003536:	60a3      	str	r3, [r4, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003538:	2300      	movs	r3, #0
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800353a:	0020      	movs	r0, r4
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800353c:	60e3      	str	r3, [r4, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800353e:	6122      	str	r2, [r4, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003540:	6163      	str	r3, [r4, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003542:	61a3      	str	r3, [r4, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003544:	61e3      	str	r3, [r4, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003546:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003548:	f7fd f82c 	bl	80005a4 <HAL_DMA_Init>
 800354c:	2800      	cmp	r0, #0
 800354e:	d003      	beq.n	8003558 <HAL_SPI_MspInit+0xac>
    {
      _Error_Handler(__FILE__, __LINE__);
 8003550:	2194      	movs	r1, #148	; 0x94
 8003552:	4807      	ldr	r0, [pc, #28]	; (8003570 <HAL_SPI_MspInit+0xc4>)
 8003554:	f7ff ff82 	bl	800345c <_Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8003558:	64b4      	str	r4, [r6, #72]	; 0x48
 800355a:	62a6      	str	r6, [r4, #40]	; 0x28

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800355c:	b007      	add	sp, #28
 800355e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003560:	40013000 	.word	0x40013000
 8003564:	40021000 	.word	0x40021000
 8003568:	20000b84 	.word	0x20000b84
 800356c:	4002001c 	.word	0x4002001c
 8003570:	0800426f 	.word	0x0800426f
 8003574:	40020030 	.word	0x40020030
 8003578:	20000bcc 	.word	0x20000bcc

0800357c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800357c:	2201      	movs	r2, #1
 800357e:	4b0e      	ldr	r3, [pc, #56]	; (80035b8 <HAL_MspInit+0x3c>)
{
 8003580:	b510      	push	{r4, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003582:	6b59      	ldr	r1, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8003584:	2005      	movs	r0, #5
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003586:	430a      	orrs	r2, r1
 8003588:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800358a:	2280      	movs	r2, #128	; 0x80
 800358c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800358e:	0552      	lsls	r2, r2, #21
 8003590:	430a      	orrs	r2, r1
 8003592:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8003594:	2200      	movs	r2, #0
 8003596:	4240      	negs	r0, r0
 8003598:	0011      	movs	r1, r2
 800359a:	f7fc ffa1 	bl	80004e0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800359e:	2200      	movs	r2, #0
 80035a0:	2002      	movs	r0, #2
 80035a2:	0011      	movs	r1, r2
 80035a4:	4240      	negs	r0, r0
 80035a6:	f7fc ff9b 	bl	80004e0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80035aa:	2200      	movs	r2, #0
 80035ac:	2001      	movs	r0, #1
 80035ae:	0011      	movs	r1, r2
 80035b0:	4240      	negs	r0, r0
 80035b2:	f7fc ff95 	bl	80004e0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035b6:	bd10      	pop	{r4, pc}
 80035b8:	40021000 	.word	0x40021000

080035bc <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80035bc:	4770      	bx	lr

080035be <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80035be:	e7fe      	b.n	80035be <HardFault_Handler>

080035c0 <SVC_Handler>:
 80035c0:	4770      	bx	lr

080035c2 <PendSV_Handler>:
 80035c2:	4770      	bx	lr

080035c4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80035c4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035c6:	f7fc ff6d 	bl	80004a4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80035ca:	f7fc ffe6 	bl	800059a <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80035ce:	bd10      	pop	{r4, pc}

080035d0 <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80035d0:	2080      	movs	r0, #128	; 0x80
{
 80035d2:	b510      	push	{r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80035d4:	0200      	lsls	r0, r0, #8
 80035d6:	f7fd f973 	bl	80008c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80035da:	bd10      	pop	{r4, pc}

080035dc <DMA1_Channel2_3_IRQHandler>:

/**
* @brief This function handles DMA1 channel 2 and channel 3 interrupts.
*/
void DMA1_Channel2_3_IRQHandler(void)
{
 80035dc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80035de:	4803      	ldr	r0, [pc, #12]	; (80035ec <DMA1_Channel2_3_IRQHandler+0x10>)
 80035e0:	f7fd f864 	bl	80006ac <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80035e4:	4802      	ldr	r0, [pc, #8]	; (80035f0 <DMA1_Channel2_3_IRQHandler+0x14>)
 80035e6:	f7fd f861 	bl	80006ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80035ea:	bd10      	pop	{r4, pc}
 80035ec:	20000b84 	.word	0x20000b84
 80035f0:	20000bcc 	.word	0x20000bcc

080035f4 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
* @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
*/
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 80035f4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80035f6:	4802      	ldr	r0, [pc, #8]	; (8003600 <DMA1_Channel4_5_6_7_IRQHandler+0xc>)
 80035f8:	f7fd f858 	bl	80006ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 80035fc:	bd10      	pop	{r4, pc}
 80035fe:	46c0      	nop			; (mov r8, r8)
 8003600:	20000240 	.word	0x20000240

08003604 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{    
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8003604:	2280      	movs	r2, #128	; 0x80
 8003606:	4b10      	ldr	r3, [pc, #64]	; (8003648 <SystemInit+0x44>)
 8003608:	0052      	lsls	r2, r2, #1
 800360a:	6819      	ldr	r1, [r3, #0]
 800360c:	430a      	orrs	r2, r1
 800360e:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8003610:	68da      	ldr	r2, [r3, #12]
 8003612:	490e      	ldr	r1, [pc, #56]	; (800364c <SystemInit+0x48>)
 8003614:	400a      	ands	r2, r1
 8003616:	60da      	str	r2, [r3, #12]
 
  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	490d      	ldr	r1, [pc, #52]	; (8003650 <SystemInit+0x4c>)
 800361c:	400a      	ands	r2, r1
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800361e:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003620:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003622:	689a      	ldr	r2, [r3, #8]
 8003624:	438a      	bics	r2, r1
 8003626:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	490a      	ldr	r1, [pc, #40]	; (8003654 <SystemInit+0x50>)
 800362c:	400a      	ands	r2, r1
 800362e:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8003630:	68da      	ldr	r2, [r3, #12]
 8003632:	4909      	ldr	r1, [pc, #36]	; (8003658 <SystemInit+0x54>)
 8003634:	400a      	ands	r2, r1
 8003636:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003638:	2200      	movs	r2, #0
 800363a:	611a      	str	r2, [r3, #16]
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800363c:	2280      	movs	r2, #128	; 0x80
 800363e:	4b07      	ldr	r3, [pc, #28]	; (800365c <SystemInit+0x58>)
 8003640:	0512      	lsls	r2, r2, #20
 8003642:	609a      	str	r2, [r3, #8]
#endif
}
 8003644:	4770      	bx	lr
 8003646:	46c0      	nop			; (mov r8, r8)
 8003648:	40021000 	.word	0x40021000
 800364c:	88ff400c 	.word	0x88ff400c
 8003650:	fef6fff6 	.word	0xfef6fff6
 8003654:	fffbffff 	.word	0xfffbffff
 8003658:	ff02ffff 	.word	0xff02ffff
 800365c:	e000ed00 	.word	0xe000ed00

08003660 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8003660:	480c      	ldr	r0, [pc, #48]	; (8003694 <MX_USART1_UART_Init+0x34>)
 8003662:	4b0d      	ldr	r3, [pc, #52]	; (8003698 <MX_USART1_UART_Init+0x38>)
{
 8003664:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8003666:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8003668:	23e1      	movs	r3, #225	; 0xe1
 800366a:	025b      	lsls	r3, r3, #9
 800366c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800366e:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003670:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003672:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003674:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003676:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003678:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800367a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800367c:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800367e:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003680:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003682:	f7fe fc13 	bl	8001eac <HAL_UART_Init>
 8003686:	2800      	cmp	r0, #0
 8003688:	d003      	beq.n	8003692 <MX_USART1_UART_Init+0x32>
  {
    Error_Handler();
 800368a:	212e      	movs	r1, #46	; 0x2e
 800368c:	4803      	ldr	r0, [pc, #12]	; (800369c <MX_USART1_UART_Init+0x3c>)
 800368e:	f7ff fee5 	bl	800345c <_Error_Handler>
  }

}
 8003692:	bd10      	pop	{r4, pc}
 8003694:	20000c14 	.word	0x20000c14
 8003698:	40013800 	.word	0x40013800
 800369c:	0800429d 	.word	0x0800429d

080036a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80036a0:	b510      	push	{r4, lr}
 80036a2:	0004      	movs	r4, r0
 80036a4:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036a6:	2214      	movs	r2, #20
 80036a8:	2100      	movs	r1, #0
 80036aa:	a801      	add	r0, sp, #4
 80036ac:	f000 f8f9 	bl	80038a2 <memset>
  if(uartHandle->Instance==USART1)
 80036b0:	4b10      	ldr	r3, [pc, #64]	; (80036f4 <HAL_UART_MspInit+0x54>)
 80036b2:	6822      	ldr	r2, [r4, #0]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d11b      	bne.n	80036f0 <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80036b8:	2280      	movs	r2, #128	; 0x80
 80036ba:	4b0f      	ldr	r3, [pc, #60]	; (80036f8 <HAL_UART_MspInit+0x58>)
 80036bc:	01d2      	lsls	r2, r2, #7
 80036be:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036c0:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART1_CLK_ENABLE();
 80036c2:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036c4:	2101      	movs	r1, #1
    __HAL_RCC_USART1_CLK_ENABLE();
 80036c6:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ca:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036cc:	430a      	orrs	r2, r1
 80036ce:	62da      	str	r2, [r3, #44]	; 0x2c
 80036d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d2:	400b      	ands	r3, r1
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80036d8:	23c0      	movs	r3, #192	; 0xc0
 80036da:	00db      	lsls	r3, r3, #3
 80036dc:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036de:	2302      	movs	r3, #2
 80036e0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036e2:	185b      	adds	r3, r3, r1
 80036e4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80036e6:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036e8:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80036ea:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ec:	f7fd f82a 	bl	8000744 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80036f0:	b006      	add	sp, #24
 80036f2:	bd10      	pop	{r4, pc}
 80036f4:	40013800 	.word	0x40013800
 80036f8:	40021000 	.word	0x40021000

080036fc <play_wav>:
#include "wav_player.h"

void play_wav(char wav_file[32]) {
    HAL_GPIO_WritePin(AUDIO_SD_N_0_GPIO_Port, AUDIO_SD_N_0_Pin, GPIO_PIN_SET);
 80036fc:	2180      	movs	r1, #128	; 0x80
void play_wav(char wav_file[32]) {
 80036fe:	b5f0      	push	{r4, r5, r6, r7, lr}
    HAL_GPIO_WritePin(AUDIO_SD_N_0_GPIO_Port, AUDIO_SD_N_0_Pin, GPIO_PIN_SET);
 8003700:	2201      	movs	r2, #1
void play_wav(char wav_file[32]) {
 8003702:	b089      	sub	sp, #36	; 0x24
 8003704:	0004      	movs	r4, r0
    HAL_GPIO_WritePin(AUDIO_SD_N_0_GPIO_Port, AUDIO_SD_N_0_Pin, GPIO_PIN_SET);
 8003706:	0189      	lsls	r1, r1, #6
 8003708:	482e      	ldr	r0, [pc, #184]	; (80037c4 <play_wav+0xc8>)
 800370a:	f7fd f8d1 	bl	80008b0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AUDIO_SD_N_1_GPIO_Port, AUDIO_SD_N_1_Pin, GPIO_PIN_SET);
 800370e:	2180      	movs	r1, #128	; 0x80
 8003710:	2201      	movs	r2, #1
 8003712:	0209      	lsls	r1, r1, #8
 8003714:	482b      	ldr	r0, [pc, #172]	; (80037c4 <play_wav+0xc8>)
 8003716:	f7fd f8cb 	bl	80008b0 <HAL_GPIO_WritePin>
    FIL fil;                                // Create file object
    fr = f_open(&fil, wav_file, FA_READ);  // open file
 800371a:	0021      	movs	r1, r4
 800371c:	2201      	movs	r2, #1
 800371e:	a801      	add	r0, sp, #4
 8003720:	f7ff f9c4 	bl	8002aac <f_open>
 8003724:	4b28      	ldr	r3, [pc, #160]	; (80037c8 <play_wav+0xcc>)
    //f_lseek(&fil, 76);                      // move to data region of .wav
    ptr = audio_buf_0;        // point to buffer 0 first
 8003726:	4e29      	ldr	r6, [pc, #164]	; (80037cc <play_wav+0xd0>)
 8003728:	4d29      	ldr	r5, [pc, #164]	; (80037d0 <play_wav+0xd4>)
    ptr_start = audio_buf_0;
 800372a:	4c2a      	ldr	r4, [pc, #168]	; (80037d4 <play_wav+0xd8>)
    fr = f_open(&fil, wav_file, FA_READ);  // open file
 800372c:	7018      	strb	r0, [r3, #0]
    ptr = audio_buf_0;        // point to buffer 0 first
 800372e:	6035      	str	r5, [r6, #0]
    ptr_start = audio_buf_0;
 8003730:	6025      	str	r5, [r4, #0]

    while(1) {
        f_read(&fil, &wav_buf[0], 512, &bytes_read);
 8003732:	2280      	movs	r2, #128	; 0x80
 8003734:	4f28      	ldr	r7, [pc, #160]	; (80037d8 <play_wav+0xdc>)
 8003736:	0092      	lsls	r2, r2, #2
 8003738:	003b      	movs	r3, r7
 800373a:	4928      	ldr	r1, [pc, #160]	; (80037dc <play_wav+0xe0>)
 800373c:	a801      	add	r0, sp, #4
 800373e:	f7ff fc21 	bl	8002f84 <f_read>

        //////////// End of File ////////////
        if (bytes_read < 512) {
 8003742:	4b27      	ldr	r3, [pc, #156]	; (80037e0 <play_wav+0xe4>)
 8003744:	683a      	ldr	r2, [r7, #0]
 8003746:	429a      	cmp	r2, r3
 8003748:	d810      	bhi.n	800376c <play_wav+0x70>
            f_close(&fil);
 800374a:	a801      	add	r0, sp, #4
 800374c:	f7ff fca0 	bl	8003090 <f_close>
            HAL_GPIO_WritePin(AUDIO_SD_N_0_GPIO_Port, AUDIO_SD_N_0_Pin, GPIO_PIN_RESET);
 8003750:	2180      	movs	r1, #128	; 0x80
 8003752:	2200      	movs	r2, #0
 8003754:	0189      	lsls	r1, r1, #6
 8003756:	481b      	ldr	r0, [pc, #108]	; (80037c4 <play_wav+0xc8>)
 8003758:	f7fd f8aa 	bl	80008b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(AUDIO_SD_N_1_GPIO_Port, AUDIO_SD_N_1_Pin, GPIO_PIN_RESET);
 800375c:	2180      	movs	r1, #128	; 0x80
 800375e:	2200      	movs	r2, #0
 8003760:	0209      	lsls	r1, r1, #8
 8003762:	4818      	ldr	r0, [pc, #96]	; (80037c4 <play_wav+0xc8>)
 8003764:	f7fd f8a4 	bl	80008b0 <HAL_GPIO_WritePin>
            ptr = &audio_buf_0[0];
            ptr_start = &audio_buf_0[0];
        }
    }
    
}
 8003768:	b009      	add	sp, #36	; 0x24
 800376a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        for (int ii=0; ii<511; ii+=2) {
 800376c:	2300      	movs	r3, #0
 800376e:	6831      	ldr	r1, [r6, #0]
            *ptr = ((uint16_t)wav_buf[ii+1] << 8) | (uint16_t)wav_buf[ii];
 8003770:	4a1a      	ldr	r2, [pc, #104]	; (80037dc <play_wav+0xe0>)
 8003772:	18d7      	adds	r7, r2, r3
 8003774:	787a      	ldrb	r2, [r7, #1]
 8003776:	7838      	ldrb	r0, [r7, #0]
 8003778:	0212      	lsls	r2, r2, #8
 800377a:	4310      	orrs	r0, r2
 800377c:	b200      	sxth	r0, r0
 800377e:	b282      	uxth	r2, r0
 8003780:	52ca      	strh	r2, [r1, r3]
 8003782:	0852      	lsrs	r2, r2, #1
            if (*ptr > 32767) {
 8003784:	2800      	cmp	r0, #0
 8003786:	da01      	bge.n	800378c <play_wav+0x90>
            	*ptr = (*ptr >> 1) + 32768;
 8003788:	4816      	ldr	r0, [pc, #88]	; (80037e4 <play_wav+0xe8>)
 800378a:	1812      	adds	r2, r2, r0
            	*ptr = *ptr >> 1;
 800378c:	52ca      	strh	r2, [r1, r3]
        for (int ii=0; ii<511; ii+=2) {
 800378e:	2280      	movs	r2, #128	; 0x80
 8003790:	3302      	adds	r3, #2
 8003792:	0092      	lsls	r2, r2, #2
 8003794:	4293      	cmp	r3, r2
 8003796:	d1eb      	bne.n	8003770 <play_wav+0x74>
        while (hi2s2.State != HAL_I2S_STATE_READY);    // Wait for I2S to be ready
 8003798:	4813      	ldr	r0, [pc, #76]	; (80037e8 <play_wav+0xec>)
 800379a:	1889      	adds	r1, r1, r2
 800379c:	0002      	movs	r2, r0
 800379e:	6031      	str	r1, [r6, #0]
 80037a0:	3235      	adds	r2, #53	; 0x35
 80037a2:	7813      	ldrb	r3, [r2, #0]
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d1fc      	bne.n	80037a2 <play_wav+0xa6>
        HAL_I2S_Transmit_DMA(&hi2s2, ptr_start, 256);    // play buffer
 80037a8:	2280      	movs	r2, #128	; 0x80
 80037aa:	6821      	ldr	r1, [r4, #0]
 80037ac:	0052      	lsls	r2, r2, #1
 80037ae:	f7fd f903 	bl	80009b8 <HAL_I2S_Transmit_DMA>
        if (ptr_start == &audio_buf_0[0]) {
 80037b2:	6823      	ldr	r3, [r4, #0]
 80037b4:	42ab      	cmp	r3, r5
 80037b6:	d103      	bne.n	80037c0 <play_wav+0xc4>
            ptr = &audio_buf_1[0];
 80037b8:	4b0c      	ldr	r3, [pc, #48]	; (80037ec <play_wav+0xf0>)
 80037ba:	6033      	str	r3, [r6, #0]
            ptr_start = &audio_buf_1[0];
 80037bc:	6023      	str	r3, [r4, #0]
 80037be:	e7b8      	b.n	8003732 <play_wav+0x36>
            ptr = &audio_buf_0[0];
 80037c0:	6035      	str	r5, [r6, #0]
 80037c2:	e7b5      	b.n	8003730 <play_wav+0x34>
 80037c4:	50000800 	.word	0x50000800
 80037c8:	20000928 	.word	0x20000928
 80037cc:	2000051c 	.word	0x2000051c
 80037d0:	20000720 	.word	0x20000720
 80037d4:	20000920 	.word	0x20000920
 80037d8:	20000924 	.word	0x20000924
 80037dc:	20000929 	.word	0x20000929
 80037e0:	000001ff 	.word	0x000001ff
 80037e4:	ffff8000 	.word	0xffff8000
 80037e8:	20000288 	.word	0x20000288
 80037ec:	20000520 	.word	0x20000520

080037f0 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef* hi2s) {
    return;
}
 80037f0:	4770      	bx	lr
	...

080037f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80037f4:	480d      	ldr	r0, [pc, #52]	; (800382c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80037f6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80037f8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80037fa:	e003      	b.n	8003804 <LoopCopyDataInit>

080037fc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80037fc:	4b0c      	ldr	r3, [pc, #48]	; (8003830 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 80037fe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003800:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003802:	3104      	adds	r1, #4

08003804 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8003804:	480b      	ldr	r0, [pc, #44]	; (8003834 <LoopForever+0xa>)
  ldr  r3, =_edata
 8003806:	4b0c      	ldr	r3, [pc, #48]	; (8003838 <LoopForever+0xe>)
  adds  r2, r0, r1
 8003808:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800380a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800380c:	d3f6      	bcc.n	80037fc <CopyDataInit>
  ldr  r2, =_sbss
 800380e:	4a0b      	ldr	r2, [pc, #44]	; (800383c <LoopForever+0x12>)
  b  LoopFillZerobss
 8003810:	e002      	b.n	8003818 <LoopFillZerobss>

08003812 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8003812:	2300      	movs	r3, #0
  str  r3, [r2]
 8003814:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003816:	3204      	adds	r2, #4

08003818 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8003818:	4b09      	ldr	r3, [pc, #36]	; (8003840 <LoopForever+0x16>)
  cmp  r2, r3
 800381a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800381c:	d3f9      	bcc.n	8003812 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800381e:	f7ff fef1 	bl	8003604 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003822:	f000 f811 	bl	8003848 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003826:	f7ff fdcf 	bl	80033c8 <main>

0800382a <LoopForever>:

LoopForever:
    b LoopForever
 800382a:	e7fe      	b.n	800382a <LoopForever>
   ldr   r0, =_estack
 800382c:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 8003830:	080042bc 	.word	0x080042bc
  ldr  r0, =_sdata
 8003834:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003838:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 800383c:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8003840:	20000c94 	.word	0x20000c94

08003844 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003844:	e7fe      	b.n	8003844 <ADC1_COMP_IRQHandler>
	...

08003848 <__libc_init_array>:
 8003848:	b570      	push	{r4, r5, r6, lr}
 800384a:	2600      	movs	r6, #0
 800384c:	4d0c      	ldr	r5, [pc, #48]	; (8003880 <__libc_init_array+0x38>)
 800384e:	4c0d      	ldr	r4, [pc, #52]	; (8003884 <__libc_init_array+0x3c>)
 8003850:	1b64      	subs	r4, r4, r5
 8003852:	10a4      	asrs	r4, r4, #2
 8003854:	42a6      	cmp	r6, r4
 8003856:	d109      	bne.n	800386c <__libc_init_array+0x24>
 8003858:	2600      	movs	r6, #0
 800385a:	f000 f82b 	bl	80038b4 <_init>
 800385e:	4d0a      	ldr	r5, [pc, #40]	; (8003888 <__libc_init_array+0x40>)
 8003860:	4c0a      	ldr	r4, [pc, #40]	; (800388c <__libc_init_array+0x44>)
 8003862:	1b64      	subs	r4, r4, r5
 8003864:	10a4      	asrs	r4, r4, #2
 8003866:	42a6      	cmp	r6, r4
 8003868:	d105      	bne.n	8003876 <__libc_init_array+0x2e>
 800386a:	bd70      	pop	{r4, r5, r6, pc}
 800386c:	00b3      	lsls	r3, r6, #2
 800386e:	58eb      	ldr	r3, [r5, r3]
 8003870:	4798      	blx	r3
 8003872:	3601      	adds	r6, #1
 8003874:	e7ee      	b.n	8003854 <__libc_init_array+0xc>
 8003876:	00b3      	lsls	r3, r6, #2
 8003878:	58eb      	ldr	r3, [r5, r3]
 800387a:	4798      	blx	r3
 800387c:	3601      	adds	r6, #1
 800387e:	e7f2      	b.n	8003866 <__libc_init_array+0x1e>
 8003880:	080042b4 	.word	0x080042b4
 8003884:	080042b4 	.word	0x080042b4
 8003888:	080042b4 	.word	0x080042b4
 800388c:	080042b8 	.word	0x080042b8

08003890 <memcpy>:
 8003890:	2300      	movs	r3, #0
 8003892:	b510      	push	{r4, lr}
 8003894:	429a      	cmp	r2, r3
 8003896:	d100      	bne.n	800389a <memcpy+0xa>
 8003898:	bd10      	pop	{r4, pc}
 800389a:	5ccc      	ldrb	r4, [r1, r3]
 800389c:	54c4      	strb	r4, [r0, r3]
 800389e:	3301      	adds	r3, #1
 80038a0:	e7f8      	b.n	8003894 <memcpy+0x4>

080038a2 <memset>:
 80038a2:	0003      	movs	r3, r0
 80038a4:	1812      	adds	r2, r2, r0
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d100      	bne.n	80038ac <memset+0xa>
 80038aa:	4770      	bx	lr
 80038ac:	7019      	strb	r1, [r3, #0]
 80038ae:	3301      	adds	r3, #1
 80038b0:	e7f9      	b.n	80038a6 <memset+0x4>
	...

080038b4 <_init>:
 80038b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038b6:	46c0      	nop			; (mov r8, r8)
 80038b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038ba:	bc08      	pop	{r3}
 80038bc:	469e      	mov	lr, r3
 80038be:	4770      	bx	lr

080038c0 <_fini>:
 80038c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038c2:	46c0      	nop			; (mov r8, r8)
 80038c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038c6:	bc08      	pop	{r3}
 80038c8:	469e      	mov	lr, r3
 80038ca:	4770      	bx	lr
