<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Refer to Figure P14.1 (a) in the textbook for a pseudo-NMOS logic circuit with resistive load.</p> <p>The propagation delay from low to high transition, <img src="images/3657-14-1P-i1.png" /> is the time at which the output reaches half of the supply voltage.</p> <p>The expression for the output voltage for resistive load is,</p> <p> <img src="images/3657-14-1P-i2.png" /> </p> <p>Find the time at which the output reaches half of supply voltage.</p> <p>Observe that the following condition for the output to reach <img src="images/3657-14-1P-i3.png" />:</p> <p> <img src="images/3657-14-1P-i4.png" /> </p> <p>Simplify the expression to get the time at which the output reaches half of supply voltage.</p> <p> <img src="images/3657-14-1P-i5.png" /> </p> <p>Thus, the value of propagation delay from low to high transition, <img src="images/3657-14-1P-i6.png" /> for a pseudo-NMOS logic circuit with resistive load is, <img src="images/3657-14-1P-i7.png" />.</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>Refer to Figure P14.1 (b) in the textbook for the pseudo-NMOS logic circuit with current-source load.</p> <p>Find the time at which the output reaches half of supply voltage.</p> <p>Consider the following condition for the output to reach <img src="images/3657-14-1P-i8.png" />:</p> <p> <img src="images/3657-14-1P-i9.png" /> </p> <p>Consider that the current source is,</p> <p> <img src="images/3657-14-1P-i10.png" /> </p> <p>Substitute the expression of <img src="images/3657-14-1P-i11.png" /> in the expression of <img src="images/3657-14-1P-i12.png" />.</p> <p> <img src="images/3657-14-1P-i13.png" /> </p> <p>Thus, the value of propagation delay from low to high transition, <img src="images/3657-14-1P-i14.png" /> for a pseudo-NMOS logic circuit with current-source load is, <img src="images/3657-14-1P-i15.png" />.</p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>Find the percentage reduction of propagation from low to high transition, <img src="images/3657-14-1P-i16.png" /> when the current source-load is used from the expressions of <img src="images/3657-14-1P-i17.png" /> for the both circuits.</p> <p> <img src="images/3657-14-1P-i18.png" /> </p> <p>Thus, the percentage reduction of propagation from low to high transition, <img src="images/3657-14-1P-i19.png" /> when the current source-load is used is, <img src="images/3657-14-1P-i20.png" />.</p></div>