
CentralApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095b8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008cc  08009748  08009748  00019748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a014  0800a014  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800a014  0800a014  0001a014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a01c  0800a01c  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a01c  0800a01c  0001a01c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a020  0800a020  0001a020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800a024  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009a8  20000080  0800a0a4  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a28  0800a0a4  00020a28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 13 .debug_line   0001d9ae  00000000  00000000  000200f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 0000009b  00000000  00000000  0003daa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   0001e4ec  00000000  00000000  0003db3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000039c6  00000000  00000000  0005c028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001888  00000000  00000000  0005f9f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb2ad  00000000  00000000  00061278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00001314  00000000  00000000  0015c525  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002b2aa  00000000  00000000  0015d839  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000704c  00000000  00000000  00188ae4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009730 	.word	0x08009730

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	08009730 	.word	0x08009730

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800056c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000570:	f001 ff4a 	bl	8002408 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000574:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000576:	e003      	b.n	8000580 <LoopCopyDataInit>

08000578 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000578:	4b0b      	ldr	r3, [pc, #44]	; (80005a8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800057a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800057c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800057e:	3104      	adds	r1, #4

08000580 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000580:	480a      	ldr	r0, [pc, #40]	; (80005ac <LoopForever+0xa>)
	ldr	r3, =_edata
 8000582:	4b0b      	ldr	r3, [pc, #44]	; (80005b0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000584:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000586:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000588:	d3f6      	bcc.n	8000578 <CopyDataInit>
	ldr	r2, =_sbss
 800058a:	4a0a      	ldr	r2, [pc, #40]	; (80005b4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800058c:	e002      	b.n	8000594 <LoopFillZerobss>

0800058e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800058e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000590:	f842 3b04 	str.w	r3, [r2], #4

08000594 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000594:	4b08      	ldr	r3, [pc, #32]	; (80005b8 <LoopForever+0x16>)
	cmp	r2, r3
 8000596:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000598:	d3f9      	bcc.n	800058e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800059a:	f008 fb87 	bl	8008cac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800059e:	f001 fa32 	bl	8001a06 <main>

080005a2 <LoopForever>:

LoopForever:
    b LoopForever
 80005a2:	e7fe      	b.n	80005a2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80005a4:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80005a8:	0800a024 	.word	0x0800a024
	ldr	r0, =_sdata
 80005ac:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80005b0:	20000080 	.word	0x20000080
	ldr	r2, =_sbss
 80005b4:	20000080 	.word	0x20000080
	ldr	r3, = _ebss
 80005b8:	20000a28 	.word	0x20000a28

080005bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80005bc:	e7fe      	b.n	80005bc <ADC1_2_IRQHandler>
	...

080005c0 <BLUENRG2_vInit>:
//!
//! \return
//!   None
//*****************************************************
void BLUENRG2_vInit( void )
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
    BLUENRG2__vUserInit();
 80005c4:	f000 f826 	bl	8000614 <BLUENRG2__vUserInit>
    hci_init( APP_UserEvtRx, NULL );
 80005c8:	2100      	movs	r1, #0
 80005ca:	480a      	ldr	r0, [pc, #40]	; (80005f4 <BLUENRG2_vInit+0x34>)
 80005cc:	f007 fe0a 	bl	80081e4 <hci_init>
    PRINT_DBG( "BlueNRG-2 BLE Sample Application\r\n" );
 80005d0:	4809      	ldr	r0, [pc, #36]	; (80005f8 <BLUENRG2_vInit+0x38>)
 80005d2:	f008 fa27 	bl	8008a24 <puts>

    if( BLE_STATUS_SUCCESS != BLUENRG2__u8CentralAppInit() )
 80005d6:	f000 f82b 	bl	8000630 <BLUENRG2__u8CentralAppInit>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d003      	beq.n	80005e8 <BLUENRG2_vInit+0x28>
    {
        PRINT_DBG( "BLUENRG2__u8CentralAppInit() Failed\r\n" );
 80005e0:	4806      	ldr	r0, [pc, #24]	; (80005fc <BLUENRG2_vInit+0x3c>)
 80005e2:	f008 fa1f 	bl	8008a24 <puts>
        while( true )
 80005e6:	e7fe      	b.n	80005e6 <BLUENRG2_vInit+0x26>
            ;
    }

    PRINT_DBG( "BLE Stack Initialized & Device Configured\r\n" );
 80005e8:	4805      	ldr	r0, [pc, #20]	; (8000600 <BLUENRG2_vInit+0x40>)
 80005ea:	f008 fa1b 	bl	8008a24 <puts>
}
 80005ee:	bf00      	nop
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	08001545 	.word	0x08001545
 80005f8:	08009748 	.word	0x08009748
 80005fc:	0800976c 	.word	0x0800976c
 8000600:	08009794 	.word	0x08009794

08000604 <BLUENRG2_vProcess>:
//!
//! \return
//!   None
//*****************************************************
void BLUENRG2_vProcess( void )
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0

    hci_user_evt_proc();
 8000608:	f007 ff66 	bl	80084d8 <hci_user_evt_proc>
    BLUENRG2__vUserProcess();
 800060c:	f000 f8e8 	bl	80007e0 <BLUENRG2__vUserProcess>
}
 8000610:	bf00      	nop
 8000612:	bd80      	pop	{r7, pc}

08000614 <BLUENRG2__vUserInit>:
//!
//! \return
//!   None
//*****************************************************
static void BLUENRG2__vUserInit( void )
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
    BSP_PB_Init( BUTTON_KEY, BUTTON_MODE_GPIO );
 8000618:	2100      	movs	r1, #0
 800061a:	2000      	movs	r0, #0
 800061c:	f001 fbac 	bl	8001d78 <BSP_PB_Init>
    BSP_LED_Init( LED2 );
 8000620:	2000      	movs	r0, #0
 8000622:	f001 fb2d 	bl	8001c80 <BSP_LED_Init>

    BSP_COM_Init( COM1 );
 8000626:	2000      	movs	r0, #0
 8000628:	f001 fc62 	bl	8001ef0 <BSP_COM_Init>
}
 800062c:	bf00      	nop
 800062e:	bd80      	pop	{r7, pc}

08000630 <BLUENRG2__u8CentralAppInit>:
//!
//! \return
//!   Status
//*****************************************************
static uint8_t BLUENRG2__u8CentralAppInit( void )
{
 8000630:	b5b0      	push	{r4, r5, r7, lr}
 8000632:	b090      	sub	sp, #64	; 0x40
 8000634:	af06      	add	r7, sp, #24
    uint8_t  u8Ret;
    uint16_t u16ServiceHandle, u16DevNameCharHandle, u16AppearanceCharHandle;
    uint8_t  au8BdAddr[BLUENRG2_BDADDR_BYTE_NUM];
    uint8_t  u8BaAddrLen;

    const uint8_t cu8NVMConfigDataAddr = 0x80U; // Offset of the static random address stored in NVM
 8000636:	2380      	movs	r3, #128	; 0x80
 8000638:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    hci_reset(); // Sw reset of the BLE chip
 800063c:	f007 fca0 	bl	8007f80 <hci_reset>

    HAL_Delay( 2000 ); // BlueNRG device requires 2000ms delay for booting
 8000640:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000644:	f001 ff6e 	bl	8002524 <HAL_Delay>

    u8Ret = BLUENRG2__u8PrintBLEFwInfo();
 8000648:	f000 fb3c 	bl	8000cc4 <BLUENRG2__u8PrintBLEFwInfo>
 800064c:	4603      	mov	r3, r0
 800064e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if( u8Ret != BLE_STATUS_SUCCESS )
 8000652:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000656:	2b00      	cmp	r3, #0
 8000658:	d005      	beq.n	8000666 <BLUENRG2__u8CentralAppInit+0x36>
    {
        PRINT_DBG( "Get Bluetooth Chip Info failed !\r\n" );
 800065a:	4857      	ldr	r0, [pc, #348]	; (80007b8 <BLUENRG2__u8CentralAppInit+0x188>)
 800065c:	f008 f9e2 	bl	8008a24 <puts>
        return u8Ret;
 8000660:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000664:	e0a3      	b.n	80007ae <BLUENRG2__u8CentralAppInit+0x17e>
    }

    u8Ret = aci_hal_read_config_data( cu8NVMConfigDataAddr, &u8BaAddrLen, au8BdAddr );
 8000666:	f107 0218 	add.w	r2, r7, #24
 800066a:	f107 0117 	add.w	r1, r7, #23
 800066e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000672:	4618      	mov	r0, r3
 8000674:	f006 f8da 	bl	800682c <aci_hal_read_config_data>
 8000678:	4603      	mov	r3, r0
 800067a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if( ( u8Ret != BLE_STATUS_SUCCESS ) || ( 0xC0 != ( au8BdAddr[5U] & 0xC0 ) ) )
 800067e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000682:	2b00      	cmp	r3, #0
 8000684:	d104      	bne.n	8000690 <BLUENRG2__u8CentralAppInit+0x60>
 8000686:	7f7b      	ldrb	r3, [r7, #29]
 8000688:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800068c:	2bc0      	cmp	r3, #192	; 0xc0
 800068e:	d003      	beq.n	8000698 <BLUENRG2__u8CentralAppInit+0x68>
    {
        PRINT_DBG( "Read Broadcast Address failed !\r\n" );
 8000690:	484a      	ldr	r0, [pc, #296]	; (80007bc <BLUENRG2__u8CentralAppInit+0x18c>)
 8000692:	f008 f9c7 	bl	8008a24 <puts>
        while( true )
 8000696:	e7fe      	b.n	8000696 <BLUENRG2__u8CentralAppInit+0x66>
            ;
        return u8Ret;
    }

    aci_hal_set_tx_power_level( BLUENRG2_TX_POWER_HIGH, BLUENRG2_TX_POWER_N2_DBM );
 8000698:	2104      	movs	r1, #4
 800069a:	2001      	movs	r0, #1
 800069c:	f006 f94a 	bl	8006934 <aci_hal_set_tx_power_level>

    u8Ret = aci_gatt_init();
 80006a0:	f005 fc45 	bl	8005f2e <aci_gatt_init>
 80006a4:	4603      	mov	r3, r0
 80006a6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    if( u8Ret != BLE_STATUS_SUCCESS )
 80006aa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d008      	beq.n	80006c4 <BLUENRG2__u8CentralAppInit+0x94>
    {
        PRINT_DBG( "GATT_Init failed: 0x%02x\r\n", u8Ret );
 80006b2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80006b6:	4619      	mov	r1, r3
 80006b8:	4841      	ldr	r0, [pc, #260]	; (80007c0 <BLUENRG2__u8CentralAppInit+0x190>)
 80006ba:	f008 f94d 	bl	8008958 <iprintf>
        return u8Ret;
 80006be:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80006c2:	e074      	b.n	80007ae <BLUENRG2__u8CentralAppInit+0x17e>
    }

    u8Ret = aci_gap_init( GAP_CENTRAL_ROLE, 0x0, (uint8_t) BLUENRG2_DEV_NAME_LEN, &u16ServiceHandle,
 80006c4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80006c8:	f107 0320 	add.w	r3, r7, #32
 80006cc:	9301      	str	r3, [sp, #4]
 80006ce:	f107 0322 	add.w	r3, r7, #34	; 0x22
 80006d2:	9300      	str	r3, [sp, #0]
 80006d4:	4613      	mov	r3, r2
 80006d6:	2211      	movs	r2, #17
 80006d8:	2100      	movs	r1, #0
 80006da:	2004      	movs	r0, #4
 80006dc:	f005 f973 	bl	80059c6 <aci_gap_init>
 80006e0:	4603      	mov	r3, r0
 80006e2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
                          &u16DevNameCharHandle, &u16AppearanceCharHandle );
    if( u8Ret != BLE_STATUS_SUCCESS )
 80006e6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d008      	beq.n	8000700 <BLUENRG2__u8CentralAppInit+0xd0>
    {
        PRINT_DBG( "GAP_Init failed: 0x%02x\r\n", u8Ret );
 80006ee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80006f2:	4619      	mov	r1, r3
 80006f4:	4833      	ldr	r0, [pc, #204]	; (80007c4 <BLUENRG2__u8CentralAppInit+0x194>)
 80006f6:	f008 f92f 	bl	8008958 <iprintf>
        return u8Ret;
 80006fa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80006fe:	e056      	b.n	80007ae <BLUENRG2__u8CentralAppInit+0x17e>
    }

    // Update device name
    uint8_t au8TempDeviceName[BLUENRG2_DEV_NAME_LEN] = BLUENRG2_DEV_NAME;
 8000700:	4b31      	ldr	r3, [pc, #196]	; (80007c8 <BLUENRG2__u8CentralAppInit+0x198>)
 8000702:	1d3c      	adds	r4, r7, #4
 8000704:	461d      	mov	r5, r3
 8000706:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000708:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800070a:	682b      	ldr	r3, [r5, #0]
 800070c:	7023      	strb	r3, [r4, #0]
    u8Ret = aci_gatt_update_char_value( u16ServiceHandle, u16DevNameCharHandle, (uint8_t) 0U,
 800070e:	8cb8      	ldrh	r0, [r7, #36]	; 0x24
 8000710:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	9300      	str	r3, [sp, #0]
 8000716:	2311      	movs	r3, #17
 8000718:	2200      	movs	r2, #0
 800071a:	f005 fe10 	bl	800633e <aci_gatt_update_char_value>
 800071e:	4603      	mov	r3, r0
 8000720:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
                                        (uint8_t) BLUENRG2_DEV_NAME_LEN, au8TempDeviceName );

    // Clear security database: this implies that each time the application is executed
    // the full bonding process is executed (with PassKey generation and setting).
    u8Ret = aci_gap_clear_security_db();
 8000724:	f005 f9fc 	bl	8005b20 <aci_gap_clear_security_db>
 8000728:	4603      	mov	r3, r0
 800072a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    if( u8Ret != BLE_STATUS_SUCCESS )
 800072e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000732:	2b00      	cmp	r3, #0
 8000734:	d002      	beq.n	800073c <BLUENRG2__u8CentralAppInit+0x10c>
    {
        PRINT_DBG( "aci_gap_clear_security_db() failed:\r\n" );
 8000736:	4825      	ldr	r0, [pc, #148]	; (80007cc <BLUENRG2__u8CentralAppInit+0x19c>)
 8000738:	f008 f974 	bl	8008a24 <puts>
    }

    //  Set the I/O capability otherwise the Central device (e.g. the smartphone) will
    //  propose a PIN that will be accepted without any control.
    if( aci_gap_set_io_capability( IO_CAP_DISPLAY_ONLY ) == BLE_STATUS_SUCCESS )
 800073c:	2000      	movs	r0, #0
 800073e:	f005 f818 	bl	8005772 <aci_gap_set_io_capability>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d102      	bne.n	800074e <BLUENRG2__u8CentralAppInit+0x11e>
    {
        PRINT_DBG( "I/O Capability Configurated\r\n" );
 8000748:	4821      	ldr	r0, [pc, #132]	; (80007d0 <BLUENRG2__u8CentralAppInit+0x1a0>)
 800074a:	f008 f96b 	bl	8008a24 <puts>
    }

    // BLE Security v4.2 is supported: BLE stack FW version >= 2.x (new API prototype)
    // clang-format off
    u8Ret = aci_gap_set_authentication_requirement( BONDING, MITM_PROTECTION_REQUIRED, SC_IS_SUPPORTED,
 800074e:	2300      	movs	r3, #0
 8000750:	9304      	str	r3, [sp, #16]
 8000752:	4b20      	ldr	r3, [pc, #128]	; (80007d4 <BLUENRG2__u8CentralAppInit+0x1a4>)
 8000754:	9303      	str	r3, [sp, #12]
 8000756:	2300      	movs	r3, #0
 8000758:	9302      	str	r3, [sp, #8]
 800075a:	2310      	movs	r3, #16
 800075c:	9301      	str	r3, [sp, #4]
 800075e:	2307      	movs	r3, #7
 8000760:	9300      	str	r3, [sp, #0]
 8000762:	2300      	movs	r3, #0
 8000764:	2201      	movs	r2, #1
 8000766:	2101      	movs	r1, #1
 8000768:	2001      	movs	r0, #1
 800076a:	f005 f85f 	bl	800582c <aci_gap_set_authentication_requirement>
 800076e:	4603      	mov	r3, r0
 8000770:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
                                                    KEYPRESS_IS_NOT_SUPPORTED, 7, 16, USE_FIXED_PIN_FOR_PAIRING,
                                                    BLUENRG2_AUTHENTICATION_PASS_KEY, BLUENRG2_AUTHENTICATION_ADDR_PUBLIC_ID );
    // clang-format on

    if( u8Ret != BLE_STATUS_SUCCESS )
 8000774:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000778:	2b00      	cmp	r3, #0
 800077a:	d005      	beq.n	8000788 <BLUENRG2__u8CentralAppInit+0x158>
    {
        PRINT_DBG( "aci_gap_set_authentication_requirement()failed\r\n" );
 800077c:	4816      	ldr	r0, [pc, #88]	; (80007d8 <BLUENRG2__u8CentralAppInit+0x1a8>)
 800077e:	f008 f951 	bl	8008a24 <puts>
        return u8Ret;
 8000782:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000786:	e012      	b.n	80007ae <BLUENRG2__u8CentralAppInit+0x17e>
    }

    u8Ret = GATT_DB_u8AddService(); // Add Device Service & Characteristics
 8000788:	f000 fe44 	bl	8001414 <GATT_DB_u8AddService>
 800078c:	4603      	mov	r3, r0
 800078e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    if( u8Ret != BLE_STATUS_SUCCESS )
 8000792:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000796:	2b00      	cmp	r3, #0
 8000798:	d008      	beq.n	80007ac <BLUENRG2__u8CentralAppInit+0x17c>
    {
        PRINT_DBG( "Error while adding service: 0x%02x\r\n", u8Ret );
 800079a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800079e:	4619      	mov	r1, r3
 80007a0:	480e      	ldr	r0, [pc, #56]	; (80007dc <BLUENRG2__u8CentralAppInit+0x1ac>)
 80007a2:	f008 f8d9 	bl	8008958 <iprintf>
        return u8Ret;
 80007a6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80007aa:	e000      	b.n	80007ae <BLUENRG2__u8CentralAppInit+0x17e>
    }

    return BLE_STATUS_SUCCESS;
 80007ac:	2300      	movs	r3, #0
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	3728      	adds	r7, #40	; 0x28
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bdb0      	pop	{r4, r5, r7, pc}
 80007b6:	bf00      	nop
 80007b8:	080097c0 	.word	0x080097c0
 80007bc:	080097e4 	.word	0x080097e4
 80007c0:	08009808 	.word	0x08009808
 80007c4:	08009824 	.word	0x08009824
 80007c8:	080098e0 	.word	0x080098e0
 80007cc:	08009840 	.word	0x08009840
 80007d0:	08009868 	.word	0x08009868
 80007d4:	0001e240 	.word	0x0001e240
 80007d8:	08009888 	.word	0x08009888
 80007dc:	080098b8 	.word	0x080098b8

080007e0 <BLUENRG2__vUserProcess>:
//!
//! \return
//!   None
//*****************************************************
static void BLUENRG2__vUserProcess( void )
{
 80007e0:	b590      	push	{r4, r7, lr}
 80007e2:	b08b      	sub	sp, #44	; 0x2c
 80007e4:	af02      	add	r7, sp, #8
        PRINT_DBG( "FSM : %d -> %d \r\n", enLastFSMState, BLUENRG2__enState );
        enLastFSMState = BLUENRG2__enState;
    }
#endif // BLUENRG2_PRINT_ON

    switch( BLUENRG2__enState )
 80007e6:	4b9f      	ldr	r3, [pc, #636]	; (8000a64 <BLUENRG2__vUserProcess+0x284>)
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	2b09      	cmp	r3, #9
 80007ec:	f200 812e 	bhi.w	8000a4c <BLUENRG2__vUserProcess+0x26c>
 80007f0:	a201      	add	r2, pc, #4	; (adr r2, 80007f8 <BLUENRG2__vUserProcess+0x18>)
 80007f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007f6:	bf00      	nop
 80007f8:	08000821 	.word	0x08000821
 80007fc:	0800083b 	.word	0x0800083b
 8000800:	08000873 	.word	0x08000873
 8000804:	0800087f 	.word	0x0800087f
 8000808:	080008e5 	.word	0x080008e5
 800080c:	0800090f 	.word	0x0800090f
 8000810:	08000939 	.word	0x08000939
 8000814:	08000963 	.word	0x08000963
 8000818:	080009b5 	.word	0x080009b5
 800081c:	08000a1b 	.word	0x08000a1b
    {
        case BLUENRG2_STAT_INIT:
        {
            BLUENRG2__vResetConnectionContext(); // Reset Connection context
 8000820:	f000 f9ca 	bl	8000bb8 <BLUENRG2__vResetConnectionContext>
            BLUENRG2__vStartScan();              // Result in hci_le_advertising_report_event
 8000824:	f000 f952 	bl	8000acc <BLUENRG2__vStartScan>
            BLUENRG2__enState      = BLUENRG2_STAT_SCANNING;
 8000828:	4b8e      	ldr	r3, [pc, #568]	; (8000a64 <BLUENRG2__vUserProcess+0x284>)
 800082a:	2201      	movs	r2, #1
 800082c:	701a      	strb	r2, [r3, #0]
            u32CurrentFSMStartTick = HAL_GetTick();
 800082e:	f001 fe6d 	bl	800250c <HAL_GetTick>
 8000832:	4603      	mov	r3, r0
 8000834:	4a8c      	ldr	r2, [pc, #560]	; (8000a68 <BLUENRG2__vUserProcess+0x288>)
 8000836:	6013      	str	r3, [r2, #0]
        }
        break;
 8000838:	e10f      	b.n	8000a5a <BLUENRG2__vUserProcess+0x27a>

        case BLUENRG2_STAT_SCANNING:
        {
            if( HAL_GetTick() - u32CurrentFSMStartTick > BLUENRG2_FSM_GENERIC_TIMEOUT_MS )
 800083a:	f001 fe67 	bl	800250c <HAL_GetTick>
 800083e:	4602      	mov	r2, r0
 8000840:	4b89      	ldr	r3, [pc, #548]	; (8000a68 <BLUENRG2__vUserProcess+0x288>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	1ad3      	subs	r3, r2, r3
 8000846:	f64e 2260 	movw	r2, #60000	; 0xea60
 800084a:	4293      	cmp	r3, r2
 800084c:	f240 8100 	bls.w	8000a50 <BLUENRG2__vUserProcess+0x270>
            {
                PRINT_DBG( "Timeout at STATE %d \r\n ", (uint8_t) BLUENRG2__enState );
 8000850:	4b84      	ldr	r3, [pc, #528]	; (8000a64 <BLUENRG2__vUserProcess+0x284>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	4619      	mov	r1, r3
 8000856:	4885      	ldr	r0, [pc, #532]	; (8000a6c <BLUENRG2__vUserProcess+0x28c>)
 8000858:	f008 f87e 	bl	8008958 <iprintf>
                BLUENRG2__vStopScan();
 800085c:	f000 f958 	bl	8000b10 <BLUENRG2__vStopScan>
                u32CurrentFSMStartTick = HAL_GetTick();
 8000860:	f001 fe54 	bl	800250c <HAL_GetTick>
 8000864:	4603      	mov	r3, r0
 8000866:	4a80      	ldr	r2, [pc, #512]	; (8000a68 <BLUENRG2__vUserProcess+0x288>)
 8000868:	6013      	str	r3, [r2, #0]
                BLUENRG2__enState      = BLUENRG2_STAT_IDLE;
 800086a:	4b7e      	ldr	r3, [pc, #504]	; (8000a64 <BLUENRG2__vUserProcess+0x284>)
 800086c:	2209      	movs	r2, #9
 800086e:	701a      	strb	r2, [r3, #0]
            }
        }
        break;
 8000870:	e0ee      	b.n	8000a50 <BLUENRG2__vUserProcess+0x270>

        case BLUENRG2_STAT_SCAN_DONE:
        {
            BLUENRG2__vStopScan();
 8000872:	f000 f94d 	bl	8000b10 <BLUENRG2__vStopScan>
            BLUENRG2__enState = BLUENRG2_STAT_IDLE;
 8000876:	4b7b      	ldr	r3, [pc, #492]	; (8000a64 <BLUENRG2__vUserProcess+0x284>)
 8000878:	2209      	movs	r2, #9
 800087a:	701a      	strb	r2, [r3, #0]
        }
        break;
 800087c:	e0ed      	b.n	8000a5a <BLUENRG2__vUserProcess+0x27a>

        case BLUENRG2_STAT_START_CONNECT:
        {

            const char *apcDevAddrTypeStr[] = { "Public Device", "Random Device", "Public Identity",
 800087e:	4b7c      	ldr	r3, [pc, #496]	; (8000a70 <BLUENRG2__vUserProcess+0x290>)
 8000880:	f107 040c 	add.w	r4, r7, #12
 8000884:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000886:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                                                "Random Identity" };

            printf( "[Connecting] Device Addr Type : %s, Value : ",
                    apcDevAddrTypeStr[BLUENRG2__stConnCTX.stDevice.u8Type] );
 800088a:	4b7a      	ldr	r3, [pc, #488]	; (8000a74 <BLUENRG2__vUserProcess+0x294>)
 800088c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
            printf( "[Connecting] Device Addr Type : %s, Value : ",
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	3320      	adds	r3, #32
 8000894:	443b      	add	r3, r7
 8000896:	f853 3c14 	ldr.w	r3, [r3, #-20]
 800089a:	4619      	mov	r1, r3
 800089c:	4876      	ldr	r0, [pc, #472]	; (8000a78 <BLUENRG2__vUserProcess+0x298>)
 800089e:	f008 f85b 	bl	8008958 <iprintf>

            for( uint8_t u8ByteIdx = sizeof( BLUENRG2__stConnCTX.stDevice.au8Addr ); u8ByteIdx != 0U; u8ByteIdx-- )
 80008a2:	2306      	movs	r3, #6
 80008a4:	77fb      	strb	r3, [r7, #31]
 80008a6:	e00c      	b.n	80008c2 <BLUENRG2__vUserProcess+0xe2>
            {
                printf( "%02X ", BLUENRG2__stConnCTX.stDevice.au8Addr[u8ByteIdx - 1] );
 80008a8:	7ffb      	ldrb	r3, [r7, #31]
 80008aa:	3b01      	subs	r3, #1
 80008ac:	4a71      	ldr	r2, [pc, #452]	; (8000a74 <BLUENRG2__vUserProcess+0x294>)
 80008ae:	4413      	add	r3, r2
 80008b0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80008b4:	4619      	mov	r1, r3
 80008b6:	4871      	ldr	r0, [pc, #452]	; (8000a7c <BLUENRG2__vUserProcess+0x29c>)
 80008b8:	f008 f84e 	bl	8008958 <iprintf>
            for( uint8_t u8ByteIdx = sizeof( BLUENRG2__stConnCTX.stDevice.au8Addr ); u8ByteIdx != 0U; u8ByteIdx-- )
 80008bc:	7ffb      	ldrb	r3, [r7, #31]
 80008be:	3b01      	subs	r3, #1
 80008c0:	77fb      	strb	r3, [r7, #31]
 80008c2:	7ffb      	ldrb	r3, [r7, #31]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d1ef      	bne.n	80008a8 <BLUENRG2__vUserProcess+0xc8>
            }
            printf( "\r\n" );
 80008c8:	486d      	ldr	r0, [pc, #436]	; (8000a80 <BLUENRG2__vUserProcess+0x2a0>)
 80008ca:	f008 f8ab 	bl	8008a24 <puts>

            BLUENRG2__vStartConnect();
 80008ce:	f000 f93b 	bl	8000b48 <BLUENRG2__vStartConnect>
            BLUENRG2__enState      = BLUENRG2_STAT_CONNECTING;
 80008d2:	4b64      	ldr	r3, [pc, #400]	; (8000a64 <BLUENRG2__vUserProcess+0x284>)
 80008d4:	2204      	movs	r2, #4
 80008d6:	701a      	strb	r2, [r3, #0]
            u32CurrentFSMStartTick = HAL_GetTick();
 80008d8:	f001 fe18 	bl	800250c <HAL_GetTick>
 80008dc:	4603      	mov	r3, r0
 80008de:	4a62      	ldr	r2, [pc, #392]	; (8000a68 <BLUENRG2__vUserProcess+0x288>)
 80008e0:	6013      	str	r3, [r2, #0]
        }
        break;
 80008e2:	e0ba      	b.n	8000a5a <BLUENRG2__vUserProcess+0x27a>

        case BLUENRG2_STAT_CONNECTING:
        {
            if( HAL_GetTick() - u32CurrentFSMStartTick > BLUENRG2_FSM_GENERIC_TIMEOUT_MS )
 80008e4:	f001 fe12 	bl	800250c <HAL_GetTick>
 80008e8:	4602      	mov	r2, r0
 80008ea:	4b5f      	ldr	r3, [pc, #380]	; (8000a68 <BLUENRG2__vUserProcess+0x288>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	1ad3      	subs	r3, r2, r3
 80008f0:	f64e 2260 	movw	r2, #60000	; 0xea60
 80008f4:	4293      	cmp	r3, r2
 80008f6:	f240 80ad 	bls.w	8000a54 <BLUENRG2__vUserProcess+0x274>
            {
                PRINT_DBG( "Timeout at STATE %d \r\n ", (uint8_t) BLUENRG2__enState );
 80008fa:	4b5a      	ldr	r3, [pc, #360]	; (8000a64 <BLUENRG2__vUserProcess+0x284>)
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	4619      	mov	r1, r3
 8000900:	485a      	ldr	r0, [pc, #360]	; (8000a6c <BLUENRG2__vUserProcess+0x28c>)
 8000902:	f008 f829 	bl	8008958 <iprintf>
                BLUENRG2__enState = BLUENRG2_STAT_IDLE;
 8000906:	4b57      	ldr	r3, [pc, #348]	; (8000a64 <BLUENRG2__vUserProcess+0x284>)
 8000908:	2209      	movs	r2, #9
 800090a:	701a      	strb	r2, [r3, #0]
            }
        }
        break;
 800090c:	e0a2      	b.n	8000a54 <BLUENRG2__vUserProcess+0x274>

        case BLUENRG2_STAT_GET_REMOTE_TX:
        {
            if( !BLUENRG2__stConnCTX.RemoteTx.bValid )
 800090e:	4b59      	ldr	r3, [pc, #356]	; (8000a74 <BLUENRG2__vUserProcess+0x294>)
 8000910:	799b      	ldrb	r3, [r3, #6]
 8000912:	f083 0301 	eor.w	r3, r3, #1
 8000916:	b2db      	uxtb	r3, r3
 8000918:	2b00      	cmp	r3, #0
 800091a:	d009      	beq.n	8000930 <BLUENRG2__vUserProcess+0x150>
            {
                aci_gatt_disc_char_by_uuid( BLUENRG2__stConnCTX.u16Handle, BLUENRG2_GENERIC_HANDLE_MIN,
 800091c:	4b55      	ldr	r3, [pc, #340]	; (8000a74 <BLUENRG2__vUserProcess+0x294>)
 800091e:	8858      	ldrh	r0, [r3, #2]
 8000920:	4b58      	ldr	r3, [pc, #352]	; (8000a84 <BLUENRG2__vUserProcess+0x2a4>)
 8000922:	9300      	str	r3, [sp, #0]
 8000924:	2302      	movs	r3, #2
 8000926:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800092a:	2101      	movs	r1, #1
 800092c:	f005 fdb9 	bl	80064a2 <aci_gatt_disc_char_by_uuid>
                                            BLUENRG2_GENERIC_HANDLE_MAX, UUID_TYPE_128,
                                            &BLUENRG2__stConnCTX.RemoteTx.uUUID );
            }
            BLUENRG2__enState = BLUENRG2_STAT_IDLE;
 8000930:	4b4c      	ldr	r3, [pc, #304]	; (8000a64 <BLUENRG2__vUserProcess+0x284>)
 8000932:	2209      	movs	r2, #9
 8000934:	701a      	strb	r2, [r3, #0]
        }
        break;
 8000936:	e090      	b.n	8000a5a <BLUENRG2__vUserProcess+0x27a>

        case BLUENRG2_STAT_GET_REMOTE_RX:
        {
            if( !BLUENRG2__stConnCTX.RemoteRx.bValid )
 8000938:	4b4e      	ldr	r3, [pc, #312]	; (8000a74 <BLUENRG2__vUserProcess+0x294>)
 800093a:	7e9b      	ldrb	r3, [r3, #26]
 800093c:	f083 0301 	eor.w	r3, r3, #1
 8000940:	b2db      	uxtb	r3, r3
 8000942:	2b00      	cmp	r3, #0
 8000944:	d009      	beq.n	800095a <BLUENRG2__vUserProcess+0x17a>
            {
                aci_gatt_disc_char_by_uuid( BLUENRG2__stConnCTX.u16Handle, BLUENRG2_GENERIC_HANDLE_MIN,
 8000946:	4b4b      	ldr	r3, [pc, #300]	; (8000a74 <BLUENRG2__vUserProcess+0x294>)
 8000948:	8858      	ldrh	r0, [r3, #2]
 800094a:	4b4f      	ldr	r3, [pc, #316]	; (8000a88 <BLUENRG2__vUserProcess+0x2a8>)
 800094c:	9300      	str	r3, [sp, #0]
 800094e:	2302      	movs	r3, #2
 8000950:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000954:	2101      	movs	r1, #1
 8000956:	f005 fda4 	bl	80064a2 <aci_gatt_disc_char_by_uuid>
                                            BLUENRG2_GENERIC_HANDLE_MAX, UUID_TYPE_128,
                                            &BLUENRG2__stConnCTX.RemoteRx.uUUID );
            }
            BLUENRG2__enState = BLUENRG2_STAT_IDLE;
 800095a:	4b42      	ldr	r3, [pc, #264]	; (8000a64 <BLUENRG2__vUserProcess+0x284>)
 800095c:	2209      	movs	r2, #9
 800095e:	701a      	strb	r2, [r3, #0]
        }
        break;
 8000960:	e07b      	b.n	8000a5a <BLUENRG2__vUserProcess+0x27a>

        case BLUENRG2_STAT_FORCE_REMOTE_TX_NOTIFY:
        {

            uint8_t au8ClientCharConfigData[] = { 0x01, 0x00 }; // Enable notifications
 8000962:	2301      	movs	r3, #1
 8000964:	813b      	strh	r3, [r7, #8]

            u32CurrentFSMStartTick = HAL_GetTick();
 8000966:	f001 fdd1 	bl	800250c <HAL_GetTick>
 800096a:	4603      	mov	r3, r0
 800096c:	4a3e      	ldr	r2, [pc, #248]	; (8000a68 <BLUENRG2__vUserProcess+0x288>)
 800096e:	6013      	str	r3, [r2, #0]
            while( aci_gatt_write_char_desc( BLUENRG2__stConnCTX.u16Handle,
 8000970:	e009      	b.n	8000986 <BLUENRG2__vUserProcess+0x1a6>
                                             BLUENRG2__stConnCTX.RemoteTx.u16Handle + BLUENRG2_CHAR_CONFIG_DESC_OFFSET,
                                             sizeof( au8ClientCharConfigData ),
                                             au8ClientCharConfigData ) == BLE_STATUS_NOT_ALLOWED )
            {
                // Radio is busy.
                if( ( HAL_GetTick() - u32CurrentFSMStartTick ) > ( 10 * HCI_DEFAULT_TIMEOUT_MS ) )
 8000972:	f001 fdcb 	bl	800250c <HAL_GetTick>
 8000976:	4602      	mov	r2, r0
 8000978:	4b3b      	ldr	r3, [pc, #236]	; (8000a68 <BLUENRG2__vUserProcess+0x288>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	1ad3      	subs	r3, r2, r3
 800097e:	f242 7210 	movw	r2, #10000	; 0x2710
 8000982:	4293      	cmp	r3, r2
 8000984:	d80e      	bhi.n	80009a4 <BLUENRG2__vUserProcess+0x1c4>
            while( aci_gatt_write_char_desc( BLUENRG2__stConnCTX.u16Handle,
 8000986:	4b3b      	ldr	r3, [pc, #236]	; (8000a74 <BLUENRG2__vUserProcess+0x294>)
 8000988:	8858      	ldrh	r0, [r3, #2]
                                             BLUENRG2__stConnCTX.RemoteTx.u16Handle + BLUENRG2_CHAR_CONFIG_DESC_OFFSET,
 800098a:	4b3a      	ldr	r3, [pc, #232]	; (8000a74 <BLUENRG2__vUserProcess+0x294>)
 800098c:	8b1b      	ldrh	r3, [r3, #24]
            while( aci_gatt_write_char_desc( BLUENRG2__stConnCTX.u16Handle,
 800098e:	3302      	adds	r3, #2
 8000990:	b299      	uxth	r1, r3
 8000992:	f107 0308 	add.w	r3, r7, #8
 8000996:	2202      	movs	r2, #2
 8000998:	f005 fe46 	bl	8006628 <aci_gatt_write_char_desc>
 800099c:	4603      	mov	r3, r0
                                             au8ClientCharConfigData ) == BLE_STATUS_NOT_ALLOWED )
 800099e:	2b46      	cmp	r3, #70	; 0x46
 80009a0:	d0e7      	beq.n	8000972 <BLUENRG2__vUserProcess+0x192>
 80009a2:	e000      	b.n	80009a6 <BLUENRG2__vUserProcess+0x1c6>
                    break;
 80009a4:	bf00      	nop
            }
            BLUENRG2__bRemoteTxNotifyEnabled = true;
 80009a6:	4b39      	ldr	r3, [pc, #228]	; (8000a8c <BLUENRG2__vUserProcess+0x2ac>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	701a      	strb	r2, [r3, #0]

            BLUENRG2__enState = BLUENRG2_STAT_MAIN_CONNECTED;
 80009ac:	4b2d      	ldr	r3, [pc, #180]	; (8000a64 <BLUENRG2__vUserProcess+0x284>)
 80009ae:	2208      	movs	r2, #8
 80009b0:	701a      	strb	r2, [r3, #0]
        }
        break;
 80009b2:	e052      	b.n	8000a5a <BLUENRG2__vUserProcess+0x27a>

        case BLUENRG2_STAT_MAIN_CONNECTED:
        {

            if( HAL_GetTick() - u32LastRSSIReadTick > BLUENRG2_RSSI_READING_PERIOD )
 80009b4:	f001 fdaa 	bl	800250c <HAL_GetTick>
 80009b8:	4602      	mov	r2, r0
 80009ba:	4b35      	ldr	r3, [pc, #212]	; (8000a90 <BLUENRG2__vUserProcess+0x2b0>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	1ad3      	subs	r3, r2, r3
 80009c0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80009c4:	d913      	bls.n	80009ee <BLUENRG2__vUserProcess+0x20e>
            {
                int8_t u8TmpRssi;
                hci_read_rssi( BLUENRG2__stConnCTX.u16Handle, &u8TmpRssi );
 80009c6:	4b2b      	ldr	r3, [pc, #172]	; (8000a74 <BLUENRG2__vUserProcess+0x294>)
 80009c8:	885b      	ldrh	r3, [r3, #2]
 80009ca:	1dfa      	adds	r2, r7, #7
 80009cc:	4611      	mov	r1, r2
 80009ce:	4618      	mov	r0, r3
 80009d0:	f007 faff 	bl	8007fd2 <hci_read_rssi>
                BLUENRG2__vUpdateLockStatus( u8TmpRssi, BLUENRG2_RSSI_THRESHOLD_NEAR, true );
 80009d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009d8:	2201      	movs	r2, #1
 80009da:	f06f 0140 	mvn.w	r1, #64	; 0x40
 80009de:	4618      	mov	r0, r3
 80009e0:	f000 fa68 	bl	8000eb4 <BLUENRG2__vUpdateLockStatus>
                u32LastRSSIReadTick = HAL_GetTick();
 80009e4:	f001 fd92 	bl	800250c <HAL_GetTick>
 80009e8:	4603      	mov	r3, r0
 80009ea:	4a29      	ldr	r2, [pc, #164]	; (8000a90 <BLUENRG2__vUserProcess+0x2b0>)
 80009ec:	6013      	str	r3, [r2, #0]
            }

            if( BLUENRG2__bMasterDevIsUnlocked )
 80009ee:	4b29      	ldr	r3, [pc, #164]	; (8000a94 <BLUENRG2__vUserProcess+0x2b4>)
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d00d      	beq.n	8000a12 <BLUENRG2__vUserProcess+0x232>
            {
                if( 1U == BSP_PB_GetState( BUTTON_KEY ) )
 80009f6:	2000      	movs	r0, #0
 80009f8:	f001 fa12 	bl	8001e20 <BSP_PB_GetState>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	d103      	bne.n	8000a0a <BLUENRG2__vUserProcess+0x22a>
                {
                    BSP_LED_Off( LED2 );
 8000a02:	2000      	movs	r0, #0
 8000a04:	f001 f964 	bl	8001cd0 <BSP_LED_Off>
            else
            {
                BSP_LED_On( LED2 );
            }
        }
        break;
 8000a08:	e027      	b.n	8000a5a <BLUENRG2__vUserProcess+0x27a>
                    BSP_LED_On( LED2 );
 8000a0a:	2000      	movs	r0, #0
 8000a0c:	f001 f94a 	bl	8001ca4 <BSP_LED_On>
        break;
 8000a10:	e023      	b.n	8000a5a <BLUENRG2__vUserProcess+0x27a>
                BSP_LED_On( LED2 );
 8000a12:	2000      	movs	r0, #0
 8000a14:	f001 f946 	bl	8001ca4 <BSP_LED_On>
        break;
 8000a18:	e01f      	b.n	8000a5a <BLUENRG2__vUserProcess+0x27a>

        case BLUENRG2_STAT_IDLE:
        {
            if( HAL_GetTick() - u32CurrentFSMStartTick > BLUENRG2_FSM_GENERIC_TIMEOUT_MS )
 8000a1a:	f001 fd77 	bl	800250c <HAL_GetTick>
 8000a1e:	4602      	mov	r2, r0
 8000a20:	4b11      	ldr	r3, [pc, #68]	; (8000a68 <BLUENRG2__vUserProcess+0x288>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	1ad3      	subs	r3, r2, r3
 8000a26:	f64e 2260 	movw	r2, #60000	; 0xea60
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d914      	bls.n	8000a58 <BLUENRG2__vUserProcess+0x278>
            {
                PRINT_DBG( "Timeout at STATE %d \r\n ", (uint8_t) BLUENRG2__enState );
 8000a2e:	4b0d      	ldr	r3, [pc, #52]	; (8000a64 <BLUENRG2__vUserProcess+0x284>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	4619      	mov	r1, r3
 8000a34:	480d      	ldr	r0, [pc, #52]	; (8000a6c <BLUENRG2__vUserProcess+0x28c>)
 8000a36:	f007 ff8f 	bl	8008958 <iprintf>
                u32CurrentFSMStartTick = HAL_GetTick();
 8000a3a:	f001 fd67 	bl	800250c <HAL_GetTick>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	4a09      	ldr	r2, [pc, #36]	; (8000a68 <BLUENRG2__vUserProcess+0x288>)
 8000a42:	6013      	str	r3, [r2, #0]
                BLUENRG2__enState      = BLUENRG2_STAT_INIT;
 8000a44:	4b07      	ldr	r3, [pc, #28]	; (8000a64 <BLUENRG2__vUserProcess+0x284>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	701a      	strb	r2, [r3, #0]
            }
        }
        break;
 8000a4a:	e005      	b.n	8000a58 <BLUENRG2__vUserProcess+0x278>

        default:
            break;
 8000a4c:	bf00      	nop
 8000a4e:	e004      	b.n	8000a5a <BLUENRG2__vUserProcess+0x27a>
        break;
 8000a50:	bf00      	nop
 8000a52:	e002      	b.n	8000a5a <BLUENRG2__vUserProcess+0x27a>
        break;
 8000a54:	bf00      	nop
 8000a56:	e000      	b.n	8000a5a <BLUENRG2__vUserProcess+0x27a>
        break;
 8000a58:	bf00      	nop
    }
}
 8000a5a:	bf00      	nop
 8000a5c:	3724      	adds	r7, #36	; 0x24
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd90      	pop	{r4, r7, pc}
 8000a62:	bf00      	nop
 8000a64:	200000a3 	.word	0x200000a3
 8000a68:	20000124 	.word	0x20000124
 8000a6c:	080098f4 	.word	0x080098f4
 8000a70:	08009988 	.word	0x08009988
 8000a74:	200000a4 	.word	0x200000a4
 8000a78:	0800990c 	.word	0x0800990c
 8000a7c:	0800993c 	.word	0x0800993c
 8000a80:	08009944 	.word	0x08009944
 8000a84:	200000ac 	.word	0x200000ac
 8000a88:	200000c0 	.word	0x200000c0
 8000a8c:	200000e1 	.word	0x200000e1
 8000a90:	20000128 	.word	0x20000128
 8000a94:	200000e2 	.word	0x200000e2

08000a98 <BLUENRG2__vReceiveData>:
//!
//! \return
//!   None
//*****************************************************
static void BLUENRG2__vReceiveData( uint8_t *pu8Data, uint8_t u8DataLen_Byte )
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
 8000aa0:	460b      	mov	r3, r1
 8000aa2:	70fb      	strb	r3, [r7, #3]
    // {
    //   PRINT_DBG("%d", pu8Data[i]);
    // }
    // fflush(stdout);

    if( 1U == pu8Data[0] )
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	2b01      	cmp	r3, #1
 8000aaa:	d107      	bne.n	8000abc <BLUENRG2__vReceiveData+0x24>
    {
        BLUENRG2__u32RxDataCnt++;
 8000aac:	4b05      	ldr	r3, [pc, #20]	; (8000ac4 <BLUENRG2__vReceiveData+0x2c>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	4a04      	ldr	r2, [pc, #16]	; (8000ac4 <BLUENRG2__vReceiveData+0x2c>)
 8000ab4:	6013      	str	r3, [r2, #0]
        PRINT_DBG( "[RX] Notified\r\n" );
 8000ab6:	4804      	ldr	r0, [pc, #16]	; (8000ac8 <BLUENRG2__vReceiveData+0x30>)
 8000ab8:	f007 ffb4 	bl	8008a24 <puts>
    }
}
 8000abc:	bf00      	nop
 8000abe:	3708      	adds	r7, #8
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	200000dc 	.word	0x200000dc
 8000ac8:	08009998 	.word	0x08009998

08000acc <BLUENRG2__vStartScan>:
//!
//! \return
//!   Status
//*****************************************************
static void BLUENRG2__vStartScan( void )
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
    uint8_t u8Ret = aci_gap_start_general_discovery_proc( SCAN_P, SCAN_L, PUBLIC_ADDR, 0x00 );
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ada:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000ade:	f005 f848 	bl	8005b72 <aci_gap_start_general_discovery_proc>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	71fb      	strb	r3, [r7, #7]
    if( BLE_STATUS_SUCCESS != u8Ret )
 8000ae6:	79fb      	ldrb	r3, [r7, #7]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d005      	beq.n	8000af8 <BLUENRG2__vStartScan+0x2c>
    {
        printf( "aci_gap_start_general_discovery_proc() failed, %#X\n", u8Ret );
 8000aec:	79fb      	ldrb	r3, [r7, #7]
 8000aee:	4619      	mov	r1, r3
 8000af0:	4805      	ldr	r0, [pc, #20]	; (8000b08 <BLUENRG2__vStartScan+0x3c>)
 8000af2:	f007 ff31 	bl	8008958 <iprintf>
    }
    else
    {
        printf( "aci_gap_start_general_discovery_proc() Done\r\n" );
    }
}
 8000af6:	e002      	b.n	8000afe <BLUENRG2__vStartScan+0x32>
        printf( "aci_gap_start_general_discovery_proc() Done\r\n" );
 8000af8:	4804      	ldr	r0, [pc, #16]	; (8000b0c <BLUENRG2__vStartScan+0x40>)
 8000afa:	f007 ff93 	bl	8008a24 <puts>
}
 8000afe:	bf00      	nop
 8000b00:	3708      	adds	r7, #8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	080099a8 	.word	0x080099a8
 8000b0c:	080099dc 	.word	0x080099dc

08000b10 <BLUENRG2__vStopScan>:
//!
//! \return
//!   Status
//*****************************************************
static void BLUENRG2__vStopScan( void )
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
    uint8_t u8Ret = aci_gap_terminate_gap_proc( GAP_GENERAL_DISCOVERY_PROC );
 8000b16:	2002      	movs	r0, #2
 8000b18:	f005 f9ac 	bl	8005e74 <aci_gap_terminate_gap_proc>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	71fb      	strb	r3, [r7, #7]
    if( BLE_STATUS_SUCCESS != u8Ret )
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d005      	beq.n	8000b32 <BLUENRG2__vStopScan+0x22>
    {
        printf( "aci_gap_terminate_gap_proc() failed, %#X\n", u8Ret );
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4805      	ldr	r0, [pc, #20]	; (8000b40 <BLUENRG2__vStopScan+0x30>)
 8000b2c:	f007 ff14 	bl	8008958 <iprintf>
    }
    else
    {
        printf( "aci_gap_terminate_gap_proc() Done\r\n" );
    }
}
 8000b30:	e002      	b.n	8000b38 <BLUENRG2__vStopScan+0x28>
        printf( "aci_gap_terminate_gap_proc() Done\r\n" );
 8000b32:	4804      	ldr	r0, [pc, #16]	; (8000b44 <BLUENRG2__vStopScan+0x34>)
 8000b34:	f007 ff76 	bl	8008a24 <puts>
}
 8000b38:	bf00      	nop
 8000b3a:	3708      	adds	r7, #8
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	08009a0c 	.word	0x08009a0c
 8000b44:	08009a38 	.word	0x08009a38

08000b48 <BLUENRG2__vStartConnect>:
//!
//! \return
//!   Status
//*****************************************************
static void BLUENRG2__vStartConnect( void )
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08a      	sub	sp, #40	; 0x28
 8000b4c:	af08      	add	r7, sp, #32

    // Do connection with first discovered device
    uint8_t u8Ret =
    aci_gap_create_connection( SCAN_P, SCAN_L, BLUENRG2__stConnCTX.stDevice.u8Type,
 8000b4e:	4b16      	ldr	r3, [pc, #88]	; (8000ba8 <BLUENRG2__vStartConnect+0x60>)
 8000b50:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8000b54:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000b58:	9306      	str	r3, [sp, #24]
 8000b5a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000b5e:	9305      	str	r3, [sp, #20]
 8000b60:	233c      	movs	r3, #60	; 0x3c
 8000b62:	9304      	str	r3, [sp, #16]
 8000b64:	2300      	movs	r3, #0
 8000b66:	9303      	str	r3, [sp, #12]
 8000b68:	2328      	movs	r3, #40	; 0x28
 8000b6a:	9302      	str	r3, [sp, #8]
 8000b6c:	2328      	movs	r3, #40	; 0x28
 8000b6e:	9301      	str	r3, [sp, #4]
 8000b70:	2300      	movs	r3, #0
 8000b72:	9300      	str	r3, [sp, #0]
 8000b74:	4b0d      	ldr	r3, [pc, #52]	; (8000bac <BLUENRG2__vStartConnect+0x64>)
 8000b76:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b7a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000b7e:	f005 f895 	bl	8005cac <aci_gap_create_connection>
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
                               BLUENRG2__stConnCTX.stDevice.au8Addr, PUBLIC_ADDR, 40, 40, 0, 60, 2000, 2000 );
    if( u8Ret != BLE_STATUS_SUCCESS )
 8000b86:	79fb      	ldrb	r3, [r7, #7]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d005      	beq.n	8000b98 <BLUENRG2__vStartConnect+0x50>
    {
        PRINT_DBG( "aci_gap_create_connection() failed: 0x%02x\r\n", u8Ret );
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4807      	ldr	r0, [pc, #28]	; (8000bb0 <BLUENRG2__vStartConnect+0x68>)
 8000b92:	f007 fee1 	bl	8008958 <iprintf>
    }
    else
    {
        PRINT_DBG( "aci_gap_create_connection() OK\r\n" );
    }
}
 8000b96:	e002      	b.n	8000b9e <BLUENRG2__vStartConnect+0x56>
        PRINT_DBG( "aci_gap_create_connection() OK\r\n" );
 8000b98:	4806      	ldr	r0, [pc, #24]	; (8000bb4 <BLUENRG2__vStartConnect+0x6c>)
 8000b9a:	f007 ff43 	bl	8008a24 <puts>
}
 8000b9e:	bf00      	nop
 8000ba0:	3708      	adds	r7, #8
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	200000a4 	.word	0x200000a4
 8000bac:	200000d4 	.word	0x200000d4
 8000bb0:	08009a5c 	.word	0x08009a5c
 8000bb4:	08009a8c 	.word	0x08009a8c

08000bb8 <BLUENRG2__vResetConnectionContext>:
 * Description    : Reset the discovery context.
 * Input          : None.
 * Return         : None.
 *******************************************************************************/
static void BLUENRG2__vResetConnectionContext( void )
{
 8000bb8:	b590      	push	{r4, r7, lr}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
    BSP_LED_On( LED2 );
 8000bbe:	2000      	movs	r0, #0
 8000bc0:	f001 f870 	bl	8001ca4 <BSP_LED_On>
    BLUENRG_memset( &BLUENRG2__stConnCTX, 0, sizeof( BLUENRG2__stConnCTX ) );
 8000bc4:	2236      	movs	r2, #54	; 0x36
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	4831      	ldr	r0, [pc, #196]	; (8000c90 <BLUENRG2__vResetConnectionContext+0xd8>)
 8000bca:	f008 f81b 	bl	8008c04 <memset>

    BLUENRG2__stConnCTX.RemoteTx.bValid = false;
 8000bce:	4b30      	ldr	r3, [pc, #192]	; (8000c90 <BLUENRG2__vResetConnectionContext+0xd8>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	719a      	strb	r2, [r3, #6]
    BLUENRG_memcpy( BLUENRG2__stConnCTX.RemoteTx.uUUID.UUID_128, BLUENRG2__cau8RemoteTxCharUUID,
 8000bd4:	4b2e      	ldr	r3, [pc, #184]	; (8000c90 <BLUENRG2__vResetConnectionContext+0xd8>)
 8000bd6:	4a2f      	ldr	r2, [pc, #188]	; (8000c94 <BLUENRG2__vResetConnectionContext+0xdc>)
 8000bd8:	f103 0408 	add.w	r4, r3, #8
 8000bdc:	4613      	mov	r3, r2
 8000bde:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000be0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                    sizeof( BLUENRG2__cau8RemoteTxCharUUID ) );

    BLUENRG2__stConnCTX.RemoteRx.bValid = false;
 8000be4:	4b2a      	ldr	r3, [pc, #168]	; (8000c90 <BLUENRG2__vResetConnectionContext+0xd8>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	769a      	strb	r2, [r3, #26]
    BLUENRG_memcpy( BLUENRG2__stConnCTX.RemoteRx.uUUID.UUID_128, BLUENRG2__cau8RemoteRxCharUUID,
 8000bea:	4b29      	ldr	r3, [pc, #164]	; (8000c90 <BLUENRG2__vResetConnectionContext+0xd8>)
 8000bec:	4a2a      	ldr	r2, [pc, #168]	; (8000c98 <BLUENRG2__vResetConnectionContext+0xe0>)
 8000bee:	f103 041c 	add.w	r4, r3, #28
 8000bf2:	4613      	mov	r3, r2
 8000bf4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000bf6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                    sizeof( BLUENRG2__cau8RemoteRxCharUUID ) );

    BLUENRG2__bRemoteTxNotifyEnabled = false;
 8000bfa:	4b28      	ldr	r3, [pc, #160]	; (8000c9c <BLUENRG2__vResetConnectionContext+0xe4>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	701a      	strb	r2, [r3, #0]
    BLUENRG2__bTXbufferFull          = false;
 8000c00:	4b27      	ldr	r3, [pc, #156]	; (8000ca0 <BLUENRG2__vResetConnectionContext+0xe8>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	701a      	strb	r2, [r3, #0]
    BLUENRG2__bMasterDevIsUnlocked   = false;
 8000c06:	4b27      	ldr	r3, [pc, #156]	; (8000ca4 <BLUENRG2__vResetConnectionContext+0xec>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	701a      	strb	r2, [r3, #0]

    BLUENRG2__st8Queue.bValid = false;
 8000c0c:	4b26      	ldr	r3, [pc, #152]	; (8000ca8 <BLUENRG2__vResetConnectionContext+0xf0>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	719a      	strb	r2, [r3, #6]
    BLUENRG2__st8Queue.u8Idx  = 0U;
 8000c12:	4b25      	ldr	r3, [pc, #148]	; (8000ca8 <BLUENRG2__vResetConnectionContext+0xf0>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	715a      	strb	r2, [r3, #5]

    mtu_exchanged      = 0;
 8000c18:	4b24      	ldr	r3, [pc, #144]	; (8000cac <BLUENRG2__vResetConnectionContext+0xf4>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	701a      	strb	r2, [r3, #0]
    mtu_exchanged_wait = 0;
 8000c1e:	4b24      	ldr	r3, [pc, #144]	; (8000cb0 <BLUENRG2__vResetConnectionContext+0xf8>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	701a      	strb	r2, [r3, #0]
    write_char_len     = CHAR_VALUE_LENGTH - 3;
 8000c24:	4b23      	ldr	r3, [pc, #140]	; (8000cb4 <BLUENRG2__vResetConnectionContext+0xfc>)
 8000c26:	223c      	movs	r2, #60	; 0x3c
 8000c28:	801a      	strh	r2, [r3, #0]

    for( uint16_t i = 0; i < ( CHAR_VALUE_LENGTH - 3 ); i++ )
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	80fb      	strh	r3, [r7, #6]
 8000c2e:	e026      	b.n	8000c7e <BLUENRG2__vResetConnectionContext+0xc6>
    {
        BLUENRG2__au8DataBuf[i] = 0x31 + ( i % 10 );
 8000c30:	88fa      	ldrh	r2, [r7, #6]
 8000c32:	4b21      	ldr	r3, [pc, #132]	; (8000cb8 <BLUENRG2__vResetConnectionContext+0x100>)
 8000c34:	fba3 1302 	umull	r1, r3, r3, r2
 8000c38:	08d9      	lsrs	r1, r3, #3
 8000c3a:	460b      	mov	r3, r1
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	440b      	add	r3, r1
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	1ad3      	subs	r3, r2, r3
 8000c44:	b29b      	uxth	r3, r3
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	88fb      	ldrh	r3, [r7, #6]
 8000c4a:	3231      	adds	r2, #49	; 0x31
 8000c4c:	b2d1      	uxtb	r1, r2
 8000c4e:	4a1b      	ldr	r2, [pc, #108]	; (8000cbc <BLUENRG2__vResetConnectionContext+0x104>)
 8000c50:	54d1      	strb	r1, [r2, r3]
        if( ( i + 1 ) % 10 == 0 )
 8000c52:	88fb      	ldrh	r3, [r7, #6]
 8000c54:	1c59      	adds	r1, r3, #1
 8000c56:	4b1a      	ldr	r3, [pc, #104]	; (8000cc0 <BLUENRG2__vResetConnectionContext+0x108>)
 8000c58:	fb83 2301 	smull	r2, r3, r3, r1
 8000c5c:	109a      	asrs	r2, r3, #2
 8000c5e:	17cb      	asrs	r3, r1, #31
 8000c60:	1ad2      	subs	r2, r2, r3
 8000c62:	4613      	mov	r3, r2
 8000c64:	009b      	lsls	r3, r3, #2
 8000c66:	4413      	add	r3, r2
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	1aca      	subs	r2, r1, r3
 8000c6c:	2a00      	cmp	r2, #0
 8000c6e:	d103      	bne.n	8000c78 <BLUENRG2__vResetConnectionContext+0xc0>
        {
            BLUENRG2__au8DataBuf[i] = 'x';
 8000c70:	88fb      	ldrh	r3, [r7, #6]
 8000c72:	4a12      	ldr	r2, [pc, #72]	; (8000cbc <BLUENRG2__vResetConnectionContext+0x104>)
 8000c74:	2178      	movs	r1, #120	; 0x78
 8000c76:	54d1      	strb	r1, [r2, r3]
    for( uint16_t i = 0; i < ( CHAR_VALUE_LENGTH - 3 ); i++ )
 8000c78:	88fb      	ldrh	r3, [r7, #6]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	80fb      	strh	r3, [r7, #6]
 8000c7e:	88fb      	ldrh	r3, [r7, #6]
 8000c80:	2b3b      	cmp	r3, #59	; 0x3b
 8000c82:	d9d5      	bls.n	8000c30 <BLUENRG2__vResetConnectionContext+0x78>
        }
    }
}
 8000c84:	bf00      	nop
 8000c86:	bf00      	nop
 8000c88:	370c      	adds	r7, #12
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd90      	pop	{r4, r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	200000a4 	.word	0x200000a4
 8000c94:	08009d84 	.word	0x08009d84
 8000c98:	08009d94 	.word	0x08009d94
 8000c9c:	200000e1 	.word	0x200000e1
 8000ca0:	200000e0 	.word	0x200000e0
 8000ca4:	200000e2 	.word	0x200000e2
 8000ca8:	2000009c 	.word	0x2000009c
 8000cac:	20000120 	.word	0x20000120
 8000cb0:	20000121 	.word	0x20000121
 8000cb4:	20000000 	.word	0x20000000
 8000cb8:	cccccccd 	.word	0xcccccccd
 8000cbc:	200000e4 	.word	0x200000e4
 8000cc0:	66666667 	.word	0x66666667

08000cc4 <BLUENRG2__u8PrintBLEFwInfo>:
 * Description    : Setup the device address.
 * Input          : None.
 * Return         : None.
 *******************************************************************************/
static uint8_t BLUENRG2__u8PrintBLEFwInfo( void )
{
 8000cc4:	b5b0      	push	{r4, r5, r7, lr}
 8000cc6:	b094      	sub	sp, #80	; 0x50
 8000cc8:	af08      	add	r7, sp, #32
    uint16_t u16DTMBuildNum;

    uint8_t  u8BLEStackVerMajor, u8BLEStackVerMinor, u8BLEStackVerPatch, u8BLEStackDevelopment;
    uint16_t u16BLEStackVariant, u16BLEStackBuildNum;

    uint8_t au8Alphabet[] = { ' ', 'a', 'b', 'c', 'd', 'e', 'f', 'g', 'h', 'i', 'j', 'k', 'l', 'm',
 8000cca:	4b39      	ldr	r3, [pc, #228]	; (8000db0 <BLUENRG2__u8PrintBLEFwInfo+0xec>)
 8000ccc:	1d3c      	adds	r4, r7, #4
 8000cce:	461d      	mov	r5, r3
 8000cd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cd4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cd8:	c403      	stmia	r4!, {r0, r1}
 8000cda:	8022      	strh	r2, [r4, #0]
 8000cdc:	3402      	adds	r4, #2
 8000cde:	0c13      	lsrs	r3, r2, #16
 8000ce0:	7023      	strb	r3, [r4, #0]
                              'n', 'o', 'p', 'q', 'r', 's', 't', 'u', 'v', 'w', 'x', 'y', 'z' };
    // clang-format off
    uint8_t u8Status = aci_hal_get_firmware_details( &u8DTMVerMajor, &u8DTMVerMinor, &u8DTMVerPatch, &u8DTMVerVariant,
 8000ce2:	f107 042b 	add.w	r4, r7, #43	; 0x2b
 8000ce6:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8000cea:	f107 012d 	add.w	r1, r7, #45	; 0x2d
 8000cee:	f107 002e 	add.w	r0, r7, #46	; 0x2e
 8000cf2:	f107 0320 	add.w	r3, r7, #32
 8000cf6:	9306      	str	r3, [sp, #24]
 8000cf8:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8000cfc:	9305      	str	r3, [sp, #20]
 8000cfe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d02:	9304      	str	r3, [sp, #16]
 8000d04:	f107 0325 	add.w	r3, r7, #37	; 0x25
 8000d08:	9303      	str	r3, [sp, #12]
 8000d0a:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8000d0e:	9302      	str	r3, [sp, #8]
 8000d10:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000d14:	9301      	str	r3, [sp, #4]
 8000d16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d1a:	9300      	str	r3, [sp, #0]
 8000d1c:	4623      	mov	r3, r4
 8000d1e:	f005 fd2b 	bl	8006778 <aci_hal_get_firmware_details>
 8000d22:	4603      	mov	r3, r0
 8000d24:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                                     &u16DTMBuildNum, &u8BLEStackVerMajor, &u8BLEStackVerMinor,
                                                     &u8BLEStackVerPatch, &u8BLEStackDevelopment, &u16BLEStackVariant, 
                                                     &u16BLEStackBuildNum 
                                                    );
    // clang-format on
    PRINT_DBG( "\r\n--------------------------------------------------------\r\n\n" );
 8000d28:	4822      	ldr	r0, [pc, #136]	; (8000db4 <BLUENRG2__u8PrintBLEFwInfo+0xf0>)
 8000d2a:	f007 fe7b 	bl	8008a24 <puts>
    PRINT_DBG( " Lumen BLE Central App v%d.%d.%d \r\n", 0, 0, 0 );
 8000d2e:	2300      	movs	r3, #0
 8000d30:	2200      	movs	r2, #0
 8000d32:	2100      	movs	r1, #0
 8000d34:	4820      	ldr	r0, [pc, #128]	; (8000db8 <BLUENRG2__u8PrintBLEFwInfo+0xf4>)
 8000d36:	f007 fe0f 	bl	8008958 <iprintf>

    if( u8Status == BLE_STATUS_SUCCESS )
 8000d3a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d12c      	bne.n	8000d9c <BLUENRG2__u8PrintBLEFwInfo+0xd8>
    {
        PRINT_DBG( "- BlueNRG-2 FW v%d.%d%c \r\n", u8BLEStackVerMajor, u8BLEStackVerMinor,
 8000d42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000d46:	4619      	mov	r1, r3
 8000d48:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000d52:	3330      	adds	r3, #48	; 0x30
 8000d54:	443b      	add	r3, r7
 8000d56:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8000d5a:	4818      	ldr	r0, [pc, #96]	; (8000dbc <BLUENRG2__u8PrintBLEFwInfo+0xf8>)
 8000d5c:	f007 fdfc 	bl	8008958 <iprintf>
                   au8Alphabet[u8BLEStackVerPatch] );

        PRINT_DBG( "- DTM %s v%d.%d%c \r\n",
 8000d60:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d007      	beq.n	8000d78 <BLUENRG2__u8PrintBLEFwInfo+0xb4>
 8000d68:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000d6c:	2b02      	cmp	r3, #2
 8000d6e:	d101      	bne.n	8000d74 <BLUENRG2__u8PrintBLEFwInfo+0xb0>
 8000d70:	4913      	ldr	r1, [pc, #76]	; (8000dc0 <BLUENRG2__u8PrintBLEFwInfo+0xfc>)
 8000d72:	e002      	b.n	8000d7a <BLUENRG2__u8PrintBLEFwInfo+0xb6>
 8000d74:	4913      	ldr	r1, [pc, #76]	; (8000dc4 <BLUENRG2__u8PrintBLEFwInfo+0x100>)
 8000d76:	e000      	b.n	8000d7a <BLUENRG2__u8PrintBLEFwInfo+0xb6>
 8000d78:	4913      	ldr	r1, [pc, #76]	; (8000dc8 <BLUENRG2__u8PrintBLEFwInfo+0x104>)
 8000d7a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000d7e:	461a      	mov	r2, r3
 8000d80:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000d84:	4618      	mov	r0, r3
 8000d86:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000d8a:	3330      	adds	r3, #48	; 0x30
 8000d8c:	443b      	add	r3, r7
 8000d8e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8000d92:	9300      	str	r3, [sp, #0]
 8000d94:	4603      	mov	r3, r0
 8000d96:	480d      	ldr	r0, [pc, #52]	; (8000dcc <BLUENRG2__u8PrintBLEFwInfo+0x108>)
 8000d98:	f007 fdde 	bl	8008958 <iprintf>
                   u8DTMVerVariant == 0x01 ? "UART" : ( u8DTMVerVariant == 0x02 ? "SPI" : "Unknown" ), u8DTMVerMajor,
                   u8DTMVerMinor, au8Alphabet[u8DTMVerPatch] );
    }
    PRINT_DBG( "\r\n" );
 8000d9c:	480c      	ldr	r0, [pc, #48]	; (8000dd0 <BLUENRG2__u8PrintBLEFwInfo+0x10c>)
 8000d9e:	f007 fe41 	bl	8008a24 <puts>

    return u8Status;
 8000da2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3730      	adds	r7, #48	; 0x30
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bdb0      	pop	{r4, r5, r7, pc}
 8000dae:	bf00      	nop
 8000db0:	08009b58 	.word	0x08009b58
 8000db4:	08009aac 	.word	0x08009aac
 8000db8:	08009aec 	.word	0x08009aec
 8000dbc:	08009b10 	.word	0x08009b10
 8000dc0:	08009b2c 	.word	0x08009b2c
 8000dc4:	08009b30 	.word	0x08009b30
 8000dc8:	08009b38 	.word	0x08009b38
 8000dcc:	08009b40 	.word	0x08009b40
 8000dd0:	08009944 	.word	0x08009944

08000dd4 <BLUENRG2__bFindDeviceName>:
 * Input          : Data length.
 *                  Data value
 * Return         : TRUE if the local name found is the expected one, FALSE otherwise.
 *******************************************************************************/
static bool BLUENRG2__bFindDeviceName( uint8_t u8DataLen, uint8_t *pu8Data )
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4603      	mov	r3, r0
 8000ddc:	6039      	str	r1, [r7, #0]
 8000dde:	71fb      	strb	r3, [r7, #7]
    uint8_t u8Index = 0U;
 8000de0:	2300      	movs	r3, #0
 8000de2:	75fb      	strb	r3, [r7, #23]

    while( u8Index < u8DataLen )
 8000de4:	e02f      	b.n	8000e46 <BLUENRG2__bFindDeviceName+0x72>
    {
        /* Advertising data fields: len, type, values */
        /* Check if field is complete local name and the length is the expected one for BLE
         * CentralApp  */
        if( pu8Data[u8Index + 1U] == AD_TYPE_COMPLETE_LOCAL_NAME )
 8000de6:	7dfb      	ldrb	r3, [r7, #23]
 8000de8:	3301      	adds	r3, #1
 8000dea:	683a      	ldr	r2, [r7, #0]
 8000dec:	4413      	add	r3, r2
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	2b09      	cmp	r3, #9
 8000df2:	d11f      	bne.n	8000e34 <BLUENRG2__bFindDeviceName+0x60>
        {
            // check if found device name is start with LUMEN
            uint8_t au8FindKeyStr[] = "BLE Device"; //TODO
 8000df4:	4a18      	ldr	r2, [pc, #96]	; (8000e58 <BLUENRG2__bFindDeviceName+0x84>)
 8000df6:	f107 030c 	add.w	r3, r7, #12
 8000dfa:	ca07      	ldmia	r2, {r0, r1, r2}
 8000dfc:	c303      	stmia	r3!, {r0, r1}
 8000dfe:	801a      	strh	r2, [r3, #0]
 8000e00:	3302      	adds	r3, #2
 8000e02:	0c12      	lsrs	r2, r2, #16
 8000e04:	701a      	strb	r2, [r3, #0]

            pu8Data[u8Index + 1 + sizeof( au8FindKeyStr )] = '\0'; // Limit device name string
 8000e06:	7dfb      	ldrb	r3, [r7, #23]
 8000e08:	330c      	adds	r3, #12
 8000e0a:	683a      	ldr	r2, [r7, #0]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	2200      	movs	r2, #0
 8000e10:	701a      	strb	r2, [r3, #0]

            if( 0U == BLUENRG_memcmp( &pu8Data[u8Index + 2], au8FindKeyStr, sizeof( au8FindKeyStr ) - 1 ) )
 8000e12:	7dfb      	ldrb	r3, [r7, #23]
 8000e14:	3302      	adds	r3, #2
 8000e16:	683a      	ldr	r2, [r7, #0]
 8000e18:	4413      	add	r3, r2
 8000e1a:	f107 010c 	add.w	r1, r7, #12
 8000e1e:	220a      	movs	r2, #10
 8000e20:	4618      	mov	r0, r3
 8000e22:	f007 fedf 	bl	8008be4 <memcmp>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d101      	bne.n	8000e30 <BLUENRG2__bFindDeviceName+0x5c>
            {
                return TRUE;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	e00f      	b.n	8000e50 <BLUENRG2__bFindDeviceName+0x7c>
            }
            else
            {
                return FALSE;
 8000e30:	2300      	movs	r3, #0
 8000e32:	e00d      	b.n	8000e50 <BLUENRG2__bFindDeviceName+0x7c>
            }
        }
        else
        {
            u8Index += ( pu8Data[u8Index] + 1U ); // move to next advertising field, Refer to Core 5.2 Figure 11.1
 8000e34:	7dfb      	ldrb	r3, [r7, #23]
 8000e36:	683a      	ldr	r2, [r7, #0]
 8000e38:	4413      	add	r3, r2
 8000e3a:	781a      	ldrb	r2, [r3, #0]
 8000e3c:	7dfb      	ldrb	r3, [r7, #23]
 8000e3e:	4413      	add	r3, r2
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	3301      	adds	r3, #1
 8000e44:	75fb      	strb	r3, [r7, #23]
    while( u8Index < u8DataLen )
 8000e46:	7dfa      	ldrb	r2, [r7, #23]
 8000e48:	79fb      	ldrb	r3, [r7, #7]
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d3cb      	bcc.n	8000de6 <BLUENRG2__bFindDeviceName+0x12>
        }
    }

    return FALSE;
 8000e4e:	2300      	movs	r3, #0
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3718      	adds	r7, #24
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	08009b74 	.word	0x08009b74

08000e5c <BLUENRG2__vAttributeModifiedCB>:
 *                  Length of the data.
 *                  Attribute data.
 * Return         : None.
 *******************************************************************************/
static void BLUENRG2__vAttributeModifiedCB( uint16_t u16AttributeHandle, uint8_t u8DataLen, uint8_t *pau8AttrData )
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	603a      	str	r2, [r7, #0]
 8000e66:	80fb      	strh	r3, [r7, #6]
 8000e68:	460b      	mov	r3, r1
 8000e6a:	717b      	strb	r3, [r7, #5]
    if( u16AttributeHandle == u16LocalRxCharHandle + BLUENRG2_CHAR_VALUE_OFFSET )
 8000e6c:	88fa      	ldrh	r2, [r7, #6]
 8000e6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ea8 <BLUENRG2__vAttributeModifiedCB+0x4c>)
 8000e70:	881b      	ldrh	r3, [r3, #0]
 8000e72:	3301      	adds	r3, #1
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d105      	bne.n	8000e84 <BLUENRG2__vAttributeModifiedCB+0x28>
    {
        BLUENRG2__vReceiveData( pau8AttrData, u8DataLen );
 8000e78:	797b      	ldrb	r3, [r7, #5]
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	6838      	ldr	r0, [r7, #0]
 8000e7e:	f7ff fe0b 	bl	8000a98 <BLUENRG2__vReceiveData>
        if( pau8AttrData[0] == 0x01 )
        {
            BLUENRG2__bRemoteTxNotifyEnabled = true;
        }
    }
}
 8000e82:	e00c      	b.n	8000e9e <BLUENRG2__vAttributeModifiedCB+0x42>
    else if( u16AttributeHandle == u16LocalTxCharHandle + BLUENRG2_CHAR_CONFIG_DESC_OFFSET )
 8000e84:	88fa      	ldrh	r2, [r7, #6]
 8000e86:	4b09      	ldr	r3, [pc, #36]	; (8000eac <BLUENRG2__vAttributeModifiedCB+0x50>)
 8000e88:	881b      	ldrh	r3, [r3, #0]
 8000e8a:	3302      	adds	r3, #2
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d106      	bne.n	8000e9e <BLUENRG2__vAttributeModifiedCB+0x42>
        if( pau8AttrData[0] == 0x01 )
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d102      	bne.n	8000e9e <BLUENRG2__vAttributeModifiedCB+0x42>
            BLUENRG2__bRemoteTxNotifyEnabled = true;
 8000e98:	4b05      	ldr	r3, [pc, #20]	; (8000eb0 <BLUENRG2__vAttributeModifiedCB+0x54>)
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	701a      	strb	r2, [r3, #0]
}
 8000e9e:	bf00      	nop
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000132 	.word	0x20000132
 8000eac:	20000130 	.word	0x20000130
 8000eb0:	200000e1 	.word	0x200000e1

08000eb4 <BLUENRG2__vUpdateLockStatus>:
//!
//! \return
//!   None
//*****************************************************
static void BLUENRG2__vUpdateLockStatus( int8_t i8Rssi, int8_t i8LockRssiTh, bool bDebounceEnable )
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	71fb      	strb	r3, [r7, #7]
 8000ebe:	460b      	mov	r3, r1
 8000ec0:	71bb      	strb	r3, [r7, #6]
 8000ec2:	4613      	mov	r3, r2
 8000ec4:	717b      	strb	r3, [r7, #5]
    static bool bLastLockState = false;

    if( i8Rssi != BLUENRG2_RSSI_INVALID_VALUE )
 8000ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eca:	2b7f      	cmp	r3, #127	; 0x7f
 8000ecc:	d036      	beq.n	8000f3c <BLUENRG2__vUpdateLockStatus+0x88>
    {
        if( !bDebounceEnable )
 8000ece:	797b      	ldrb	r3, [r7, #5]
 8000ed0:	f083 0301 	eor.w	r3, r3, #1
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d013      	beq.n	8000f02 <BLUENRG2__vUpdateLockStatus+0x4e>
        {
            if( i8Rssi >= i8LockRssiTh )
 8000eda:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000ede:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000ee2:	429a      	cmp	r2, r3
 8000ee4:	db03      	blt.n	8000eee <BLUENRG2__vUpdateLockStatus+0x3a>
            {
                BLUENRG2__bMasterDevIsUnlocked = true;
 8000ee6:	4b22      	ldr	r3, [pc, #136]	; (8000f70 <BLUENRG2__vUpdateLockStatus+0xbc>)
 8000ee8:	2201      	movs	r2, #1
 8000eea:	701a      	strb	r2, [r3, #0]
 8000eec:	e002      	b.n	8000ef4 <BLUENRG2__vUpdateLockStatus+0x40>
            }
            else
            {
                BLUENRG2__bMasterDevIsUnlocked = false;
 8000eee:	4b20      	ldr	r3, [pc, #128]	; (8000f70 <BLUENRG2__vUpdateLockStatus+0xbc>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	701a      	strb	r2, [r3, #0]
            }

            PRINT_DBG( "[RSSI] raw %d dBm\r\n", i8Rssi );
 8000ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef8:	4619      	mov	r1, r3
 8000efa:	481e      	ldr	r0, [pc, #120]	; (8000f74 <BLUENRG2__vUpdateLockStatus+0xc0>)
 8000efc:	f007 fd2c 	bl	8008958 <iprintf>
 8000f00:	e01c      	b.n	8000f3c <BLUENRG2__vUpdateLockStatus+0x88>
        }
        else
        {
            int8_t i8ProcessedRssi;

            if( ( i8ProcessedRssi = BLUENRG2__i8GetProcessedRSSI( i8Rssi ) ) && BLUENRG2__bIsProcessedRSSIValid() )
 8000f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 f83e 	bl	8000f88 <BLUENRG2__i8GetProcessedRSSI>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	73fb      	strb	r3, [r7, #15]
 8000f10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d011      	beq.n	8000f3c <BLUENRG2__vUpdateLockStatus+0x88>
 8000f18:	f000 f89c 	bl	8001054 <BLUENRG2__bIsProcessedRSSIValid>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d00c      	beq.n	8000f3c <BLUENRG2__vUpdateLockStatus+0x88>
            {
#ifdef BLUENRG2_PRINT_ON
                PRINT_DBG( "[RSSI] raw %d dBm, cali %d dBm\r\n", i8Rssi, i8ProcessedRssi );
#endif // BLUENRG2_PRINT_ON
                if( i8ProcessedRssi >= i8LockRssiTh )
 8000f22:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000f26:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	db03      	blt.n	8000f36 <BLUENRG2__vUpdateLockStatus+0x82>
                {
                    BLUENRG2__bMasterDevIsUnlocked = true;
 8000f2e:	4b10      	ldr	r3, [pc, #64]	; (8000f70 <BLUENRG2__vUpdateLockStatus+0xbc>)
 8000f30:	2201      	movs	r2, #1
 8000f32:	701a      	strb	r2, [r3, #0]
 8000f34:	e002      	b.n	8000f3c <BLUENRG2__vUpdateLockStatus+0x88>
                }
                else
                {
                    BLUENRG2__bMasterDevIsUnlocked = false;
 8000f36:	4b0e      	ldr	r3, [pc, #56]	; (8000f70 <BLUENRG2__vUpdateLockStatus+0xbc>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	701a      	strb	r2, [r3, #0]
                }
            }
        }
    }

    if( bLastLockState != BLUENRG2__bMasterDevIsUnlocked )
 8000f3c:	4b0e      	ldr	r3, [pc, #56]	; (8000f78 <BLUENRG2__vUpdateLockStatus+0xc4>)
 8000f3e:	781a      	ldrb	r2, [r3, #0]
 8000f40:	4b0b      	ldr	r3, [pc, #44]	; (8000f70 <BLUENRG2__vUpdateLockStatus+0xbc>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d00e      	beq.n	8000f66 <BLUENRG2__vUpdateLockStatus+0xb2>
    {
        bLastLockState = BLUENRG2__bMasterDevIsUnlocked;
 8000f48:	4b09      	ldr	r3, [pc, #36]	; (8000f70 <BLUENRG2__vUpdateLockStatus+0xbc>)
 8000f4a:	781a      	ldrb	r2, [r3, #0]
 8000f4c:	4b0a      	ldr	r3, [pc, #40]	; (8000f78 <BLUENRG2__vUpdateLockStatus+0xc4>)
 8000f4e:	701a      	strb	r2, [r3, #0]
        PRINT_DBG( "%s !!! \r\n", BLUENRG2__bMasterDevIsUnlocked ? "UNLOCKED" : "LOCKED" );
 8000f50:	4b07      	ldr	r3, [pc, #28]	; (8000f70 <BLUENRG2__vUpdateLockStatus+0xbc>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <BLUENRG2__vUpdateLockStatus+0xa8>
 8000f58:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <BLUENRG2__vUpdateLockStatus+0xc8>)
 8000f5a:	e000      	b.n	8000f5e <BLUENRG2__vUpdateLockStatus+0xaa>
 8000f5c:	4b08      	ldr	r3, [pc, #32]	; (8000f80 <BLUENRG2__vUpdateLockStatus+0xcc>)
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4808      	ldr	r0, [pc, #32]	; (8000f84 <BLUENRG2__vUpdateLockStatus+0xd0>)
 8000f62:	f007 fcf9 	bl	8008958 <iprintf>
    }
}
 8000f66:	bf00      	nop
 8000f68:	3710      	adds	r7, #16
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	200000e2 	.word	0x200000e2
 8000f74:	08009b80 	.word	0x08009b80
 8000f78:	2000012c 	.word	0x2000012c
 8000f7c:	08009b94 	.word	0x08009b94
 8000f80:	08009ba0 	.word	0x08009ba0
 8000f84:	08009ba8 	.word	0x08009ba8

08000f88 <BLUENRG2__i8GetProcessedRSSI>:

static int8_t BLUENRG2__i8GetProcessedRSSI( int8_t i8RSSIVal )
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b087      	sub	sp, #28
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
    int8_t i8ReturnValue = 0;
 8000f92:	2300      	movs	r3, #0
 8000f94:	75fb      	strb	r3, [r7, #23]

    BLUENRG2__st8Queue.i8Buffer[BLUENRG2__st8Queue.u8Idx] = i8RSSIVal;
 8000f96:	4b2d      	ldr	r3, [pc, #180]	; (800104c <BLUENRG2__i8GetProcessedRSSI+0xc4>)
 8000f98:	795b      	ldrb	r3, [r3, #5]
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4a2b      	ldr	r2, [pc, #172]	; (800104c <BLUENRG2__i8GetProcessedRSSI+0xc4>)
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	5453      	strb	r3, [r2, r1]
    BLUENRG2__st8Queue.u8Idx++;
 8000fa2:	4b2a      	ldr	r3, [pc, #168]	; (800104c <BLUENRG2__i8GetProcessedRSSI+0xc4>)
 8000fa4:	795b      	ldrb	r3, [r3, #5]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	4b28      	ldr	r3, [pc, #160]	; (800104c <BLUENRG2__i8GetProcessedRSSI+0xc4>)
 8000fac:	715a      	strb	r2, [r3, #5]

    if( BLUENRG2__st8Queue.u8Idx >= BLUENRG2_Q_SZ )
 8000fae:	4b27      	ldr	r3, [pc, #156]	; (800104c <BLUENRG2__i8GetProcessedRSSI+0xc4>)
 8000fb0:	795b      	ldrb	r3, [r3, #5]
 8000fb2:	2b04      	cmp	r3, #4
 8000fb4:	d905      	bls.n	8000fc2 <BLUENRG2__i8GetProcessedRSSI+0x3a>
    {
        BLUENRG2__st8Queue.bValid = true;
 8000fb6:	4b25      	ldr	r3, [pc, #148]	; (800104c <BLUENRG2__i8GetProcessedRSSI+0xc4>)
 8000fb8:	2201      	movs	r2, #1
 8000fba:	719a      	strb	r2, [r3, #6]

        BLUENRG2__st8Queue.u8Idx = 0U;
 8000fbc:	4b23      	ldr	r3, [pc, #140]	; (800104c <BLUENRG2__i8GetProcessedRSSI+0xc4>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	715a      	strb	r2, [r3, #5]
    }

    if( BLUENRG2__st8Queue.bValid )
 8000fc2:	4b22      	ldr	r3, [pc, #136]	; (800104c <BLUENRG2__i8GetProcessedRSSI+0xc4>)
 8000fc4:	799b      	ldrb	r3, [r3, #6]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d038      	beq.n	800103c <BLUENRG2__i8GetProcessedRSSI+0xb4>
    {
        int32_t i32TempRssi = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	613b      	str	r3, [r7, #16]

        int8_t i8MinValue = INT8_MAX;
 8000fce:	237f      	movs	r3, #127	; 0x7f
 8000fd0:	73fb      	strb	r3, [r7, #15]
        int8_t i8MaxValue = INT8_MIN;
 8000fd2:	2380      	movs	r3, #128	; 0x80
 8000fd4:	73bb      	strb	r3, [r7, #14]
        for( uint8_t u8Idx = 0U; u8Idx < BLUENRG2_Q_SZ; u8Idx++ )
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	737b      	strb	r3, [r7, #13]
 8000fda:	e01b      	b.n	8001014 <BLUENRG2__i8GetProcessedRSSI+0x8c>
        {
            int8_t i8Value = BLUENRG2__st8Queue.i8Buffer[u8Idx];
 8000fdc:	7b7b      	ldrb	r3, [r7, #13]
 8000fde:	4a1b      	ldr	r2, [pc, #108]	; (800104c <BLUENRG2__i8GetProcessedRSSI+0xc4>)
 8000fe0:	5cd3      	ldrb	r3, [r2, r3]
 8000fe2:	733b      	strb	r3, [r7, #12]

            if( i8Value > i8MaxValue )
 8000fe4:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8000fe8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	dd01      	ble.n	8000ff4 <BLUENRG2__i8GetProcessedRSSI+0x6c>
            {
                i8MaxValue = i8Value;
 8000ff0:	7b3b      	ldrb	r3, [r7, #12]
 8000ff2:	73bb      	strb	r3, [r7, #14]
            }

            if( i8Value < i8MinValue )
 8000ff4:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8000ff8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	da01      	bge.n	8001004 <BLUENRG2__i8GetProcessedRSSI+0x7c>
            {
                i8MinValue = i8Value;
 8001000:	7b3b      	ldrb	r3, [r7, #12]
 8001002:	73fb      	strb	r3, [r7, #15]
            }
            i32TempRssi += i8Value;
 8001004:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001008:	693a      	ldr	r2, [r7, #16]
 800100a:	4413      	add	r3, r2
 800100c:	613b      	str	r3, [r7, #16]
        for( uint8_t u8Idx = 0U; u8Idx < BLUENRG2_Q_SZ; u8Idx++ )
 800100e:	7b7b      	ldrb	r3, [r7, #13]
 8001010:	3301      	adds	r3, #1
 8001012:	737b      	strb	r3, [r7, #13]
 8001014:	7b7b      	ldrb	r3, [r7, #13]
 8001016:	2b04      	cmp	r3, #4
 8001018:	d9e0      	bls.n	8000fdc <BLUENRG2__i8GetProcessedRSSI+0x54>
        }

        i32TempRssi -= i8MinValue;
 800101a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	613b      	str	r3, [r7, #16]
        i32TempRssi -= i8MaxValue;
 8001024:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	613b      	str	r3, [r7, #16]

        i8ReturnValue = (int8_t) ( i32TempRssi / (int32_t) ( BLUENRG2_Q_SZ - 2 ) );
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	4a07      	ldr	r2, [pc, #28]	; (8001050 <BLUENRG2__i8GetProcessedRSSI+0xc8>)
 8001032:	fb82 1203 	smull	r1, r2, r2, r3
 8001036:	17db      	asrs	r3, r3, #31
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	75fb      	strb	r3, [r7, #23]
    }

    return i8ReturnValue;
 800103c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001040:	4618      	mov	r0, r3
 8001042:	371c      	adds	r7, #28
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	2000009c 	.word	0x2000009c
 8001050:	55555556 	.word	0x55555556

08001054 <BLUENRG2__bIsProcessedRSSIValid>:

static bool BLUENRG2__bIsProcessedRSSIValid( void )
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
    return BLUENRG2__st8Queue.bValid;
 8001058:	4b03      	ldr	r3, [pc, #12]	; (8001068 <BLUENRG2__bIsProcessedRSSIValid+0x14>)
 800105a:	799b      	ldrb	r3, [r3, #6]
}
 800105c:	4618      	mov	r0, r3
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	2000009c 	.word	0x2000009c

0800106c <hci_le_connection_complete_event>:
                                       uint16_t Conn_Interval,
                                       uint16_t Conn_Latency,
                                       uint16_t Supervision_Timeout,
                                       uint8_t  Master_Clock_Accuracy )

{
 800106c:	b590      	push	{r4, r7, lr}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	4604      	mov	r4, r0
 8001074:	4608      	mov	r0, r1
 8001076:	4611      	mov	r1, r2
 8001078:	461a      	mov	r2, r3
 800107a:	4623      	mov	r3, r4
 800107c:	71fb      	strb	r3, [r7, #7]
 800107e:	4603      	mov	r3, r0
 8001080:	80bb      	strh	r3, [r7, #4]
 8001082:	460b      	mov	r3, r1
 8001084:	71bb      	strb	r3, [r7, #6]
 8001086:	4613      	mov	r3, r2
 8001088:	70fb      	strb	r3, [r7, #3]
    BLUENRG2__stConnCTX.u16Handle = Connection_Handle;
 800108a:	4a1a      	ldr	r2, [pc, #104]	; (80010f4 <hci_le_connection_complete_event+0x88>)
 800108c:	88bb      	ldrh	r3, [r7, #4]
 800108e:	8053      	strh	r3, [r2, #2]
    BLUENRG2__stConnCTX.u8Role    = Role;
 8001090:	4a18      	ldr	r2, [pc, #96]	; (80010f4 <hci_le_connection_complete_event+0x88>)
 8001092:	79bb      	ldrb	r3, [r7, #6]
 8001094:	7113      	strb	r3, [r2, #4]

    PRINT_DBG( "Connection Complete with peer address: " );
 8001096:	4818      	ldr	r0, [pc, #96]	; (80010f8 <hci_le_connection_complete_event+0x8c>)
 8001098:	f007 fc5e 	bl	8008958 <iprintf>
    for( int8_t i8Idx = BLUENRG2_BDADDR_BYTE_NUM - 1; i8Idx > 0; i8Idx-- )
 800109c:	2305      	movs	r3, #5
 800109e:	73fb      	strb	r3, [r7, #15]
 80010a0:	e00e      	b.n	80010c0 <hci_le_connection_complete_event+0x54>
    {
        PRINT_DBG( "%02X-", Peer_Address[i8Idx] );
 80010a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010a6:	6a3a      	ldr	r2, [r7, #32]
 80010a8:	4413      	add	r3, r2
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	4619      	mov	r1, r3
 80010ae:	4813      	ldr	r0, [pc, #76]	; (80010fc <hci_le_connection_complete_event+0x90>)
 80010b0:	f007 fc52 	bl	8008958 <iprintf>
    for( int8_t i8Idx = BLUENRG2_BDADDR_BYTE_NUM - 1; i8Idx > 0; i8Idx-- )
 80010b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	3b01      	subs	r3, #1
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	73fb      	strb	r3, [r7, #15]
 80010c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	dcec      	bgt.n	80010a2 <hci_le_connection_complete_event+0x36>
    }
    PRINT_DBG( "%02X\r\n", Peer_Address[0] );
 80010c8:	6a3b      	ldr	r3, [r7, #32]
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	4619      	mov	r1, r3
 80010ce:	480c      	ldr	r0, [pc, #48]	; (8001100 <hci_le_connection_complete_event+0x94>)
 80010d0:	f007 fc42 	bl	8008958 <iprintf>

    if( BLUENRG2__stConnCTX.u8Role == BLUENRG2_MASTER_ROLE )
 80010d4:	4b07      	ldr	r3, [pc, #28]	; (80010f4 <hci_le_connection_complete_event+0x88>)
 80010d6:	791b      	ldrb	r3, [r3, #4]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d103      	bne.n	80010e4 <hci_le_connection_complete_event+0x78>
    {
        BLUENRG2__enState = BLUENRG2_STAT_GET_REMOTE_TX;
 80010dc:	4b09      	ldr	r3, [pc, #36]	; (8001104 <hci_le_connection_complete_event+0x98>)
 80010de:	2205      	movs	r2, #5
 80010e0:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        BLUENRG2__enState = BLUENRG2_STAT_IDLE;
    }
}
 80010e2:	e002      	b.n	80010ea <hci_le_connection_complete_event+0x7e>
        BLUENRG2__enState = BLUENRG2_STAT_IDLE;
 80010e4:	4b07      	ldr	r3, [pc, #28]	; (8001104 <hci_le_connection_complete_event+0x98>)
 80010e6:	2209      	movs	r2, #9
 80010e8:	701a      	strb	r2, [r3, #0]
}
 80010ea:	bf00      	nop
 80010ec:	3714      	adds	r7, #20
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd90      	pop	{r4, r7, pc}
 80010f2:	bf00      	nop
 80010f4:	200000a4 	.word	0x200000a4
 80010f8:	08009bb4 	.word	0x08009bb4
 80010fc:	08009bdc 	.word	0x08009bdc
 8001100:	08009be4 	.word	0x08009be4
 8001104:	200000a3 	.word	0x200000a3

08001108 <hci_disconnection_complete_event>:
//*****************************************************
//! \brief  This event indicates the discconnection from a peer device.
//!
//*****************************************************
void hci_disconnection_complete_event( uint8_t Status, uint16_t Connection_Handle, uint8_t Reason )
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
 8001112:	460b      	mov	r3, r1
 8001114:	80bb      	strh	r3, [r7, #4]
 8001116:	4613      	mov	r3, r2
 8001118:	71bb      	strb	r3, [r7, #6]

    PRINT_DBG( "Disconnection with reason: 0x%02X\r\n", Reason );
 800111a:	79bb      	ldrb	r3, [r7, #6]
 800111c:	4619      	mov	r1, r3
 800111e:	4805      	ldr	r0, [pc, #20]	; (8001134 <hci_disconnection_complete_event+0x2c>)
 8001120:	f007 fc1a 	bl	8008958 <iprintf>
    BLUENRG2__enState = BLUENRG2_STAT_INIT;
 8001124:	4b04      	ldr	r3, [pc, #16]	; (8001138 <hci_disconnection_complete_event+0x30>)
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	08009bec 	.word	0x08009bec
 8001138:	200000a3 	.word	0x200000a3

0800113c <hci_le_advertising_report_event>:
//*****************************************************
//! \brief  An advertising report is received.
//!
//*****************************************************
void hci_le_advertising_report_event( uint8_t Num_Reports, Advertising_Report_t Advertising_Report[] )
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	6039      	str	r1, [r7, #0]
 8001146:	71fb      	strb	r3, [r7, #7]
    /* Advertising_Report contains all the expected parameters */
    uint8_t u8DataLen = Advertising_Report[0].Length_Data;
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	7a1b      	ldrb	r3, [r3, #8]
 800114c:	73fb      	strb	r3, [r7, #15]

    if( !BLUENRG2__stConnCTX.stDevice.bValid )
 800114e:	4b1f      	ldr	r3, [pc, #124]	; (80011cc <hci_le_advertising_report_event+0x90>)
 8001150:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8001154:	f083 0301 	eor.w	r3, r3, #1
 8001158:	b2db      	uxtb	r3, r3
 800115a:	2b00      	cmp	r3, #0
 800115c:	d031      	beq.n	80011c2 <hci_le_advertising_report_event+0x86>
    {
        if( ( ADV_IND == Advertising_Report[0].Event_Type ) &&
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d12d      	bne.n	80011c2 <hci_le_advertising_report_event+0x86>
            BLUENRG2__bFindDeviceName( u8DataLen, Advertising_Report[0].Data ) )
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	68da      	ldr	r2, [r3, #12]
 800116a:	7bfb      	ldrb	r3, [r7, #15]
 800116c:	4611      	mov	r1, r2
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fe30 	bl	8000dd4 <BLUENRG2__bFindDeviceName>
 8001174:	4603      	mov	r3, r0
        if( ( ADV_IND == Advertising_Report[0].Event_Type ) &&
 8001176:	2b00      	cmp	r3, #0
 8001178:	d023      	beq.n	80011c2 <hci_le_advertising_report_event+0x86>
        {
            BLUENRG2__vUpdateLockStatus( Advertising_Report[0].RSSI, BLUENRG2_RSSI_THRESHOLD_NEAR, false );
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8001180:	2200      	movs	r2, #0
 8001182:	f06f 0140 	mvn.w	r1, #64	; 0x40
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff fe94 	bl	8000eb4 <BLUENRG2__vUpdateLockStatus>

            if( BLUENRG2__bMasterDevIsUnlocked )
 800118c:	4b10      	ldr	r3, [pc, #64]	; (80011d0 <hci_le_advertising_report_event+0x94>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d016      	beq.n	80011c2 <hci_le_advertising_report_event+0x86>
            {
                BLUENRG2__stConnCTX.stDevice.bValid = true;
 8001194:	4b0d      	ldr	r3, [pc, #52]	; (80011cc <hci_le_advertising_report_event+0x90>)
 8001196:	2201      	movs	r2, #1
 8001198:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
                BLUENRG2__stConnCTX.stDevice.u8Type = Advertising_Report[0].Address_Type;
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	785a      	ldrb	r2, [r3, #1]
 80011a0:	4b0a      	ldr	r3, [pc, #40]	; (80011cc <hci_le_advertising_report_event+0x90>)
 80011a2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
                BLUENRG_memcpy( BLUENRG2__stConnCTX.stDevice.au8Addr, Advertising_Report[0].Address,
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	1c9a      	adds	r2, r3, #2
 80011aa:	4b08      	ldr	r3, [pc, #32]	; (80011cc <hci_le_advertising_report_event+0x90>)
 80011ac:	3330      	adds	r3, #48	; 0x30
 80011ae:	6810      	ldr	r0, [r2, #0]
 80011b0:	6018      	str	r0, [r3, #0]
 80011b2:	8892      	ldrh	r2, [r2, #4]
 80011b4:	809a      	strh	r2, [r3, #4]
                                sizeof( Advertising_Report[0].Address ) );
                PRINT_DBG( "Device found\r\n" );
 80011b6:	4807      	ldr	r0, [pc, #28]	; (80011d4 <hci_le_advertising_report_event+0x98>)
 80011b8:	f007 fc34 	bl	8008a24 <puts>
                BLUENRG2__enState = BLUENRG2_STAT_SCAN_DONE;
 80011bc:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <hci_le_advertising_report_event+0x9c>)
 80011be:	2202      	movs	r2, #2
 80011c0:	701a      	strb	r2, [r3, #0]
            }
        }
    }
}
 80011c2:	bf00      	nop
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	200000a4 	.word	0x200000a4
 80011d0:	200000e2 	.word	0x200000e2
 80011d4:	08009c10 	.word	0x08009c10
 80011d8:	200000a3 	.word	0x200000a3

080011dc <aci_gap_proc_complete_event>:
//*****************************************************
//! \brief  This event indicates the end of a GAP procedure.
//!
//*****************************************************
void aci_gap_proc_complete_event( uint8_t Procedure_Code, uint8_t Status, uint8_t u8DataLen, uint8_t Data[] )
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	603b      	str	r3, [r7, #0]
 80011e4:	4603      	mov	r3, r0
 80011e6:	71fb      	strb	r3, [r7, #7]
 80011e8:	460b      	mov	r3, r1
 80011ea:	71bb      	strb	r3, [r7, #6]
 80011ec:	4613      	mov	r3, r2
 80011ee:	717b      	strb	r3, [r7, #5]
    if( Procedure_Code == GAP_GENERAL_DISCOVERY_PROC )
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	2b02      	cmp	r3, #2
 80011f4:	d112      	bne.n	800121c <aci_gap_proc_complete_event+0x40>
    {
        /* gap procedure complete has been raised as consequence of a GAP
           terminate procedure done after a device found event during the discovery procedure */
        if( BLUENRG2__stConnCTX.stDevice.bValid && !BLUENRG2__stConnCTX.bHasConnection )
 80011f6:	4b0c      	ldr	r3, [pc, #48]	; (8001228 <aci_gap_proc_complete_event+0x4c>)
 80011f8:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d00a      	beq.n	8001216 <aci_gap_proc_complete_event+0x3a>
 8001200:	4b09      	ldr	r3, [pc, #36]	; (8001228 <aci_gap_proc_complete_event+0x4c>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	f083 0301 	eor.w	r3, r3, #1
 8001208:	b2db      	uxtb	r3, r3
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <aci_gap_proc_complete_event+0x3a>
        {
            BLUENRG2__enState = BLUENRG2_STAT_START_CONNECT;
 800120e:	4b07      	ldr	r3, [pc, #28]	; (800122c <aci_gap_proc_complete_event+0x50>)
 8001210:	2203      	movs	r2, #3
 8001212:	701a      	strb	r2, [r3, #0]
        {
            // discovery procedure has been completed and no device found:
            BLUENRG2__enState = BLUENRG2_STAT_INIT;
        }
    }
}
 8001214:	e002      	b.n	800121c <aci_gap_proc_complete_event+0x40>
            BLUENRG2__enState = BLUENRG2_STAT_INIT;
 8001216:	4b05      	ldr	r3, [pc, #20]	; (800122c <aci_gap_proc_complete_event+0x50>)
 8001218:	2200      	movs	r2, #0
 800121a:	701a      	strb	r2, [r3, #0]
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	200000a4 	.word	0x200000a4
 800122c:	200000a3 	.word	0x200000a3

08001230 <aci_gatt_attribute_modified_event>:
                                        uint16_t Attr_Handle, 
                                        uint16_t Offset,
                                        uint16_t Attr_Data_Length,
                                        uint8_t Attr_Data[] )
// clang-format on
{
 8001230:	b590      	push	{r4, r7, lr}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	4604      	mov	r4, r0
 8001238:	4608      	mov	r0, r1
 800123a:	4611      	mov	r1, r2
 800123c:	461a      	mov	r2, r3
 800123e:	4623      	mov	r3, r4
 8001240:	80fb      	strh	r3, [r7, #6]
 8001242:	4603      	mov	r3, r0
 8001244:	80bb      	strh	r3, [r7, #4]
 8001246:	460b      	mov	r3, r1
 8001248:	807b      	strh	r3, [r7, #2]
 800124a:	4613      	mov	r3, r2
 800124c:	803b      	strh	r3, [r7, #0]
    BLUENRG2__vAttributeModifiedCB( Attr_Handle, Attr_Data_Length, Attr_Data );
 800124e:	883b      	ldrh	r3, [r7, #0]
 8001250:	b2d9      	uxtb	r1, r3
 8001252:	88bb      	ldrh	r3, [r7, #4]
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff fe00 	bl	8000e5c <BLUENRG2__vAttributeModifiedCB>
}
 800125c:	bf00      	nop
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	bd90      	pop	{r4, r7, pc}

08001264 <aci_gatt_notification_event>:
//*****************************************************
void aci_gatt_notification_event( uint16_t Connection_Handle,
                                  uint16_t Attribute_Handle,
                                  uint8_t  Attribute_Value_Length,
                                  uint8_t  Attribute_Value[] )
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	607b      	str	r3, [r7, #4]
 800126c:	4603      	mov	r3, r0
 800126e:	81fb      	strh	r3, [r7, #14]
 8001270:	460b      	mov	r3, r1
 8001272:	81bb      	strh	r3, [r7, #12]
 8001274:	4613      	mov	r3, r2
 8001276:	72fb      	strb	r3, [r7, #11]
    if( Attribute_Handle == BLUENRG2__stConnCTX.RemoteTx.u16Handle + BLUENRG2_CHAR_VALUE_OFFSET )
 8001278:	89ba      	ldrh	r2, [r7, #12]
 800127a:	4b07      	ldr	r3, [pc, #28]	; (8001298 <aci_gatt_notification_event+0x34>)
 800127c:	8b1b      	ldrh	r3, [r3, #24]
 800127e:	3301      	adds	r3, #1
 8001280:	429a      	cmp	r2, r3
 8001282:	d104      	bne.n	800128e <aci_gatt_notification_event+0x2a>
    {
        BLUENRG2__vReceiveData( Attribute_Value, Attribute_Value_Length );
 8001284:	7afb      	ldrb	r3, [r7, #11]
 8001286:	4619      	mov	r1, r3
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f7ff fc05 	bl	8000a98 <BLUENRG2__vReceiveData>
    }
}
 800128e:	bf00      	nop
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	200000a4 	.word	0x200000a4

0800129c <aci_gatt_disc_read_char_by_uuid_resp_event>:
//*****************************************************
void aci_gatt_disc_read_char_by_uuid_resp_event( uint16_t Connection_Handle,
                                                 uint16_t Attribute_Handle,
                                                 uint8_t  Attribute_Value_Length,
                                                 uint8_t  Attribute_Value[] )
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	607b      	str	r3, [r7, #4]
 80012a4:	4603      	mov	r3, r0
 80012a6:	81fb      	strh	r3, [r7, #14]
 80012a8:	460b      	mov	r3, r1
 80012aa:	81bb      	strh	r3, [r7, #12]
 80012ac:	4613      	mov	r3, r2
 80012ae:	72fb      	strb	r3, [r7, #11]
    PRINT_DBG( "aci_gatt_disc_read_char_by_uuid_resp_event, Connection Handle: 0x%04X\r\n", Connection_Handle );
 80012b0:	89fb      	ldrh	r3, [r7, #14]
 80012b2:	4619      	mov	r1, r3
 80012b4:	4816      	ldr	r0, [pc, #88]	; (8001310 <aci_gatt_disc_read_char_by_uuid_resp_event+0x74>)
 80012b6:	f007 fb4f 	bl	8008958 <iprintf>

    if( !BLUENRG2__stConnCTX.RemoteTx.bValid )
 80012ba:	4b16      	ldr	r3, [pc, #88]	; (8001314 <aci_gatt_disc_read_char_by_uuid_resp_event+0x78>)
 80012bc:	799b      	ldrb	r3, [r3, #6]
 80012be:	f083 0301 	eor.w	r3, r3, #1
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d00c      	beq.n	80012e2 <aci_gatt_disc_read_char_by_uuid_resp_event+0x46>
    {
        BLUENRG2__stConnCTX.RemoteTx.u16Handle = Attribute_Handle;
 80012c8:	4a12      	ldr	r2, [pc, #72]	; (8001314 <aci_gatt_disc_read_char_by_uuid_resp_event+0x78>)
 80012ca:	89bb      	ldrh	r3, [r7, #12]
 80012cc:	8313      	strh	r3, [r2, #24]
        PRINT_DBG( "Remote TX Char Handle 0x%04X\r\n", BLUENRG2__stConnCTX.RemoteTx.u16Handle );
 80012ce:	4b11      	ldr	r3, [pc, #68]	; (8001314 <aci_gatt_disc_read_char_by_uuid_resp_event+0x78>)
 80012d0:	8b1b      	ldrh	r3, [r3, #24]
 80012d2:	4619      	mov	r1, r3
 80012d4:	4810      	ldr	r0, [pc, #64]	; (8001318 <aci_gatt_disc_read_char_by_uuid_resp_event+0x7c>)
 80012d6:	f007 fb3f 	bl	8008958 <iprintf>
        BLUENRG2__stConnCTX.RemoteTx.bValid = true;
 80012da:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <aci_gatt_disc_read_char_by_uuid_resp_event+0x78>)
 80012dc:	2201      	movs	r2, #1
 80012de:	719a      	strb	r2, [r3, #6]
            BLUENRG2__stConnCTX.RemoteRx.u16Handle = Attribute_Handle;
            PRINT_DBG( "Remote RX Char Handle 0x%04X\r\n", BLUENRG2__stConnCTX.RemoteRx.u16Handle );
            BLUENRG2__stConnCTX.RemoteRx.bValid = true;
        }
    }
}
 80012e0:	e012      	b.n	8001308 <aci_gatt_disc_read_char_by_uuid_resp_event+0x6c>
        if( !BLUENRG2__stConnCTX.RemoteRx.bValid )
 80012e2:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <aci_gatt_disc_read_char_by_uuid_resp_event+0x78>)
 80012e4:	7e9b      	ldrb	r3, [r3, #26]
 80012e6:	f083 0301 	eor.w	r3, r3, #1
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d00b      	beq.n	8001308 <aci_gatt_disc_read_char_by_uuid_resp_event+0x6c>
            BLUENRG2__stConnCTX.RemoteRx.u16Handle = Attribute_Handle;
 80012f0:	4a08      	ldr	r2, [pc, #32]	; (8001314 <aci_gatt_disc_read_char_by_uuid_resp_event+0x78>)
 80012f2:	89bb      	ldrh	r3, [r7, #12]
 80012f4:	8593      	strh	r3, [r2, #44]	; 0x2c
            PRINT_DBG( "Remote RX Char Handle 0x%04X\r\n", BLUENRG2__stConnCTX.RemoteRx.u16Handle );
 80012f6:	4b07      	ldr	r3, [pc, #28]	; (8001314 <aci_gatt_disc_read_char_by_uuid_resp_event+0x78>)
 80012f8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80012fa:	4619      	mov	r1, r3
 80012fc:	4807      	ldr	r0, [pc, #28]	; (800131c <aci_gatt_disc_read_char_by_uuid_resp_event+0x80>)
 80012fe:	f007 fb2b 	bl	8008958 <iprintf>
            BLUENRG2__stConnCTX.RemoteRx.bValid = true;
 8001302:	4b04      	ldr	r3, [pc, #16]	; (8001314 <aci_gatt_disc_read_char_by_uuid_resp_event+0x78>)
 8001304:	2201      	movs	r2, #1
 8001306:	769a      	strb	r2, [r3, #26]
}
 8001308:	bf00      	nop
 800130a:	3710      	adds	r7, #16
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	08009c20 	.word	0x08009c20
 8001314:	200000a4 	.word	0x200000a4
 8001318:	08009c68 	.word	0x08009c68
 800131c:	08009c88 	.word	0x08009c88

08001320 <aci_gatt_proc_complete_event>:
//*****************************************************
//! \brief  GATT procedure complete event.
//!
//*****************************************************
void aci_gatt_proc_complete_event( uint16_t Connection_Handle, uint8_t Error_Code )
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	460a      	mov	r2, r1
 800132a:	80fb      	strh	r3, [r7, #6]
 800132c:	4613      	mov	r3, r2
 800132e:	717b      	strb	r3, [r7, #5]
    if( BLUENRG2__stConnCTX.RemoteTx.bValid )
 8001330:	4b0f      	ldr	r3, [pc, #60]	; (8001370 <aci_gatt_proc_complete_event+0x50>)
 8001332:	799b      	ldrb	r3, [r3, #6]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d014      	beq.n	8001362 <aci_gatt_proc_complete_event+0x42>
    {
        if( !BLUENRG2__stConnCTX.RemoteRx.bValid )
 8001338:	4b0d      	ldr	r3, [pc, #52]	; (8001370 <aci_gatt_proc_complete_event+0x50>)
 800133a:	7e9b      	ldrb	r3, [r3, #26]
 800133c:	f083 0301 	eor.w	r3, r3, #1
 8001340:	b2db      	uxtb	r3, r3
 8001342:	2b00      	cmp	r3, #0
 8001344:	d003      	beq.n	800134e <aci_gatt_proc_complete_event+0x2e>
        {
            BLUENRG2__enState = BLUENRG2_STAT_GET_REMOTE_RX;
 8001346:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <aci_gatt_proc_complete_event+0x54>)
 8001348:	2206      	movs	r2, #6
 800134a:	701a      	strb	r2, [r3, #0]
            {
                BLUENRG2__enState = BLUENRG2_STAT_FORCE_REMOTE_TX_NOTIFY;
            }
        }
    }
}
 800134c:	e009      	b.n	8001362 <aci_gatt_proc_complete_event+0x42>
            if( !BLUENRG2__bRemoteTxNotifyEnabled )
 800134e:	4b0a      	ldr	r3, [pc, #40]	; (8001378 <aci_gatt_proc_complete_event+0x58>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	f083 0301 	eor.w	r3, r3, #1
 8001356:	b2db      	uxtb	r3, r3
 8001358:	2b00      	cmp	r3, #0
 800135a:	d002      	beq.n	8001362 <aci_gatt_proc_complete_event+0x42>
                BLUENRG2__enState = BLUENRG2_STAT_FORCE_REMOTE_TX_NOTIFY;
 800135c:	4b05      	ldr	r3, [pc, #20]	; (8001374 <aci_gatt_proc_complete_event+0x54>)
 800135e:	2207      	movs	r2, #7
 8001360:	701a      	strb	r2, [r3, #0]
}
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	200000a4 	.word	0x200000a4
 8001374:	200000a3 	.word	0x200000a3
 8001378:	200000e1 	.word	0x200000e1

0800137c <aci_gatt_tx_pool_available_event>:
//*****************************************************
//! \brief  GATT TX pool available event
//!
//*****************************************************
void aci_gatt_tx_pool_available_event( uint16_t Connection_Handle, uint16_t Available_Buffers )
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	460a      	mov	r2, r1
 8001386:	80fb      	strh	r3, [r7, #6]
 8001388:	4613      	mov	r3, r2
 800138a:	80bb      	strh	r3, [r7, #4]
    BLUENRG2__bTXbufferFull = false;
 800138c:	4b04      	ldr	r3, [pc, #16]	; (80013a0 <aci_gatt_tx_pool_available_event+0x24>)
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
}
 8001392:	bf00      	nop
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	200000e0 	.word	0x200000e0

080013a4 <aci_att_exchange_mtu_resp_event>:
//*****************************************************
//! \brief  GATT ATT exchange MTU response event.
//!
//*****************************************************
void aci_att_exchange_mtu_resp_event( uint16_t Connection_Handle, uint16_t Server_RX_MTU )
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	4603      	mov	r3, r0
 80013ac:	460a      	mov	r2, r1
 80013ae:	80fb      	strh	r3, [r7, #6]
 80013b0:	4613      	mov	r3, r2
 80013b2:	80bb      	strh	r3, [r7, #4]
    PRINT_DBG( "aci_att_exchange_mtu_resp_event: Server_RX_MTU=%d\r\n", Server_RX_MTU );
 80013b4:	88bb      	ldrh	r3, [r7, #4]
 80013b6:	4619      	mov	r1, r3
 80013b8:	4812      	ldr	r0, [pc, #72]	; (8001404 <aci_att_exchange_mtu_resp_event+0x60>)
 80013ba:	f007 facd 	bl	8008958 <iprintf>

    if( Server_RX_MTU <= CLIENT_MAX_MTU_SIZE )
 80013be:	88bb      	ldrh	r3, [r7, #4]
 80013c0:	2b9e      	cmp	r3, #158	; 0x9e
 80013c2:	d805      	bhi.n	80013d0 <aci_att_exchange_mtu_resp_event+0x2c>
    {
        write_char_len = Server_RX_MTU - 3;
 80013c4:	88bb      	ldrh	r3, [r7, #4]
 80013c6:	3b03      	subs	r3, #3
 80013c8:	b29a      	uxth	r2, r3
 80013ca:	4b0f      	ldr	r3, [pc, #60]	; (8001408 <aci_att_exchange_mtu_resp_event+0x64>)
 80013cc:	801a      	strh	r2, [r3, #0]
 80013ce:	e002      	b.n	80013d6 <aci_att_exchange_mtu_resp_event+0x32>
    }
    else
    {
        write_char_len = CLIENT_MAX_MTU_SIZE - 3;
 80013d0:	4b0d      	ldr	r3, [pc, #52]	; (8001408 <aci_att_exchange_mtu_resp_event+0x64>)
 80013d2:	229b      	movs	r2, #155	; 0x9b
 80013d4:	801a      	strh	r2, [r3, #0]
    }

    if( ( mtu_exchanged_wait == 0 ) || ( ( mtu_exchanged_wait == 1 ) ) )
 80013d6:	4b0d      	ldr	r3, [pc, #52]	; (800140c <aci_att_exchange_mtu_resp_event+0x68>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <aci_att_exchange_mtu_resp_event+0x42>
 80013de:	4b0b      	ldr	r3, [pc, #44]	; (800140c <aci_att_exchange_mtu_resp_event+0x68>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d109      	bne.n	80013fa <aci_att_exchange_mtu_resp_event+0x56>
        /**
         * The aci_att_exchange_mtu_resp_event is received also if the
         * aci_gatt_exchange_config is called by the other peer.
         * Here we manage this case.
         */
        if( mtu_exchanged_wait == 0 )
 80013e6:	4b09      	ldr	r3, [pc, #36]	; (800140c <aci_att_exchange_mtu_resp_event+0x68>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d102      	bne.n	80013f4 <aci_att_exchange_mtu_resp_event+0x50>
        {
            mtu_exchanged_wait = 2;
 80013ee:	4b07      	ldr	r3, [pc, #28]	; (800140c <aci_att_exchange_mtu_resp_event+0x68>)
 80013f0:	2202      	movs	r2, #2
 80013f2:	701a      	strb	r2, [r3, #0]
        }
        mtu_exchanged = 1;
 80013f4:	4b06      	ldr	r3, [pc, #24]	; (8001410 <aci_att_exchange_mtu_resp_event+0x6c>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	701a      	strb	r2, [r3, #0]
    }
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	08009ca8 	.word	0x08009ca8
 8001408:	20000000 	.word	0x20000000
 800140c:	20000121 	.word	0x20000121
 8001410:	20000120 	.word	0x20000120

08001414 <GATT_DB_u8AddService>:
* Description    : Add the 'Accelerometer' service.
* Input          : None
* Return         : Status.
*******************************************************************************/
uint8_t GATT_DB_u8AddService( void )
{
 8001414:	b590      	push	{r4, r7, lr}
 8001416:	b09d      	sub	sp, #116	; 0x74
 8001418:	af06      	add	r7, sp, #24
  /**
   * Number of attribute records that can be added to this service
   * For this service it is given by:
   * 1 (fixed value) + 3 (for characteristic with CHAR_PROP_NOTIFY) + 2 (for characteristic with CHAR_PROP_WRITE)
   */
  uint8_t max_attribute_records = 1+3+2;
 800141a:	2306      	movs	r3, #6
 800141c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  D973F2E0-B19E-11E2-9E96-0800200C9A66
  D973F2E1-B19E-11E2-9E96-0800200C9A66
  D973F2E2-B19E-11E2-9E96-0800200C9A66
  */

  const uint8_t cu8ServiceUUID[GATT_DB_CUSTOM_UUID_BYTE_NUM] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe0,0xf2,0x73,0xd9};
 8001420:	4b40      	ldr	r3, [pc, #256]	; (8001524 <GATT_DB_u8AddService+0x110>)
 8001422:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8001426:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001428:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t cu8CharUUIDTx[GATT_DB_CUSTOM_UUID_BYTE_NUM] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe1,0xf2,0x73,0xd9};
 800142c:	4b3e      	ldr	r3, [pc, #248]	; (8001528 <GATT_DB_u8AddService+0x114>)
 800142e:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8001432:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001434:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t cu8CharUUIDRx[GATT_DB_CUSTOM_UUID_BYTE_NUM] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe2,0xf2,0x73,0xd9};
 8001438:	4b3c      	ldr	r3, [pc, #240]	; (800152c <GATT_DB_u8AddService+0x118>)
 800143a:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800143e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001440:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


  Service_UUID_t  unTempServiceUUID;
  Char_UUID_t unTempCharUUID;

  BLUENRG_memcpy(&unTempServiceUUID.Service_UUID_128, cu8ServiceUUID, GATT_DB_CUSTOM_UUID_BYTE_NUM);
 8001444:	f107 0414 	add.w	r4, r7, #20
 8001448:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800144c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800144e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  ret = aci_gatt_add_service(UUID_TYPE_128, &unTempServiceUUID, PRIMARY_SERVICE, max_attribute_records, &u16LocalServHandle);
 8001452:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001456:	f107 0114 	add.w	r1, r7, #20
 800145a:	4a35      	ldr	r2, [pc, #212]	; (8001530 <GATT_DB_u8AddService+0x11c>)
 800145c:	9200      	str	r2, [sp, #0]
 800145e:	2201      	movs	r2, #1
 8001460:	2002      	movs	r0, #2
 8001462:	f004 fd8e 	bl	8005f82 <aci_gatt_add_service>
 8001466:	4603      	mov	r3, r0
 8001468:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 800146c:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001470:	2b00      	cmp	r3, #0
 8001472:	d14a      	bne.n	800150a <GATT_DB_u8AddService+0xf6>

  BLUENRG_memcpy(&unTempCharUUID.Char_UUID_128, cu8CharUUIDTx, GATT_DB_CUSTOM_UUID_BYTE_NUM);
 8001474:	1d3c      	adds	r4, r7, #4
 8001476:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800147a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800147c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(u16LocalServHandle, UUID_TYPE_128, &unTempCharUUID, CHAR_VALUE_LENGTH, CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, 0,
 8001480:	4b2b      	ldr	r3, [pc, #172]	; (8001530 <GATT_DB_u8AddService+0x11c>)
 8001482:	8818      	ldrh	r0, [r3, #0]
 8001484:	1d3a      	adds	r2, r7, #4
 8001486:	4b2b      	ldr	r3, [pc, #172]	; (8001534 <GATT_DB_u8AddService+0x120>)
 8001488:	9305      	str	r3, [sp, #20]
 800148a:	2301      	movs	r3, #1
 800148c:	9304      	str	r3, [sp, #16]
 800148e:	2310      	movs	r3, #16
 8001490:	9303      	str	r3, [sp, #12]
 8001492:	2300      	movs	r3, #0
 8001494:	9302      	str	r3, [sp, #8]
 8001496:	2300      	movs	r3, #0
 8001498:	9301      	str	r3, [sp, #4]
 800149a:	2310      	movs	r3, #16
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	233f      	movs	r3, #63	; 0x3f
 80014a0:	2102      	movs	r1, #2
 80014a2:	f004 fe44 	bl	800612e <aci_gatt_add_char>
 80014a6:	4603      	mov	r3, r0
 80014a8:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                16, 1, &u16LocalTxCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 80014ac:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d12c      	bne.n	800150e <GATT_DB_u8AddService+0xfa>

  BLUENRG_memcpy(&unTempCharUUID.Char_UUID_128, cu8CharUUIDRx, GATT_DB_CUSTOM_UUID_BYTE_NUM);
 80014b4:	1d3c      	adds	r4, r7, #4
 80014b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(u16LocalServHandle, UUID_TYPE_128, &unTempCharUUID, CHAR_VALUE_LENGTH, CHAR_PROP_WRITE|CHAR_PROP_WRITE_WITHOUT_RESP, ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE,
 80014c0:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <GATT_DB_u8AddService+0x11c>)
 80014c2:	8818      	ldrh	r0, [r3, #0]
 80014c4:	1d3a      	adds	r2, r7, #4
 80014c6:	4b1c      	ldr	r3, [pc, #112]	; (8001538 <GATT_DB_u8AddService+0x124>)
 80014c8:	9305      	str	r3, [sp, #20]
 80014ca:	2301      	movs	r3, #1
 80014cc:	9304      	str	r3, [sp, #16]
 80014ce:	2310      	movs	r3, #16
 80014d0:	9303      	str	r3, [sp, #12]
 80014d2:	2301      	movs	r3, #1
 80014d4:	9302      	str	r3, [sp, #8]
 80014d6:	2300      	movs	r3, #0
 80014d8:	9301      	str	r3, [sp, #4]
 80014da:	230c      	movs	r3, #12
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	233f      	movs	r3, #63	; 0x3f
 80014e0:	2102      	movs	r1, #2
 80014e2:	f004 fe24 	bl	800612e <aci_gatt_add_char>
 80014e6:	4603      	mov	r3, r0
 80014e8:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                16, 1, &u16LocalRxCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 80014ec:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d10e      	bne.n	8001512 <GATT_DB_u8AddService+0xfe>

  PRINT_DBG("Sample Service added.\r\nTX Char Handle %04X, RX Char Handle %04X\r\n", u16LocalTxCharHandle, u16LocalRxCharHandle);
 80014f4:	4b0f      	ldr	r3, [pc, #60]	; (8001534 <GATT_DB_u8AddService+0x120>)
 80014f6:	881b      	ldrh	r3, [r3, #0]
 80014f8:	4619      	mov	r1, r3
 80014fa:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <GATT_DB_u8AddService+0x124>)
 80014fc:	881b      	ldrh	r3, [r3, #0]
 80014fe:	461a      	mov	r2, r3
 8001500:	480e      	ldr	r0, [pc, #56]	; (800153c <GATT_DB_u8AddService+0x128>)
 8001502:	f007 fa29 	bl	8008958 <iprintf>
  return BLE_STATUS_SUCCESS;
 8001506:	2300      	movs	r3, #0
 8001508:	e008      	b.n	800151c <GATT_DB_u8AddService+0x108>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 800150a:	bf00      	nop
 800150c:	e002      	b.n	8001514 <GATT_DB_u8AddService+0x100>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 800150e:	bf00      	nop
 8001510:	e000      	b.n	8001514 <GATT_DB_u8AddService+0x100>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8001512:	bf00      	nop

fail:
  PRINT_DBG("Error while adding Sample service.\r\n");
 8001514:	480a      	ldr	r0, [pc, #40]	; (8001540 <GATT_DB_u8AddService+0x12c>)
 8001516:	f007 fa85 	bl	8008a24 <puts>
  return BLE_STATUS_ERROR ;
 800151a:	2347      	movs	r3, #71	; 0x47
}
 800151c:	4618      	mov	r0, r3
 800151e:	375c      	adds	r7, #92	; 0x5c
 8001520:	46bd      	mov	sp, r7
 8001522:	bd90      	pop	{r4, r7, pc}
 8001524:	08009d44 	.word	0x08009d44
 8001528:	08009d54 	.word	0x08009d54
 800152c:	08009d64 	.word	0x08009d64
 8001530:	2000012e 	.word	0x2000012e
 8001534:	20000130 	.word	0x20000130
 8001538:	20000132 	.word	0x20000132
 800153c:	08009cdc 	.word	0x08009cdc
 8001540:	08009d20 	.word	0x08009d20

08001544 <APP_UserEvtRx>:

void APP_UserEvtRx(void *pData)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b088      	sub	sp, #32
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t i;

  hci_spi_pckt *hci_pckt = (hci_spi_pckt *)pData;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	61bb      	str	r3, [r7, #24]

  if(hci_pckt->type == HCI_EVENT_PKT)
 8001550:	69bb      	ldr	r3, [r7, #24]
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2b04      	cmp	r3, #4
 8001556:	d163      	bne.n	8001620 <APP_UserEvtRx+0xdc>
  {
    hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	3301      	adds	r3, #1
 800155c:	617b      	str	r3, [r7, #20]

    if(event_pckt->evt == EVT_LE_META_EVENT)
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	2b3e      	cmp	r3, #62	; 0x3e
 8001564:	d11e      	bne.n	80015a4 <APP_UserEvtRx+0x60>
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	3302      	adds	r3, #2
 800156a:	60fb      	str	r3, [r7, #12]

      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
 8001570:	e014      	b.n	800159c <APP_UserEvtRx+0x58>
      {
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	b29a      	uxth	r2, r3
 8001578:	492b      	ldr	r1, [pc, #172]	; (8001628 <APP_UserEvtRx+0xe4>)
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 8001580:	429a      	cmp	r2, r3
 8001582:	d108      	bne.n	8001596 <APP_UserEvtRx+0x52>
        {
          hci_le_meta_events_table[i].process((void *)evt->data);
 8001584:	4a28      	ldr	r2, [pc, #160]	; (8001628 <APP_UserEvtRx+0xe4>)
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	00db      	lsls	r3, r3, #3
 800158a:	4413      	add	r3, r2
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	68fa      	ldr	r2, [r7, #12]
 8001590:	3201      	adds	r2, #1
 8001592:	4610      	mov	r0, r2
 8001594:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	3301      	adds	r3, #1
 800159a:	61fb      	str	r3, [r7, #28]
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	2b09      	cmp	r3, #9
 80015a0:	d9e7      	bls.n	8001572 <APP_UserEvtRx+0x2e>
          hci_events_table[i].process((void *)event_pckt->data);
        }
      }
    }
  }
}
 80015a2:	e03d      	b.n	8001620 <APP_UserEvtRx+0xdc>
    else if(event_pckt->evt == EVT_VENDOR)
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2bff      	cmp	r3, #255	; 0xff
 80015aa:	d11e      	bne.n	80015ea <APP_UserEvtRx+0xa6>
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	3302      	adds	r3, #2
 80015b0:	613b      	str	r3, [r7, #16]
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 80015b2:	2300      	movs	r3, #0
 80015b4:	61fb      	str	r3, [r7, #28]
 80015b6:	e014      	b.n	80015e2 <APP_UserEvtRx+0x9e>
        if (blue_evt->ecode == hci_vendor_specific_events_table[i].evt_code)
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	881b      	ldrh	r3, [r3, #0]
 80015bc:	b29a      	uxth	r2, r3
 80015be:	491b      	ldr	r1, [pc, #108]	; (800162c <APP_UserEvtRx+0xe8>)
 80015c0:	69fb      	ldr	r3, [r7, #28]
 80015c2:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d108      	bne.n	80015dc <APP_UserEvtRx+0x98>
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 80015ca:	4a18      	ldr	r2, [pc, #96]	; (800162c <APP_UserEvtRx+0xe8>)
 80015cc:	69fb      	ldr	r3, [r7, #28]
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	4413      	add	r3, r2
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	693a      	ldr	r2, [r7, #16]
 80015d6:	3202      	adds	r2, #2
 80015d8:	4610      	mov	r0, r2
 80015da:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	3301      	adds	r3, #1
 80015e0:	61fb      	str	r3, [r7, #28]
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	2b2a      	cmp	r3, #42	; 0x2a
 80015e6:	d9e7      	bls.n	80015b8 <APP_UserEvtRx+0x74>
}
 80015e8:	e01a      	b.n	8001620 <APP_UserEvtRx+0xdc>
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 80015ea:	2300      	movs	r3, #0
 80015ec:	61fb      	str	r3, [r7, #28]
 80015ee:	e014      	b.n	800161a <APP_UserEvtRx+0xd6>
        if (event_pckt->evt == hci_events_table[i].evt_code)
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	b29a      	uxth	r2, r3
 80015f6:	490e      	ldr	r1, [pc, #56]	; (8001630 <APP_UserEvtRx+0xec>)
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 80015fe:	429a      	cmp	r2, r3
 8001600:	d108      	bne.n	8001614 <APP_UserEvtRx+0xd0>
          hci_events_table[i].process((void *)event_pckt->data);
 8001602:	4a0b      	ldr	r2, [pc, #44]	; (8001630 <APP_UserEvtRx+0xec>)
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	00db      	lsls	r3, r3, #3
 8001608:	4413      	add	r3, r2
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	697a      	ldr	r2, [r7, #20]
 800160e:	3202      	adds	r2, #2
 8001610:	4610      	mov	r0, r2
 8001612:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	3301      	adds	r3, #1
 8001618:	61fb      	str	r3, [r7, #28]
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	2b06      	cmp	r3, #6
 800161e:	d9e7      	bls.n	80015f0 <APP_UserEvtRx+0xac>
}
 8001620:	bf00      	nop
 8001622:	3720      	adds	r7, #32
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	08009e38 	.word	0x08009e38
 800162c:	08009e88 	.word	0x08009e88
 8001630:	08009e00 	.word	0x08009e00

08001634 <HCI_TL_SPI_Enable_IRQ>:
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Enable_IRQ(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8001638:	2006      	movs	r0, #6
 800163a:	f001 f8b2 	bl	80027a2 <HAL_NVIC_EnableIRQ>
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}

08001642 <HCI_TL_SPI_Disable_IRQ>:
 * @brief  Disable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Disable_IRQ(void)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8001646:	2006      	movs	r0, #6
 8001648:	f001 f8b9 	bl	80027be <HAL_NVIC_DisableIRQ>
}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}

08001650 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b088      	sub	sp, #32
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001658:	4b22      	ldr	r3, [pc, #136]	; (80016e4 <HCI_TL_SPI_Init+0x94>)
 800165a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800165c:	4a21      	ldr	r2, [pc, #132]	; (80016e4 <HCI_TL_SPI_Init+0x94>)
 800165e:	f043 0301 	orr.w	r3, r3, #1
 8001662:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001664:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <HCI_TL_SPI_Init+0x94>)
 8001666:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001668:	f003 0301 	and.w	r3, r3, #1
 800166c:	60bb      	str	r3, [r7, #8]
 800166e:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8001670:	2301      	movs	r3, #1
 8001672:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001674:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001678:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 800167e:	f107 030c 	add.w	r3, r7, #12
 8001682:	4619      	mov	r1, r3
 8001684:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001688:	f001 f912 	bl	80028b0 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 800168c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001690:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001692:	2301      	movs	r3, #1
 8001694:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169a:	2300      	movs	r3, #0
 800169c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 800169e:	f107 030c 	add.w	r3, r7, #12
 80016a2:	4619      	mov	r1, r3
 80016a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016a8:	f001 f902 	bl	80028b0 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80016ac:	2302      	movs	r3, #2
 80016ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b0:	2301      	movs	r3, #1
 80016b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80016bc:	f107 030c 	add.w	r3, r7, #12
 80016c0:	4619      	mov	r1, r3
 80016c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016c6:	f001 f8f3 	bl	80028b0 <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80016ca:	2201      	movs	r2, #1
 80016cc:	2102      	movs	r1, #2
 80016ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016d2:	f001 fba3 	bl	8002e1c <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 80016d6:	f000 fcf7 	bl	80020c8 <BSP_SPI1_Init>
 80016da:	4603      	mov	r3, r0
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3720      	adds	r7, #32
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40021000 	.word	0x40021000

080016e8 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 80016ec:	2101      	movs	r1, #1
 80016ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016f2:	f001 fa87 	bl	8002c04 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 80016f6:	2102      	movs	r1, #2
 80016f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016fc:	f001 fa82 	bl	8002c04 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8001700:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001704:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001708:	f001 fa7c 	bl	8002c04 <HAL_GPIO_DeInit>
  return 0;
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	bd80      	pop	{r7, pc}

08001712 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001716:	2201      	movs	r2, #1
 8001718:	2102      	movs	r1, #2
 800171a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800171e:	f001 fb7d 	bl	8002e1c <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8001722:	2200      	movs	r2, #0
 8001724:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001728:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800172c:	f001 fb76 	bl	8002e1c <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8001730:	2005      	movs	r0, #5
 8001732:	f000 fef7 	bl	8002524 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8001736:	2201      	movs	r2, #1
 8001738:	f44f 7180 	mov.w	r1, #256	; 0x100
 800173c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001740:	f001 fb6c 	bl	8002e1c <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8001744:	2005      	movs	r0, #5
 8001746:	f000 feed 	bl	8002524 <HAL_Delay>
  return 0;
 800174a:	2300      	movs	r3, #0
}
 800174c:	4618      	mov	r0, r3
 800174e:	bd80      	pop	{r7, pc}

08001750 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b088      	sub	sp, #32
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	460b      	mov	r3, r1
 800175a:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 800175c:	2300      	movs	r3, #0
 800175e:	777b      	strb	r3, [r7, #29]
  uint8_t char_00 = 0x00;
 8001760:	2300      	movs	r3, #0
 8001762:	75fb      	strb	r3, [r7, #23]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8001764:	4a32      	ldr	r2, [pc, #200]	; (8001830 <HCI_TL_SPI_Receive+0xe0>)
 8001766:	f107 0310 	add.w	r3, r7, #16
 800176a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800176e:	6018      	str	r0, [r3, #0]
 8001770:	3304      	adds	r3, #4
 8001772:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();
 8001774:	f7ff ff65 	bl	8001642 <HCI_TL_SPI_Disable_IRQ>

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8001778:	2200      	movs	r2, #0
 800177a:	2102      	movs	r1, #2
 800177c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001780:	f001 fb4c 	bl	8002e1c <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8001784:	f107 0108 	add.w	r1, r7, #8
 8001788:	f107 0310 	add.w	r3, r7, #16
 800178c:	2205      	movs	r2, #5
 800178e:	4618      	mov	r0, r3
 8001790:	f000 fcca 	bl	8002128 <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 8001794:	7b3b      	ldrb	r3, [r7, #12]
 8001796:	021b      	lsls	r3, r3, #8
 8001798:	b21a      	sxth	r2, r3
 800179a:	7afb      	ldrb	r3, [r7, #11]
 800179c:	b21b      	sxth	r3, r3
 800179e:	4313      	orrs	r3, r2
 80017a0:	b21b      	sxth	r3, r3
 80017a2:	83fb      	strh	r3, [r7, #30]

  if(byte_count > 0)
 80017a4:	8bfb      	ldrh	r3, [r7, #30]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d01e      	beq.n	80017e8 <HCI_TL_SPI_Receive+0x98>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 80017aa:	8bfa      	ldrh	r2, [r7, #30]
 80017ac:	887b      	ldrh	r3, [r7, #2]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d901      	bls.n	80017b6 <HCI_TL_SPI_Receive+0x66>
    {
      byte_count = size;
 80017b2:	887b      	ldrh	r3, [r7, #2]
 80017b4:	83fb      	strh	r3, [r7, #30]
    }

    for(len = 0; len < byte_count; len++)
 80017b6:	2300      	movs	r3, #0
 80017b8:	777b      	strb	r3, [r7, #29]
 80017ba:	e010      	b.n	80017de <HCI_TL_SPI_Receive+0x8e>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 80017bc:	f107 0116 	add.w	r1, r7, #22
 80017c0:	f107 0317 	add.w	r3, r7, #23
 80017c4:	2201      	movs	r2, #1
 80017c6:	4618      	mov	r0, r3
 80017c8:	f000 fcae 	bl	8002128 <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 80017cc:	7f7b      	ldrb	r3, [r7, #29]
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	4413      	add	r3, r2
 80017d2:	7dba      	ldrb	r2, [r7, #22]
 80017d4:	b2d2      	uxtb	r2, r2
 80017d6:	701a      	strb	r2, [r3, #0]
    for(len = 0; len < byte_count; len++)
 80017d8:	7f7b      	ldrb	r3, [r7, #29]
 80017da:	3301      	adds	r3, #1
 80017dc:	777b      	strb	r3, [r7, #29]
 80017de:	7f7b      	ldrb	r3, [r7, #29]
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	8bfa      	ldrh	r2, [r7, #30]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d8e9      	bhi.n	80017bc <HCI_TL_SPI_Receive+0x6c>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  uint32_t tickstart = HAL_GetTick();
 80017e8:	f000 fe90 	bl	800250c <HAL_GetTick>
 80017ec:	61b8      	str	r0, [r7, #24]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 80017ee:	e007      	b.n	8001800 <HCI_TL_SPI_Receive+0xb0>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 80017f0:	2101      	movs	r1, #1
 80017f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017f6:	f001 faf9 	bl	8002dec <HAL_GPIO_ReadPin>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d008      	beq.n	8001812 <HCI_TL_SPI_Receive+0xc2>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8001800:	f000 fe84 	bl	800250c <HAL_GetTick>
 8001804:	4602      	mov	r2, r0
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800180e:	d3ef      	bcc.n	80017f0 <HCI_TL_SPI_Receive+0xa0>
 8001810:	e000      	b.n	8001814 <HCI_TL_SPI_Receive+0xc4>
      break;
 8001812:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 8001814:	f7ff ff0e 	bl	8001634 <HCI_TL_SPI_Enable_IRQ>

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001818:	2201      	movs	r2, #1
 800181a:	2102      	movs	r1, #2
 800181c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001820:	f001 fafc 	bl	8002e1c <HAL_GPIO_WritePin>

  return len;
 8001824:	7f7b      	ldrb	r3, [r7, #29]
}
 8001826:	4618      	mov	r0, r3
 8001828:	3720      	adds	r7, #32
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	08009d74 	.word	0x08009d74

08001834 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08a      	sub	sp, #40	; 0x28
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	460b      	mov	r3, r1
 800183e:	807b      	strh	r3, [r7, #2]
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8001840:	4a41      	ldr	r2, [pc, #260]	; (8001948 <HCI_TL_SPI_Send+0x114>)
 8001842:	f107 0314 	add.w	r3, r7, #20
 8001846:	e892 0003 	ldmia.w	r2, {r0, r1}
 800184a:	6018      	str	r0, [r3, #0]
 800184c:	3304      	adds	r3, #4
 800184e:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8001850:	f000 fe5c 	bl	800250c <HAL_GetTick>
 8001854:	6238      	str	r0, [r7, #32]

  HCI_TL_SPI_Disable_IRQ();
 8001856:	f7ff fef4 	bl	8001642 <HCI_TL_SPI_Disable_IRQ>

  do
  {
    uint32_t tickstart_data_available = HAL_GetTick();
 800185a:	f000 fe57 	bl	800250c <HAL_GetTick>
 800185e:	61f8      	str	r0, [r7, #28]

    result = 0;
 8001860:	2300      	movs	r3, #0
 8001862:	627b      	str	r3, [r7, #36]	; 0x24

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8001864:	2200      	movs	r2, #0
 8001866:	2102      	movs	r1, #2
 8001868:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800186c:	f001 fad6 	bl	8002e1c <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 8001870:	e00a      	b.n	8001888 <HCI_TL_SPI_Send+0x54>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 8001872:	f000 fe4b 	bl	800250c <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b64      	cmp	r3, #100	; 0x64
 800187e:	d903      	bls.n	8001888 <HCI_TL_SPI_Send+0x54>
      {
        result = -3;
 8001880:	f06f 0302 	mvn.w	r3, #2
 8001884:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8001886:	e004      	b.n	8001892 <HCI_TL_SPI_Send+0x5e>
    while(!IsDataAvailable())
 8001888:	f000 f862 	bl	8001950 <IsDataAvailable>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d0ef      	beq.n	8001872 <HCI_TL_SPI_Send+0x3e>
      }
    }
    if(result == -3)
 8001892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001894:	f113 0f03 	cmn.w	r3, #3
 8001898:	d106      	bne.n	80018a8 <HCI_TL_SPI_Send+0x74>
    {
      /* The break causes the exiting from the "while", so the CS line must be released */
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800189a:	2201      	movs	r2, #1
 800189c:	2102      	movs	r1, #2
 800189e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018a2:	f001 fabb 	bl	8002e1c <HAL_GPIO_WritePin>
      break;
 80018a6:	e031      	b.n	800190c <HCI_TL_SPI_Send+0xd8>
    }

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80018a8:	f107 010c 	add.w	r1, r7, #12
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	2205      	movs	r2, #5
 80018b2:	4618      	mov	r0, r3
 80018b4:	f000 fc38 	bl	8002128 <BSP_SPI1_SendRecv>

    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 80018b8:	7bbb      	ldrb	r3, [r7, #14]
 80018ba:	021b      	lsls	r3, r3, #8
 80018bc:	b21a      	sxth	r2, r3
 80018be:	7b7b      	ldrb	r3, [r7, #13]
 80018c0:	b21b      	sxth	r3, r3
 80018c2:	4313      	orrs	r3, r2
 80018c4:	b21b      	sxth	r3, r3
 80018c6:	837b      	strh	r3, [r7, #26]

    if(rx_bytes >= size)
 80018c8:	8b7a      	ldrh	r2, [r7, #26]
 80018ca:	887b      	ldrh	r3, [r7, #2]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d306      	bcc.n	80018de <HCI_TL_SPI_Send+0xaa>
    {
      /* Buffer is big enough */
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 80018d0:	887b      	ldrh	r3, [r7, #2]
 80018d2:	461a      	mov	r2, r3
 80018d4:	491d      	ldr	r1, [pc, #116]	; (800194c <HCI_TL_SPI_Send+0x118>)
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f000 fc26 	bl	8002128 <BSP_SPI1_SendRecv>
 80018dc:	e002      	b.n	80018e4 <HCI_TL_SPI_Send+0xb0>
    }
    else
    {
      /* Buffer is too small */
      result = -2;
 80018de:	f06f 0301 	mvn.w	r3, #1
 80018e2:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80018e4:	2201      	movs	r2, #1
 80018e6:	2102      	movs	r1, #2
 80018e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ec:	f001 fa96 	bl	8002e1c <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 80018f0:	f000 fe0c 	bl	800250c <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	6a3b      	ldr	r3, [r7, #32]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b64      	cmp	r3, #100	; 0x64
 80018fc:	d903      	bls.n	8001906 <HCI_TL_SPI_Send+0xd2>
    {
      result = -3;
 80018fe:	f06f 0302 	mvn.w	r3, #2
 8001902:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8001904:	e002      	b.n	800190c <HCI_TL_SPI_Send+0xd8>
    }
  } while(result < 0);
 8001906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001908:	2b00      	cmp	r3, #0
 800190a:	dba6      	blt.n	800185a <HCI_TL_SPI_Send+0x26>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  tickstart = HAL_GetTick();
 800190c:	f000 fdfe 	bl	800250c <HAL_GetTick>
 8001910:	6238      	str	r0, [r7, #32]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8001912:	e007      	b.n	8001924 <HCI_TL_SPI_Send+0xf0>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8001914:	2101      	movs	r1, #1
 8001916:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800191a:	f001 fa67 	bl	8002dec <HAL_GPIO_ReadPin>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d008      	beq.n	8001936 <HCI_TL_SPI_Send+0x102>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8001924:	f000 fdf2 	bl	800250c <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	6a3b      	ldr	r3, [r7, #32]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001932:	d3ef      	bcc.n	8001914 <HCI_TL_SPI_Send+0xe0>
 8001934:	e000      	b.n	8001938 <HCI_TL_SPI_Send+0x104>
      break;
 8001936:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 8001938:	f7ff fe7c 	bl	8001634 <HCI_TL_SPI_Enable_IRQ>

  return result;
 800193c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800193e:	4618      	mov	r0, r3
 8001940:	3728      	adds	r7, #40	; 0x28
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	08009d7c 	.word	0x08009d7c
 800194c:	2000013c 	.word	0x2000013c

08001950 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8001954:	2101      	movs	r1, #1
 8001956:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800195a:	f001 fa47 	bl	8002dec <HAL_GPIO_ReadPin>
 800195e:	4603      	mov	r3, r0
 8001960:	2b01      	cmp	r3, #1
 8001962:	bf0c      	ite	eq
 8001964:	2301      	moveq	r3, #1
 8001966:	2300      	movne	r3, #0
 8001968:	b2db      	uxtb	r3, r3
}
 800196a:	4618      	mov	r0, r3
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b088      	sub	sp, #32
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 8001976:	4b13      	ldr	r3, [pc, #76]	; (80019c4 <hci_tl_lowlevel_init+0x54>)
 8001978:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 800197a:	4b13      	ldr	r3, [pc, #76]	; (80019c8 <hci_tl_lowlevel_init+0x58>)
 800197c:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 800197e:	4b13      	ldr	r3, [pc, #76]	; (80019cc <hci_tl_lowlevel_init+0x5c>)
 8001980:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8001982:	4b13      	ldr	r3, [pc, #76]	; (80019d0 <hci_tl_lowlevel_init+0x60>)
 8001984:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 8001986:	4b13      	ldr	r3, [pc, #76]	; (80019d4 <hci_tl_lowlevel_init+0x64>)
 8001988:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 800198a:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <hci_tl_lowlevel_init+0x68>)
 800198c:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 800198e:	1d3b      	adds	r3, r7, #4
 8001990:	4618      	mov	r0, r3
 8001992:	f006 fc69 	bl	8008268 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 8001996:	f04f 51b0 	mov.w	r1, #369098752	; 0x16000000
 800199a:	4810      	ldr	r0, [pc, #64]	; (80019dc <hci_tl_lowlevel_init+0x6c>)
 800199c:	f000 ff43 	bl	8002826 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 80019a0:	4a0f      	ldr	r2, [pc, #60]	; (80019e0 <hci_tl_lowlevel_init+0x70>)
 80019a2:	2100      	movs	r1, #0
 80019a4:	480d      	ldr	r0, [pc, #52]	; (80019dc <hci_tl_lowlevel_init+0x6c>)
 80019a6:	f000 ff24 	bl	80027f2 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80019aa:	2200      	movs	r2, #0
 80019ac:	2100      	movs	r1, #0
 80019ae:	2006      	movs	r0, #6
 80019b0:	f000 fedb 	bl	800276a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80019b4:	2006      	movs	r0, #6
 80019b6:	f000 fef4 	bl	80027a2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 80019ba:	bf00      	nop
 80019bc:	3720      	adds	r7, #32
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	08001651 	.word	0x08001651
 80019c8:	080016e9 	.word	0x080016e9
 80019cc:	08001835 	.word	0x08001835
 80019d0:	08001751 	.word	0x08001751
 80019d4:	08001713 	.word	0x08001713
 80019d8:	08002169 	.word	0x08002169
 80019dc:	20000134 	.word	0x20000134
 80019e0:	080019e5 	.word	0x080019e5

080019e4 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 80019e8:	e005      	b.n	80019f6 <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 80019ea:	2000      	movs	r0, #0
 80019ec:	f006 fda0 	bl	8008530 <hci_notify_asynch_evt>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d105      	bne.n	8001a02 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 80019f6:	f7ff ffab 	bl	8001950 <IsDataAvailable>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d1f4      	bne.n	80019ea <hci_tl_lowlevel_isr+0x6>
 8001a00:	e000      	b.n	8001a04 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8001a02:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <main>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);


int main(void)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	af00      	add	r7, sp, #0

  HAL_Init();
 8001a0a:	f000 fd0f 	bl	800242c <HAL_Init>
  SystemClock_Config();
 8001a0e:	f000 f807 	bl	8001a20 <SystemClock_Config>
  MX_GPIO_Init();
 8001a12:	f000 f857 	bl	8001ac4 <MX_GPIO_Init>
  
  BLUENRG2_vInit();
 8001a16:	f7fe fdd3 	bl	80005c0 <BLUENRG2_vInit>

  while (1)
  {
    BLUENRG2_vProcess();
 8001a1a:	f7fe fdf3 	bl	8000604 <BLUENRG2_vProcess>
 8001a1e:	e7fc      	b.n	8001a1a <main+0x14>

08001a20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b096      	sub	sp, #88	; 0x58
 8001a24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a26:	f107 0314 	add.w	r3, r7, #20
 8001a2a:	2244      	movs	r2, #68	; 0x44
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f007 f8e8 	bl	8008c04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a34:	463b      	mov	r3, r7
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	605a      	str	r2, [r3, #4]
 8001a3c:	609a      	str	r2, [r3, #8]
 8001a3e:	60da      	str	r2, [r3, #12]
 8001a40:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001a42:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a46:	f001 fa0f 	bl	8002e68 <HAL_PWREx_ControlVoltageScaling>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001a50:	f000 f8ae 	bl	8001bb0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a54:	2302      	movs	r3, #2
 8001a56:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a5c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a5e:	2310      	movs	r3, #16
 8001a60:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a62:	2302      	movs	r3, #2
 8001a64:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a66:	2302      	movs	r3, #2
 8001a68:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001a6e:	2308      	movs	r3, #8
 8001a70:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001a72:	2307      	movs	r3, #7
 8001a74:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a76:	2302      	movs	r3, #2
 8001a78:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a7e:	f107 0314 	add.w	r3, r7, #20
 8001a82:	4618      	mov	r0, r3
 8001a84:	f001 fa46 	bl	8002f14 <HAL_RCC_OscConfig>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001a8e:	f000 f88f 	bl	8001bb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a92:	230f      	movs	r3, #15
 8001a94:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a96:	2303      	movs	r3, #3
 8001a98:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001aa6:	463b      	mov	r3, r7
 8001aa8:	2103      	movs	r1, #3
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f001 fe1a 	bl	80036e4 <HAL_RCC_ClockConfig>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001ab6:	f000 f87b 	bl	8001bb0 <Error_Handler>
  }
}
 8001aba:	bf00      	nop
 8001abc:	3758      	adds	r7, #88	; 0x58
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
	...

08001ac4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08a      	sub	sp, #40	; 0x28
 8001ac8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aca:	f107 0314 	add.w	r3, r7, #20
 8001ace:	2200      	movs	r2, #0
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	605a      	str	r2, [r3, #4]
 8001ad4:	609a      	str	r2, [r3, #8]
 8001ad6:	60da      	str	r2, [r3, #12]
 8001ad8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ada:	4b34      	ldr	r3, [pc, #208]	; (8001bac <MX_GPIO_Init+0xe8>)
 8001adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ade:	4a33      	ldr	r2, [pc, #204]	; (8001bac <MX_GPIO_Init+0xe8>)
 8001ae0:	f043 0304 	orr.w	r3, r3, #4
 8001ae4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ae6:	4b31      	ldr	r3, [pc, #196]	; (8001bac <MX_GPIO_Init+0xe8>)
 8001ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aea:	f003 0304 	and.w	r3, r3, #4
 8001aee:	613b      	str	r3, [r7, #16]
 8001af0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001af2:	4b2e      	ldr	r3, [pc, #184]	; (8001bac <MX_GPIO_Init+0xe8>)
 8001af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af6:	4a2d      	ldr	r2, [pc, #180]	; (8001bac <MX_GPIO_Init+0xe8>)
 8001af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001afc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001afe:	4b2b      	ldr	r3, [pc, #172]	; (8001bac <MX_GPIO_Init+0xe8>)
 8001b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b0a:	4b28      	ldr	r3, [pc, #160]	; (8001bac <MX_GPIO_Init+0xe8>)
 8001b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b0e:	4a27      	ldr	r2, [pc, #156]	; (8001bac <MX_GPIO_Init+0xe8>)
 8001b10:	f043 0301 	orr.w	r3, r3, #1
 8001b14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b16:	4b25      	ldr	r3, [pc, #148]	; (8001bac <MX_GPIO_Init+0xe8>)
 8001b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	60bb      	str	r3, [r7, #8]
 8001b20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b22:	4b22      	ldr	r3, [pc, #136]	; (8001bac <MX_GPIO_Init+0xe8>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b26:	4a21      	ldr	r2, [pc, #132]	; (8001bac <MX_GPIO_Init+0xe8>)
 8001b28:	f043 0302 	orr.w	r3, r3, #2
 8001b2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b2e:	4b1f      	ldr	r3, [pc, #124]	; (8001bac <MX_GPIO_Init+0xe8>)
 8001b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	607b      	str	r3, [r7, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_8, GPIO_PIN_RESET);
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f44f 7181 	mov.w	r1, #258	; 0x102
 8001b40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b44:	f001 f96a 	bl	8002e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b4c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001b50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b52:	2300      	movs	r3, #0
 8001b54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b56:	f107 0314 	add.w	r3, r7, #20
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b60:	f000 fea6 	bl	80028b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8;
 8001b64:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001b68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b72:	2300      	movs	r3, #0
 8001b74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b80:	f000 fe96 	bl	80028b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001b84:	2200      	movs	r2, #0
 8001b86:	2100      	movs	r1, #0
 8001b88:	2006      	movs	r0, #6
 8001b8a:	f000 fdee 	bl	800276a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001b8e:	2006      	movs	r0, #6
 8001b90:	f000 fe07 	bl	80027a2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b94:	2200      	movs	r2, #0
 8001b96:	2100      	movs	r1, #0
 8001b98:	2028      	movs	r0, #40	; 0x28
 8001b9a:	f000 fde6 	bl	800276a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b9e:	2028      	movs	r0, #40	; 0x28
 8001ba0:	f000 fdff 	bl	80027a2 <HAL_NVIC_EnableIRQ>

}
 8001ba4:	bf00      	nop
 8001ba6:	3728      	adds	r7, #40	; 0x28
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40021000 	.word	0x40021000

08001bb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bb4:	b672      	cpsid	i
}
 8001bb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bb8:	e7fe      	b.n	8001bb8 <Error_Handler+0x8>
	...

08001bbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bc2:	4b0f      	ldr	r3, [pc, #60]	; (8001c00 <HAL_MspInit+0x44>)
 8001bc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bc6:	4a0e      	ldr	r2, [pc, #56]	; (8001c00 <HAL_MspInit+0x44>)
 8001bc8:	f043 0301 	orr.w	r3, r3, #1
 8001bcc:	6613      	str	r3, [r2, #96]	; 0x60
 8001bce:	4b0c      	ldr	r3, [pc, #48]	; (8001c00 <HAL_MspInit+0x44>)
 8001bd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	607b      	str	r3, [r7, #4]
 8001bd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bda:	4b09      	ldr	r3, [pc, #36]	; (8001c00 <HAL_MspInit+0x44>)
 8001bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bde:	4a08      	ldr	r2, [pc, #32]	; (8001c00 <HAL_MspInit+0x44>)
 8001be0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001be4:	6593      	str	r3, [r2, #88]	; 0x58
 8001be6:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <HAL_MspInit+0x44>)
 8001be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bee:	603b      	str	r3, [r7, #0]
 8001bf0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	40021000 	.word	0x40021000

08001c04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c08:	e7fe      	b.n	8001c08 <NMI_Handler+0x4>

08001c0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c0e:	e7fe      	b.n	8001c0e <HardFault_Handler+0x4>

08001c10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c14:	e7fe      	b.n	8001c14 <MemManage_Handler+0x4>

08001c16 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c16:	b480      	push	{r7}
 8001c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c1a:	e7fe      	b.n	8001c1a <BusFault_Handler+0x4>

08001c1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c20:	e7fe      	b.n	8001c20 <UsageFault_Handler+0x4>

08001c22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c22:	b480      	push	{r7}
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c26:	bf00      	nop
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c34:	bf00      	nop
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr

08001c3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c3e:	b480      	push	{r7}
 8001c40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c42:	bf00      	nop
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c50:	f000 fc48 	bl	80024e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c54:	bf00      	nop
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8001c5c:	4802      	ldr	r0, [pc, #8]	; (8001c68 <EXTI0_IRQHandler+0x10>)
 8001c5e:	f000 fdf7 	bl	8002850 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	20000134 	.word	0x20000134

08001c6c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8001c70:	4802      	ldr	r0, [pc, #8]	; (8001c7c <EXTI15_10_IRQHandler+0x10>)
 8001c72:	f000 fded 	bl	8002850 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	2000000c 	.word	0x2000000c

08001c80 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	4a04      	ldr	r2, [pc, #16]	; (8001ca0 <BSP_LED_Init+0x20>)
 8001c8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c92:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	08009da4 	.word	0x08009da4

08001ca4 <BSP_LED_On>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_SET);
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	4a06      	ldr	r2, [pc, #24]	; (8001ccc <BSP_LED_On+0x28>)
 8001cb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cb6:	2120      	movs	r1, #32
 8001cb8:	2201      	movs	r2, #1
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f001 f8ae 	bl	8002e1c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000004 	.word	0x20000004

08001cd0 <BSP_LED_Off>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_RESET);
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	4a06      	ldr	r2, [pc, #24]	; (8001cf8 <BSP_LED_Off+0x28>)
 8001cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ce2:	2120      	movs	r1, #32
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f001 f898 	bl	8002e1c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000004 	.word	0x20000004

08001cfc <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b088      	sub	sp, #32
 8001d00:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d02:	4b1c      	ldr	r3, [pc, #112]	; (8001d74 <LED_USER_GPIO_Init+0x78>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d06:	4a1b      	ldr	r2, [pc, #108]	; (8001d74 <LED_USER_GPIO_Init+0x78>)
 8001d08:	f043 0301 	orr.w	r3, r3, #1
 8001d0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d0e:	4b19      	ldr	r3, [pc, #100]	; (8001d74 <LED_USER_GPIO_Init+0x78>)
 8001d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	60bb      	str	r3, [r7, #8]
 8001d18:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1a:	f107 030c 	add.w	r3, r7, #12
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]
 8001d26:	60da      	str	r2, [r3, #12]
 8001d28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2a:	4b12      	ldr	r3, [pc, #72]	; (8001d74 <LED_USER_GPIO_Init+0x78>)
 8001d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d2e:	4a11      	ldr	r2, [pc, #68]	; (8001d74 <LED_USER_GPIO_Init+0x78>)
 8001d30:	f043 0301 	orr.w	r3, r3, #1
 8001d34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d36:	4b0f      	ldr	r3, [pc, #60]	; (8001d74 <LED_USER_GPIO_Init+0x78>)
 8001d38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	607b      	str	r3, [r7, #4]
 8001d40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8001d42:	2200      	movs	r2, #0
 8001d44:	2120      	movs	r1, #32
 8001d46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d4a:	f001 f867 	bl	8002e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8001d4e:	2320      	movs	r3, #32
 8001d50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d52:	2301      	movs	r3, #1
 8001d54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8001d5e:	f107 030c 	add.w	r3, r7, #12
 8001d62:	4619      	mov	r1, r3
 8001d64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d68:	f000 fda2 	bl	80028b0 <HAL_GPIO_Init>

}
 8001d6c:	bf00      	nop
 8001d6e:	3720      	adds	r7, #32
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	40021000 	.word	0x40021000

08001d78 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	460a      	mov	r2, r1
 8001d82:	71fb      	strb	r3, [r7, #7]
 8001d84:	4613      	mov	r3, r2
 8001d86:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	4a1f      	ldr	r2, [pc, #124]	; (8001e0c <BSP_PB_Init+0x94>)
 8001d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d94:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8001d96:	79bb      	ldrb	r3, [r7, #6]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d132      	bne.n	8001e02 <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8001d9c:	79fb      	ldrb	r3, [r7, #7]
 8001d9e:	00db      	lsls	r3, r3, #3
 8001da0:	4a1b      	ldr	r2, [pc, #108]	; (8001e10 <BSP_PB_Init+0x98>)
 8001da2:	441a      	add	r2, r3
 8001da4:	79fb      	ldrb	r3, [r7, #7]
 8001da6:	491b      	ldr	r1, [pc, #108]	; (8001e14 <BSP_PB_Init+0x9c>)
 8001da8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001dac:	4619      	mov	r1, r3
 8001dae:	4610      	mov	r0, r2
 8001db0:	f000 fd39 	bl	8002826 <HAL_EXTI_GetHandle>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d003      	beq.n	8001dc2 <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001dba:	f06f 0303 	mvn.w	r3, #3
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	e01f      	b.n	8001e02 <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
 8001dc4:	00db      	lsls	r3, r3, #3
 8001dc6:	4a12      	ldr	r2, [pc, #72]	; (8001e10 <BSP_PB_Init+0x98>)
 8001dc8:	1898      	adds	r0, r3, r2
 8001dca:	79fb      	ldrb	r3, [r7, #7]
 8001dcc:	4a12      	ldr	r2, [pc, #72]	; (8001e18 <BSP_PB_Init+0xa0>)
 8001dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	f000 fd0c 	bl	80027f2 <HAL_EXTI_RegisterCallback>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d003      	beq.n	8001de8 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001de0:	f06f 0303 	mvn.w	r3, #3
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	e00c      	b.n	8001e02 <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001de8:	2028      	movs	r0, #40	; 0x28
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	4a0b      	ldr	r2, [pc, #44]	; (8001e1c <BSP_PB_Init+0xa4>)
 8001dee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001df2:	2200      	movs	r2, #0
 8001df4:	4619      	mov	r1, r3
 8001df6:	f000 fcb8 	bl	800276a <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001dfa:	2328      	movs	r3, #40	; 0x28
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f000 fcd0 	bl	80027a2 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8001e02:	68fb      	ldr	r3, [r7, #12]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3710      	adds	r7, #16
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	08009da8 	.word	0x08009da8
 8001e10:	2000000c 	.word	0x2000000c
 8001e14:	08009dac 	.word	0x08009dac
 8001e18:	08009db0 	.word	0x08009db0
 8001e1c:	08009db4 	.word	0x08009db4

08001e20 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	4603      	mov	r3, r0
 8001e28:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8001e2a:	79fb      	ldrb	r3, [r7, #7]
 8001e2c:	4a09      	ldr	r2, [pc, #36]	; (8001e54 <BSP_PB_GetState+0x34>)
 8001e2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e36:	4611      	mov	r1, r2
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f000 ffd7 	bl	8002dec <HAL_GPIO_ReadPin>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	bf0c      	ite	eq
 8001e44:	2301      	moveq	r3, #1
 8001e46:	2300      	movne	r3, #0
 8001e48:	b2db      	uxtb	r3, r3
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000008 	.word	0x20000008

08001e58 <BSP_PB_Callback>:
 * @brief  BSP Push Button callback
 * @param  Button Specifies the pin connected EXTI line
 * @retval None.
 */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4603      	mov	r3, r0
 8001e60:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001e62:	bf00      	nop
 8001e64:	370c      	adds	r7, #12
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr

08001e6e <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001e72:	2000      	movs	r0, #0
 8001e74:	f7ff fff0 	bl	8001e58 <BSP_PB_Callback>
}
 8001e78:	bf00      	nop
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b088      	sub	sp, #32
 8001e80:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e82:	4b19      	ldr	r3, [pc, #100]	; (8001ee8 <BUTTON_USER_GPIO_Init+0x6c>)
 8001e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e86:	4a18      	ldr	r2, [pc, #96]	; (8001ee8 <BUTTON_USER_GPIO_Init+0x6c>)
 8001e88:	f043 0304 	orr.w	r3, r3, #4
 8001e8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e8e:	4b16      	ldr	r3, [pc, #88]	; (8001ee8 <BUTTON_USER_GPIO_Init+0x6c>)
 8001e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e92:	f003 0304 	and.w	r3, r3, #4
 8001e96:	60bb      	str	r3, [r7, #8]
 8001e98:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9a:	f107 030c 	add.w	r3, r7, #12
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	605a      	str	r2, [r3, #4]
 8001ea4:	609a      	str	r2, [r3, #8]
 8001ea6:	60da      	str	r2, [r3, #12]
 8001ea8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eaa:	4b0f      	ldr	r3, [pc, #60]	; (8001ee8 <BUTTON_USER_GPIO_Init+0x6c>)
 8001eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eae:	4a0e      	ldr	r2, [pc, #56]	; (8001ee8 <BUTTON_USER_GPIO_Init+0x6c>)
 8001eb0:	f043 0304 	orr.w	r3, r3, #4
 8001eb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001eb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ee8 <BUTTON_USER_GPIO_Init+0x6c>)
 8001eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eba:	f003 0304 	and.w	r3, r3, #4
 8001ebe:	607b      	str	r3, [r7, #4]
 8001ec0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8001ec2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ec6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ec8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001ecc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8001ed2:	f107 030c 	add.w	r3, r7, #12
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	4804      	ldr	r0, [pc, #16]	; (8001eec <BUTTON_USER_GPIO_Init+0x70>)
 8001eda:	f000 fce9 	bl	80028b0 <HAL_GPIO_Init>

}
 8001ede:	bf00      	nop
 8001ee0:	3720      	adds	r7, #32
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	48000800 	.word	0x48000800

08001ef0 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d903      	bls.n	8001f0c <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001f04:	f06f 0301 	mvn.w	r3, #1
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	e025      	b.n	8001f58 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8001f0c:	79fb      	ldrb	r3, [r7, #7]
 8001f0e:	79fa      	ldrb	r2, [r7, #7]
 8001f10:	4914      	ldr	r1, [pc, #80]	; (8001f64 <BSP_COM_Init+0x74>)
 8001f12:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001f16:	4814      	ldr	r0, [pc, #80]	; (8001f68 <BSP_COM_Init+0x78>)
 8001f18:	4613      	mov	r3, r2
 8001f1a:	015b      	lsls	r3, r3, #5
 8001f1c:	4413      	add	r3, r2
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	4403      	add	r3, r0
 8001f22:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART2_MspInit(&hcom_uart[COM]);
 8001f24:	79fa      	ldrb	r2, [r7, #7]
 8001f26:	4613      	mov	r3, r2
 8001f28:	015b      	lsls	r3, r3, #5
 8001f2a:	4413      	add	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4a0e      	ldr	r2, [pc, #56]	; (8001f68 <BSP_COM_Init+0x78>)
 8001f30:	4413      	add	r3, r2
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 f86a 	bl	800200c <USART2_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 8001f38:	79fa      	ldrb	r2, [r7, #7]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	015b      	lsls	r3, r3, #5
 8001f3e:	4413      	add	r3, r2
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	4a09      	ldr	r2, [pc, #36]	; (8001f68 <BSP_COM_Init+0x78>)
 8001f44:	4413      	add	r3, r2
 8001f46:	4618      	mov	r0, r3
 8001f48:	f000 f810 	bl	8001f6c <MX_USART2_UART_Init>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d002      	beq.n	8001f58 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001f52:	f06f 0303 	mvn.w	r3, #3
 8001f56:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001f58:	68fb      	ldr	r3, [r7, #12]
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3710      	adds	r7, #16
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	20000014 	.word	0x20000014
 8001f68:	2000023c 	.word	0x2000023c

08001f6c <MX_USART2_UART_Init>:
 */

/* USART2 init function */

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001f74:	2300      	movs	r3, #0
 8001f76:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART2;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4a15      	ldr	r2, [pc, #84]	; (8001fd0 <MX_USART2_UART_Init+0x64>)
 8001f7c:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f84:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	220c      	movs	r2, #12
 8001f9c:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f002 fe88 	bl	8004ccc <HAL_UART_Init>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_USART2_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3710      	adds	r7, #16
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40004400 	.word	0x40004400

08001fd4 <__io_putchar>:
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
  return ch;
}
#else /* For GCC Toolchains */
int __io_putchar (int ch)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 8001fdc:	4b09      	ldr	r3, [pc, #36]	; (8002004 <__io_putchar+0x30>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	015b      	lsls	r3, r3, #5
 8001fe6:	4413      	add	r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	4a07      	ldr	r2, [pc, #28]	; (8002008 <__io_putchar+0x34>)
 8001fec:	1898      	adds	r0, r3, r2
 8001fee:	1d39      	adds	r1, r7, #4
 8001ff0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f002 fec1 	bl	8004d7c <HAL_UART_Transmit>
  return ch;
 8001ffa:	687b      	ldr	r3, [r7, #4]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	200002c0 	.word	0x200002c0
 8002008:	2000023c 	.word	0x2000023c

0800200c <USART2_MspInit>:
 * @param  huart USART2 handle
 * @retval None
 */

static void USART2_MspInit(UART_HandleTypeDef* uartHandle)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b0ac      	sub	sp, #176	; 0xb0
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	2288      	movs	r2, #136	; 0x88
 800201a:	2100      	movs	r1, #0
 800201c:	4618      	mov	r0, r3
 800201e:	f006 fdf1 	bl	8008c04 <memset>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002022:	2302      	movs	r3, #2
 8002024:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002026:	2300      	movs	r3, #0
 8002028:	653b      	str	r3, [r7, #80]	; 0x50
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800202a:	f107 0314 	add.w	r3, r7, #20
 800202e:	4618      	mov	r0, r3
 8002030:	f001 fd5e 	bl	8003af0 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002034:	4b23      	ldr	r3, [pc, #140]	; (80020c4 <USART2_MspInit+0xb8>)
 8002036:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002038:	4a22      	ldr	r2, [pc, #136]	; (80020c4 <USART2_MspInit+0xb8>)
 800203a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800203e:	6593      	str	r3, [r2, #88]	; 0x58
 8002040:	4b20      	ldr	r3, [pc, #128]	; (80020c4 <USART2_MspInit+0xb8>)
 8002042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002044:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002048:	613b      	str	r3, [r7, #16]
 800204a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800204c:	4b1d      	ldr	r3, [pc, #116]	; (80020c4 <USART2_MspInit+0xb8>)
 800204e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002050:	4a1c      	ldr	r2, [pc, #112]	; (80020c4 <USART2_MspInit+0xb8>)
 8002052:	f043 0301 	orr.w	r3, r3, #1
 8002056:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002058:	4b1a      	ldr	r3, [pc, #104]	; (80020c4 <USART2_MspInit+0xb8>)
 800205a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800205c:	f003 0301 	and.w	r3, r3, #1
 8002060:	60fb      	str	r3, [r7, #12]
 8002062:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BUS_USART2_TX_GPIO_PIN;
 8002064:	2304      	movs	r3, #4
 8002066:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206a:	2302      	movs	r3, #2
 800206c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002070:	2300      	movs	r3, #0
 8002072:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002076:	2303      	movs	r3, #3
 8002078:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_TX_GPIO_AF;
 800207c:	2307      	movs	r3, #7
 800207e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(BUS_USART2_TX_GPIO_PORT, &GPIO_InitStruct);
 8002082:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002086:	4619      	mov	r1, r3
 8002088:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800208c:	f000 fc10 	bl	80028b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART2_RX_GPIO_PIN;
 8002090:	2308      	movs	r3, #8
 8002092:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002096:	2302      	movs	r3, #2
 8002098:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209c:	2300      	movs	r3, #0
 800209e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a2:	2303      	movs	r3, #3
 80020a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_RX_GPIO_AF;
 80020a8:	2307      	movs	r3, #7
 80020aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(BUS_USART2_RX_GPIO_PORT, &GPIO_InitStruct);
 80020ae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80020b2:	4619      	mov	r1, r3
 80020b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020b8:	f000 fbfa 	bl	80028b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
}
 80020bc:	bf00      	nop
 80020be:	37b0      	adds	r7, #176	; 0xb0
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	40021000 	.word	0x40021000

080020c8 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80020ce:	2300      	movs	r3, #0
 80020d0:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 80020d2:	4b12      	ldr	r3, [pc, #72]	; (800211c <BSP_SPI1_Init+0x54>)
 80020d4:	4a12      	ldr	r2, [pc, #72]	; (8002120 <BSP_SPI1_Init+0x58>)
 80020d6:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 80020d8:	4b12      	ldr	r3, [pc, #72]	; (8002124 <BSP_SPI1_Init+0x5c>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	1c5a      	adds	r2, r3, #1
 80020de:	4911      	ldr	r1, [pc, #68]	; (8002124 <BSP_SPI1_Init+0x5c>)
 80020e0:	600a      	str	r2, [r1, #0]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d114      	bne.n	8002110 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80020e6:	480d      	ldr	r0, [pc, #52]	; (800211c <BSP_SPI1_Init+0x54>)
 80020e8:	f002 fc7e 	bl	80049e8 <HAL_SPI_GetState>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d10e      	bne.n	8002110 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 80020f2:	480a      	ldr	r0, [pc, #40]	; (800211c <BSP_SPI1_Init+0x54>)
 80020f4:	f000 f882 	bl	80021fc <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d108      	bne.n	8002110 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 80020fe:	4807      	ldr	r0, [pc, #28]	; (800211c <BSP_SPI1_Init+0x54>)
 8002100:	f000 f83a 	bl	8002178 <MX_SPI1_Init>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d002      	beq.n	8002110 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 800210a:	f06f 0307 	mvn.w	r3, #7
 800210e:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8002110:	687b      	ldr	r3, [r7, #4]
}
 8002112:	4618      	mov	r0, r3
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	200002c4 	.word	0x200002c4
 8002120:	40013000 	.word	0x40013000
 8002124:	20000328 	.word	0x20000328

08002128 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b088      	sub	sp, #32
 800212c:	af02      	add	r7, sp, #8
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	4613      	mov	r3, r2
 8002134:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002136:	2300      	movs	r3, #0
 8002138:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 800213a:	88fb      	ldrh	r3, [r7, #6]
 800213c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002140:	9200      	str	r2, [sp, #0]
 8002142:	68ba      	ldr	r2, [r7, #8]
 8002144:	68f9      	ldr	r1, [r7, #12]
 8002146:	4807      	ldr	r0, [pc, #28]	; (8002164 <BSP_SPI1_SendRecv+0x3c>)
 8002148:	f002 fa3b 	bl	80045c2 <HAL_SPI_TransmitReceive>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d002      	beq.n	8002158 <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8002152:	f06f 0305 	mvn.w	r3, #5
 8002156:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8002158:	697b      	ldr	r3, [r7, #20]
}
 800215a:	4618      	mov	r0, r3
 800215c:	3718      	adds	r7, #24
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	200002c4 	.word	0x200002c4

08002168 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800216c:	f000 f9ce 	bl	800250c <HAL_GetTick>
 8002170:	4603      	mov	r3, r0
}
 8002172:	4618      	mov	r0, r3
 8002174:	bd80      	pop	{r7, pc}
	...

08002178 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002180:	2300      	movs	r3, #0
 8002182:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4a1c      	ldr	r2, [pc, #112]	; (80021f8 <MX_SPI1_Init+0x80>)
 8002188:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002190:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800219e:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2201      	movs	r2, #1
 80021aa:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021b2:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2228      	movs	r2, #40	; 0x28
 80021b8:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 7;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2207      	movs	r2, #7
 80021d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f002 f942 	bl	8004468 <HAL_SPI_Init>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80021ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3710      	adds	r7, #16
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40013000 	.word	0x40013000

080021fc <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b08a      	sub	sp, #40	; 0x28
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002204:	4b2c      	ldr	r3, [pc, #176]	; (80022b8 <SPI1_MspInit+0xbc>)
 8002206:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002208:	4a2b      	ldr	r2, [pc, #172]	; (80022b8 <SPI1_MspInit+0xbc>)
 800220a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800220e:	6613      	str	r3, [r2, #96]	; 0x60
 8002210:	4b29      	ldr	r3, [pc, #164]	; (80022b8 <SPI1_MspInit+0xbc>)
 8002212:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002214:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002218:	613b      	str	r3, [r7, #16]
 800221a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800221c:	4b26      	ldr	r3, [pc, #152]	; (80022b8 <SPI1_MspInit+0xbc>)
 800221e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002220:	4a25      	ldr	r2, [pc, #148]	; (80022b8 <SPI1_MspInit+0xbc>)
 8002222:	f043 0301 	orr.w	r3, r3, #1
 8002226:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002228:	4b23      	ldr	r3, [pc, #140]	; (80022b8 <SPI1_MspInit+0xbc>)
 800222a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800222c:	f003 0301 	and.w	r3, r3, #1
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002234:	4b20      	ldr	r3, [pc, #128]	; (80022b8 <SPI1_MspInit+0xbc>)
 8002236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002238:	4a1f      	ldr	r2, [pc, #124]	; (80022b8 <SPI1_MspInit+0xbc>)
 800223a:	f043 0302 	orr.w	r3, r3, #2
 800223e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002240:	4b1d      	ldr	r3, [pc, #116]	; (80022b8 <SPI1_MspInit+0xbc>)
 8002242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002244:	f003 0302 	and.w	r3, r3, #2
 8002248:	60bb      	str	r3, [r7, #8]
 800224a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 800224c:	2340      	movs	r3, #64	; 0x40
 800224e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002250:	2302      	movs	r3, #2
 8002252:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002254:	2300      	movs	r3, #0
 8002256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002258:	2303      	movs	r3, #3
 800225a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 800225c:	2305      	movs	r3, #5
 800225e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	4619      	mov	r1, r3
 8002266:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800226a:	f000 fb21 	bl	80028b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 800226e:	2380      	movs	r3, #128	; 0x80
 8002270:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002272:	2302      	movs	r3, #2
 8002274:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800227a:	2303      	movs	r3, #3
 800227c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 800227e:	2305      	movs	r3, #5
 8002280:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002282:	f107 0314 	add.w	r3, r7, #20
 8002286:	4619      	mov	r1, r3
 8002288:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800228c:	f000 fb10 	bl	80028b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8002290:	2308      	movs	r3, #8
 8002292:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002294:	2302      	movs	r3, #2
 8002296:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002298:	2300      	movs	r3, #0
 800229a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800229c:	2303      	movs	r3, #3
 800229e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 80022a0:	2305      	movs	r3, #5
 80022a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 80022a4:	f107 0314 	add.w	r3, r7, #20
 80022a8:	4619      	mov	r1, r3
 80022aa:	4804      	ldr	r0, [pc, #16]	; (80022bc <SPI1_MspInit+0xc0>)
 80022ac:	f000 fb00 	bl	80028b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 80022b0:	bf00      	nop
 80022b2:	3728      	adds	r7, #40	; 0x28
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	40021000 	.word	0x40021000
 80022bc:	48000400 	.word	0x48000400

080022c0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]
 80022d0:	e00a      	b.n	80022e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80022d2:	f3af 8000 	nop.w
 80022d6:	4601      	mov	r1, r0
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	1c5a      	adds	r2, r3, #1
 80022dc:	60ba      	str	r2, [r7, #8]
 80022de:	b2ca      	uxtb	r2, r1
 80022e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	3301      	adds	r3, #1
 80022e6:	617b      	str	r3, [r7, #20]
 80022e8:	697a      	ldr	r2, [r7, #20]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	dbf0      	blt.n	80022d2 <_read+0x12>
	}

return len;
 80022f0:	687b      	ldr	r3, [r7, #4]
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3718      	adds	r7, #24
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b086      	sub	sp, #24
 80022fe:	af00      	add	r7, sp, #0
 8002300:	60f8      	str	r0, [r7, #12]
 8002302:	60b9      	str	r1, [r7, #8]
 8002304:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]
 800230a:	e009      	b.n	8002320 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	1c5a      	adds	r2, r3, #1
 8002310:	60ba      	str	r2, [r7, #8]
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	4618      	mov	r0, r3
 8002316:	f7ff fe5d 	bl	8001fd4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	3301      	adds	r3, #1
 800231e:	617b      	str	r3, [r7, #20]
 8002320:	697a      	ldr	r2, [r7, #20]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	429a      	cmp	r2, r3
 8002326:	dbf1      	blt.n	800230c <_write+0x12>
	}
	return len;
 8002328:	687b      	ldr	r3, [r7, #4]
}
 800232a:	4618      	mov	r0, r3
 800232c:	3718      	adds	r7, #24
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <_close>:

int _close(int file)
{
 8002332:	b480      	push	{r7}
 8002334:	b083      	sub	sp, #12
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]
	return -1;
 800233a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800233e:	4618      	mov	r0, r3
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr

0800234a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800234a:	b480      	push	{r7}
 800234c:	b083      	sub	sp, #12
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
 8002352:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800235a:	605a      	str	r2, [r3, #4]
	return 0;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr

0800236a <_isatty>:

int _isatty(int file)
{
 800236a:	b480      	push	{r7}
 800236c:	b083      	sub	sp, #12
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
	return 1;
 8002372:	2301      	movs	r3, #1
}
 8002374:	4618      	mov	r0, r3
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	607a      	str	r2, [r7, #4]
	return 0;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3714      	adds	r7, #20
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
	...

0800239c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023a4:	4a14      	ldr	r2, [pc, #80]	; (80023f8 <_sbrk+0x5c>)
 80023a6:	4b15      	ldr	r3, [pc, #84]	; (80023fc <_sbrk+0x60>)
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023b0:	4b13      	ldr	r3, [pc, #76]	; (8002400 <_sbrk+0x64>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d102      	bne.n	80023be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023b8:	4b11      	ldr	r3, [pc, #68]	; (8002400 <_sbrk+0x64>)
 80023ba:	4a12      	ldr	r2, [pc, #72]	; (8002404 <_sbrk+0x68>)
 80023bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023be:	4b10      	ldr	r3, [pc, #64]	; (8002400 <_sbrk+0x64>)
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4413      	add	r3, r2
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d207      	bcs.n	80023dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023cc:	f006 fc68 	bl	8008ca0 <__errno>
 80023d0:	4603      	mov	r3, r0
 80023d2:	220c      	movs	r2, #12
 80023d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023d6:	f04f 33ff 	mov.w	r3, #4294967295
 80023da:	e009      	b.n	80023f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023dc:	4b08      	ldr	r3, [pc, #32]	; (8002400 <_sbrk+0x64>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023e2:	4b07      	ldr	r3, [pc, #28]	; (8002400 <_sbrk+0x64>)
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4413      	add	r3, r2
 80023ea:	4a05      	ldr	r2, [pc, #20]	; (8002400 <_sbrk+0x64>)
 80023ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ee:	68fb      	ldr	r3, [r7, #12]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3718      	adds	r7, #24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	20018000 	.word	0x20018000
 80023fc:	00000400 	.word	0x00000400
 8002400:	2000032c 	.word	0x2000032c
 8002404:	20000a28 	.word	0x20000a28

08002408 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800240c:	4b06      	ldr	r3, [pc, #24]	; (8002428 <SystemInit+0x20>)
 800240e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002412:	4a05      	ldr	r2, [pc, #20]	; (8002428 <SystemInit+0x20>)
 8002414:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002418:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800241c:	bf00      	nop
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	e000ed00 	.word	0xe000ed00

0800242c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002432:	2300      	movs	r3, #0
 8002434:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002436:	4b0c      	ldr	r3, [pc, #48]	; (8002468 <HAL_Init+0x3c>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a0b      	ldr	r2, [pc, #44]	; (8002468 <HAL_Init+0x3c>)
 800243c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002440:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002442:	2003      	movs	r0, #3
 8002444:	f000 f986 	bl	8002754 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002448:	2000      	movs	r0, #0
 800244a:	f000 f80f 	bl	800246c <HAL_InitTick>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d002      	beq.n	800245a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	71fb      	strb	r3, [r7, #7]
 8002458:	e001      	b.n	800245e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800245a:	f7ff fbaf 	bl	8001bbc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800245e:	79fb      	ldrb	r3, [r7, #7]
}
 8002460:	4618      	mov	r0, r3
 8002462:	3708      	adds	r7, #8
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	40022000 	.word	0x40022000

0800246c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002474:	2300      	movs	r3, #0
 8002476:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002478:	4b17      	ldr	r3, [pc, #92]	; (80024d8 <HAL_InitTick+0x6c>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d023      	beq.n	80024c8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002480:	4b16      	ldr	r3, [pc, #88]	; (80024dc <HAL_InitTick+0x70>)
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	4b14      	ldr	r3, [pc, #80]	; (80024d8 <HAL_InitTick+0x6c>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	4619      	mov	r1, r3
 800248a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800248e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002492:	fbb2 f3f3 	udiv	r3, r2, r3
 8002496:	4618      	mov	r0, r3
 8002498:	f000 f99f 	bl	80027da <HAL_SYSTICK_Config>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10f      	bne.n	80024c2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2b0f      	cmp	r3, #15
 80024a6:	d809      	bhi.n	80024bc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024a8:	2200      	movs	r2, #0
 80024aa:	6879      	ldr	r1, [r7, #4]
 80024ac:	f04f 30ff 	mov.w	r0, #4294967295
 80024b0:	f000 f95b 	bl	800276a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024b4:	4a0a      	ldr	r2, [pc, #40]	; (80024e0 <HAL_InitTick+0x74>)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6013      	str	r3, [r2, #0]
 80024ba:	e007      	b.n	80024cc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	73fb      	strb	r3, [r7, #15]
 80024c0:	e004      	b.n	80024cc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	73fb      	strb	r3, [r7, #15]
 80024c6:	e001      	b.n	80024cc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80024cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20000020 	.word	0x20000020
 80024dc:	20000018 	.word	0x20000018
 80024e0:	2000001c 	.word	0x2000001c

080024e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024e8:	4b06      	ldr	r3, [pc, #24]	; (8002504 <HAL_IncTick+0x20>)
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	461a      	mov	r2, r3
 80024ee:	4b06      	ldr	r3, [pc, #24]	; (8002508 <HAL_IncTick+0x24>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4413      	add	r3, r2
 80024f4:	4a04      	ldr	r2, [pc, #16]	; (8002508 <HAL_IncTick+0x24>)
 80024f6:	6013      	str	r3, [r2, #0]
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	20000020 	.word	0x20000020
 8002508:	20000330 	.word	0x20000330

0800250c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  return uwTick;
 8002510:	4b03      	ldr	r3, [pc, #12]	; (8002520 <HAL_GetTick+0x14>)
 8002512:	681b      	ldr	r3, [r3, #0]
}
 8002514:	4618      	mov	r0, r3
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	20000330 	.word	0x20000330

08002524 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800252c:	f7ff ffee 	bl	800250c <HAL_GetTick>
 8002530:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800253c:	d005      	beq.n	800254a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800253e:	4b0a      	ldr	r3, [pc, #40]	; (8002568 <HAL_Delay+0x44>)
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	461a      	mov	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4413      	add	r3, r2
 8002548:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800254a:	bf00      	nop
 800254c:	f7ff ffde 	bl	800250c <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	68fa      	ldr	r2, [r7, #12]
 8002558:	429a      	cmp	r2, r3
 800255a:	d8f7      	bhi.n	800254c <HAL_Delay+0x28>
  {
  }
}
 800255c:	bf00      	nop
 800255e:	bf00      	nop
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	20000020 	.word	0x20000020

0800256c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f003 0307 	and.w	r3, r3, #7
 800257a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800257c:	4b0c      	ldr	r3, [pc, #48]	; (80025b0 <__NVIC_SetPriorityGrouping+0x44>)
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002582:	68ba      	ldr	r2, [r7, #8]
 8002584:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002588:	4013      	ands	r3, r2
 800258a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002594:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002598:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800259c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800259e:	4a04      	ldr	r2, [pc, #16]	; (80025b0 <__NVIC_SetPriorityGrouping+0x44>)
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	60d3      	str	r3, [r2, #12]
}
 80025a4:	bf00      	nop
 80025a6:	3714      	adds	r7, #20
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	e000ed00 	.word	0xe000ed00

080025b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025b8:	4b04      	ldr	r3, [pc, #16]	; (80025cc <__NVIC_GetPriorityGrouping+0x18>)
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	0a1b      	lsrs	r3, r3, #8
 80025be:	f003 0307 	and.w	r3, r3, #7
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	db0b      	blt.n	80025fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025e2:	79fb      	ldrb	r3, [r7, #7]
 80025e4:	f003 021f 	and.w	r2, r3, #31
 80025e8:	4907      	ldr	r1, [pc, #28]	; (8002608 <__NVIC_EnableIRQ+0x38>)
 80025ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ee:	095b      	lsrs	r3, r3, #5
 80025f0:	2001      	movs	r0, #1
 80025f2:	fa00 f202 	lsl.w	r2, r0, r2
 80025f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025fa:	bf00      	nop
 80025fc:	370c      	adds	r7, #12
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	e000e100 	.word	0xe000e100

0800260c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	4603      	mov	r3, r0
 8002614:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261a:	2b00      	cmp	r3, #0
 800261c:	db12      	blt.n	8002644 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	f003 021f 	and.w	r2, r3, #31
 8002624:	490a      	ldr	r1, [pc, #40]	; (8002650 <__NVIC_DisableIRQ+0x44>)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	095b      	lsrs	r3, r3, #5
 800262c:	2001      	movs	r0, #1
 800262e:	fa00 f202 	lsl.w	r2, r0, r2
 8002632:	3320      	adds	r3, #32
 8002634:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002638:	f3bf 8f4f 	dsb	sy
}
 800263c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800263e:	f3bf 8f6f 	isb	sy
}
 8002642:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	e000e100 	.word	0xe000e100

08002654 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	6039      	str	r1, [r7, #0]
 800265e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002664:	2b00      	cmp	r3, #0
 8002666:	db0a      	blt.n	800267e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	b2da      	uxtb	r2, r3
 800266c:	490c      	ldr	r1, [pc, #48]	; (80026a0 <__NVIC_SetPriority+0x4c>)
 800266e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002672:	0112      	lsls	r2, r2, #4
 8002674:	b2d2      	uxtb	r2, r2
 8002676:	440b      	add	r3, r1
 8002678:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800267c:	e00a      	b.n	8002694 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	b2da      	uxtb	r2, r3
 8002682:	4908      	ldr	r1, [pc, #32]	; (80026a4 <__NVIC_SetPriority+0x50>)
 8002684:	79fb      	ldrb	r3, [r7, #7]
 8002686:	f003 030f 	and.w	r3, r3, #15
 800268a:	3b04      	subs	r3, #4
 800268c:	0112      	lsls	r2, r2, #4
 800268e:	b2d2      	uxtb	r2, r2
 8002690:	440b      	add	r3, r1
 8002692:	761a      	strb	r2, [r3, #24]
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr
 80026a0:	e000e100 	.word	0xe000e100
 80026a4:	e000ed00 	.word	0xe000ed00

080026a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b089      	sub	sp, #36	; 0x24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f003 0307 	and.w	r3, r3, #7
 80026ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	f1c3 0307 	rsb	r3, r3, #7
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	bf28      	it	cs
 80026c6:	2304      	movcs	r3, #4
 80026c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	3304      	adds	r3, #4
 80026ce:	2b06      	cmp	r3, #6
 80026d0:	d902      	bls.n	80026d8 <NVIC_EncodePriority+0x30>
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	3b03      	subs	r3, #3
 80026d6:	e000      	b.n	80026da <NVIC_EncodePriority+0x32>
 80026d8:	2300      	movs	r3, #0
 80026da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026dc:	f04f 32ff 	mov.w	r2, #4294967295
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43da      	mvns	r2, r3
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	401a      	ands	r2, r3
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026f0:	f04f 31ff 	mov.w	r1, #4294967295
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	fa01 f303 	lsl.w	r3, r1, r3
 80026fa:	43d9      	mvns	r1, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002700:	4313      	orrs	r3, r2
         );
}
 8002702:	4618      	mov	r0, r3
 8002704:	3724      	adds	r7, #36	; 0x24
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
	...

08002710 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	3b01      	subs	r3, #1
 800271c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002720:	d301      	bcc.n	8002726 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002722:	2301      	movs	r3, #1
 8002724:	e00f      	b.n	8002746 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002726:	4a0a      	ldr	r2, [pc, #40]	; (8002750 <SysTick_Config+0x40>)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	3b01      	subs	r3, #1
 800272c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800272e:	210f      	movs	r1, #15
 8002730:	f04f 30ff 	mov.w	r0, #4294967295
 8002734:	f7ff ff8e 	bl	8002654 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002738:	4b05      	ldr	r3, [pc, #20]	; (8002750 <SysTick_Config+0x40>)
 800273a:	2200      	movs	r2, #0
 800273c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800273e:	4b04      	ldr	r3, [pc, #16]	; (8002750 <SysTick_Config+0x40>)
 8002740:	2207      	movs	r2, #7
 8002742:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	e000e010 	.word	0xe000e010

08002754 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f7ff ff05 	bl	800256c <__NVIC_SetPriorityGrouping>
}
 8002762:	bf00      	nop
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}

0800276a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800276a:	b580      	push	{r7, lr}
 800276c:	b086      	sub	sp, #24
 800276e:	af00      	add	r7, sp, #0
 8002770:	4603      	mov	r3, r0
 8002772:	60b9      	str	r1, [r7, #8]
 8002774:	607a      	str	r2, [r7, #4]
 8002776:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002778:	2300      	movs	r3, #0
 800277a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800277c:	f7ff ff1a 	bl	80025b4 <__NVIC_GetPriorityGrouping>
 8002780:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	68b9      	ldr	r1, [r7, #8]
 8002786:	6978      	ldr	r0, [r7, #20]
 8002788:	f7ff ff8e 	bl	80026a8 <NVIC_EncodePriority>
 800278c:	4602      	mov	r2, r0
 800278e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002792:	4611      	mov	r1, r2
 8002794:	4618      	mov	r0, r3
 8002796:	f7ff ff5d 	bl	8002654 <__NVIC_SetPriority>
}
 800279a:	bf00      	nop
 800279c:	3718      	adds	r7, #24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b082      	sub	sp, #8
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	4603      	mov	r3, r0
 80027aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7ff ff0d 	bl	80025d0 <__NVIC_EnableIRQ>
}
 80027b6:	bf00      	nop
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b082      	sub	sp, #8
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	4603      	mov	r3, r0
 80027c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80027c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff ff1d 	bl	800260c <__NVIC_DisableIRQ>
}
 80027d2:	bf00      	nop
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b082      	sub	sp, #8
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f7ff ff94 	bl	8002710 <SysTick_Config>
 80027e8:	4603      	mov	r3, r0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80027f2:	b480      	push	{r7}
 80027f4:	b087      	sub	sp, #28
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	60f8      	str	r0, [r7, #12]
 80027fa:	460b      	mov	r3, r1
 80027fc:	607a      	str	r2, [r7, #4]
 80027fe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8002800:	2300      	movs	r3, #0
 8002802:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8002804:	7afb      	ldrb	r3, [r7, #11]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d103      	bne.n	8002812 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	605a      	str	r2, [r3, #4]
      break;
 8002810:	e002      	b.n	8002818 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	75fb      	strb	r3, [r7, #23]
      break;
 8002816:	bf00      	nop
  }

  return status;
 8002818:	7dfb      	ldrb	r3, [r7, #23]
}
 800281a:	4618      	mov	r0, r3
 800281c:	371c      	adds	r7, #28
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr

08002826 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002826:	b480      	push	{r7}
 8002828:	b083      	sub	sp, #12
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
 800282e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e003      	b.n	8002842 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	683a      	ldr	r2, [r7, #0]
 800283e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002840:	2300      	movs	r3, #0
  }
}
 8002842:	4618      	mov	r0, r3
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
	...

08002850 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	0c1b      	lsrs	r3, r3, #16
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 031f 	and.w	r3, r3, #31
 800286c:	2201      	movs	r2, #1
 800286e:	fa02 f303 	lsl.w	r3, r2, r3
 8002872:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	015a      	lsls	r2, r3, #5
 8002878:	4b0c      	ldr	r3, [pc, #48]	; (80028ac <HAL_EXTI_IRQHandler+0x5c>)
 800287a:	4413      	add	r3, r2
 800287c:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	4013      	ands	r3, r2
 8002886:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d009      	beq.n	80028a2 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	693a      	ldr	r2, [r7, #16]
 8002892:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d002      	beq.n	80028a2 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	4798      	blx	r3
    }
  }
}
 80028a2:	bf00      	nop
 80028a4:	3718      	adds	r7, #24
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40010414 	.word	0x40010414

080028b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b087      	sub	sp, #28
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028ba:	2300      	movs	r3, #0
 80028bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028be:	e17f      	b.n	8002bc0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	2101      	movs	r1, #1
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	fa01 f303 	lsl.w	r3, r1, r3
 80028cc:	4013      	ands	r3, r2
 80028ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	f000 8171 	beq.w	8002bba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f003 0303 	and.w	r3, r3, #3
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d005      	beq.n	80028f0 <HAL_GPIO_Init+0x40>
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f003 0303 	and.w	r3, r3, #3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d130      	bne.n	8002952 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	2203      	movs	r2, #3
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	43db      	mvns	r3, r3
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	4013      	ands	r3, r2
 8002906:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	68da      	ldr	r2, [r3, #12]
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	fa02 f303 	lsl.w	r3, r2, r3
 8002914:	693a      	ldr	r2, [r7, #16]
 8002916:	4313      	orrs	r3, r2
 8002918:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002926:	2201      	movs	r2, #1
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	43db      	mvns	r3, r3
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	4013      	ands	r3, r2
 8002934:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	091b      	lsrs	r3, r3, #4
 800293c:	f003 0201 	and.w	r2, r3, #1
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	4313      	orrs	r3, r2
 800294a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	693a      	ldr	r2, [r7, #16]
 8002950:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f003 0303 	and.w	r3, r3, #3
 800295a:	2b03      	cmp	r3, #3
 800295c:	d118      	bne.n	8002990 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002962:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002964:	2201      	movs	r2, #1
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	693a      	ldr	r2, [r7, #16]
 8002970:	4013      	ands	r3, r2
 8002972:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	08db      	lsrs	r3, r3, #3
 800297a:	f003 0201 	and.w	r2, r3, #1
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	4313      	orrs	r3, r2
 8002988:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	693a      	ldr	r2, [r7, #16]
 800298e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	2b03      	cmp	r3, #3
 800299a:	d017      	beq.n	80029cc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	2203      	movs	r2, #3
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	43db      	mvns	r3, r3
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	4013      	ands	r3, r2
 80029b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	689a      	ldr	r2, [r3, #8]
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	693a      	ldr	r2, [r7, #16]
 80029ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 0303 	and.w	r3, r3, #3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d123      	bne.n	8002a20 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	08da      	lsrs	r2, r3, #3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	3208      	adds	r2, #8
 80029e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	f003 0307 	and.w	r3, r3, #7
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	220f      	movs	r2, #15
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	43db      	mvns	r3, r3
 80029f6:	693a      	ldr	r2, [r7, #16]
 80029f8:	4013      	ands	r3, r2
 80029fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	691a      	ldr	r2, [r3, #16]
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0c:	693a      	ldr	r2, [r7, #16]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	08da      	lsrs	r2, r3, #3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	3208      	adds	r2, #8
 8002a1a:	6939      	ldr	r1, [r7, #16]
 8002a1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	2203      	movs	r2, #3
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	4013      	ands	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f003 0203 	and.w	r2, r3, #3
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 80ac 	beq.w	8002bba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a62:	4b5f      	ldr	r3, [pc, #380]	; (8002be0 <HAL_GPIO_Init+0x330>)
 8002a64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a66:	4a5e      	ldr	r2, [pc, #376]	; (8002be0 <HAL_GPIO_Init+0x330>)
 8002a68:	f043 0301 	orr.w	r3, r3, #1
 8002a6c:	6613      	str	r3, [r2, #96]	; 0x60
 8002a6e:	4b5c      	ldr	r3, [pc, #368]	; (8002be0 <HAL_GPIO_Init+0x330>)
 8002a70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	60bb      	str	r3, [r7, #8]
 8002a78:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a7a:	4a5a      	ldr	r2, [pc, #360]	; (8002be4 <HAL_GPIO_Init+0x334>)
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	089b      	lsrs	r3, r3, #2
 8002a80:	3302      	adds	r3, #2
 8002a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a86:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	f003 0303 	and.w	r3, r3, #3
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	220f      	movs	r2, #15
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	43db      	mvns	r3, r3
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002aa4:	d025      	beq.n	8002af2 <HAL_GPIO_Init+0x242>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a4f      	ldr	r2, [pc, #316]	; (8002be8 <HAL_GPIO_Init+0x338>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d01f      	beq.n	8002aee <HAL_GPIO_Init+0x23e>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a4e      	ldr	r2, [pc, #312]	; (8002bec <HAL_GPIO_Init+0x33c>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d019      	beq.n	8002aea <HAL_GPIO_Init+0x23a>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a4d      	ldr	r2, [pc, #308]	; (8002bf0 <HAL_GPIO_Init+0x340>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d013      	beq.n	8002ae6 <HAL_GPIO_Init+0x236>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a4c      	ldr	r2, [pc, #304]	; (8002bf4 <HAL_GPIO_Init+0x344>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d00d      	beq.n	8002ae2 <HAL_GPIO_Init+0x232>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a4b      	ldr	r2, [pc, #300]	; (8002bf8 <HAL_GPIO_Init+0x348>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d007      	beq.n	8002ade <HAL_GPIO_Init+0x22e>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a4a      	ldr	r2, [pc, #296]	; (8002bfc <HAL_GPIO_Init+0x34c>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d101      	bne.n	8002ada <HAL_GPIO_Init+0x22a>
 8002ad6:	2306      	movs	r3, #6
 8002ad8:	e00c      	b.n	8002af4 <HAL_GPIO_Init+0x244>
 8002ada:	2307      	movs	r3, #7
 8002adc:	e00a      	b.n	8002af4 <HAL_GPIO_Init+0x244>
 8002ade:	2305      	movs	r3, #5
 8002ae0:	e008      	b.n	8002af4 <HAL_GPIO_Init+0x244>
 8002ae2:	2304      	movs	r3, #4
 8002ae4:	e006      	b.n	8002af4 <HAL_GPIO_Init+0x244>
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e004      	b.n	8002af4 <HAL_GPIO_Init+0x244>
 8002aea:	2302      	movs	r3, #2
 8002aec:	e002      	b.n	8002af4 <HAL_GPIO_Init+0x244>
 8002aee:	2301      	movs	r3, #1
 8002af0:	e000      	b.n	8002af4 <HAL_GPIO_Init+0x244>
 8002af2:	2300      	movs	r3, #0
 8002af4:	697a      	ldr	r2, [r7, #20]
 8002af6:	f002 0203 	and.w	r2, r2, #3
 8002afa:	0092      	lsls	r2, r2, #2
 8002afc:	4093      	lsls	r3, r2
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b04:	4937      	ldr	r1, [pc, #220]	; (8002be4 <HAL_GPIO_Init+0x334>)
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	089b      	lsrs	r3, r3, #2
 8002b0a:	3302      	adds	r3, #2
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b12:	4b3b      	ldr	r3, [pc, #236]	; (8002c00 <HAL_GPIO_Init+0x350>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d003      	beq.n	8002b36 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002b2e:	693a      	ldr	r2, [r7, #16]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b36:	4a32      	ldr	r2, [pc, #200]	; (8002c00 <HAL_GPIO_Init+0x350>)
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b3c:	4b30      	ldr	r3, [pc, #192]	; (8002c00 <HAL_GPIO_Init+0x350>)
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	43db      	mvns	r3, r3
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d003      	beq.n	8002b60 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b60:	4a27      	ldr	r2, [pc, #156]	; (8002c00 <HAL_GPIO_Init+0x350>)
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002b66:	4b26      	ldr	r3, [pc, #152]	; (8002c00 <HAL_GPIO_Init+0x350>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	693a      	ldr	r2, [r7, #16]
 8002b72:	4013      	ands	r3, r2
 8002b74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d003      	beq.n	8002b8a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b8a:	4a1d      	ldr	r2, [pc, #116]	; (8002c00 <HAL_GPIO_Init+0x350>)
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002b90:	4b1b      	ldr	r3, [pc, #108]	; (8002c00 <HAL_GPIO_Init+0x350>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	43db      	mvns	r3, r3
 8002b9a:	693a      	ldr	r2, [r7, #16]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d003      	beq.n	8002bb4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002bb4:	4a12      	ldr	r2, [pc, #72]	; (8002c00 <HAL_GPIO_Init+0x350>)
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	f47f ae78 	bne.w	80028c0 <HAL_GPIO_Init+0x10>
  }
}
 8002bd0:	bf00      	nop
 8002bd2:	bf00      	nop
 8002bd4:	371c      	adds	r7, #28
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	40021000 	.word	0x40021000
 8002be4:	40010000 	.word	0x40010000
 8002be8:	48000400 	.word	0x48000400
 8002bec:	48000800 	.word	0x48000800
 8002bf0:	48000c00 	.word	0x48000c00
 8002bf4:	48001000 	.word	0x48001000
 8002bf8:	48001400 	.word	0x48001400
 8002bfc:	48001800 	.word	0x48001800
 8002c00:	40010400 	.word	0x40010400

08002c04 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b087      	sub	sp, #28
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002c12:	e0cd      	b.n	8002db0 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002c14:	2201      	movs	r2, #1
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	683a      	ldr	r2, [r7, #0]
 8002c1e:	4013      	ands	r3, r2
 8002c20:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f000 80c0 	beq.w	8002daa <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002c2a:	4a68      	ldr	r2, [pc, #416]	; (8002dcc <HAL_GPIO_DeInit+0x1c8>)
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	089b      	lsrs	r3, r3, #2
 8002c30:	3302      	adds	r3, #2
 8002c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c36:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	f003 0303 	and.w	r3, r3, #3
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	220f      	movs	r2, #15
 8002c42:	fa02 f303 	lsl.w	r3, r2, r3
 8002c46:	68fa      	ldr	r2, [r7, #12]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002c52:	d025      	beq.n	8002ca0 <HAL_GPIO_DeInit+0x9c>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	4a5e      	ldr	r2, [pc, #376]	; (8002dd0 <HAL_GPIO_DeInit+0x1cc>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d01f      	beq.n	8002c9c <HAL_GPIO_DeInit+0x98>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	4a5d      	ldr	r2, [pc, #372]	; (8002dd4 <HAL_GPIO_DeInit+0x1d0>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d019      	beq.n	8002c98 <HAL_GPIO_DeInit+0x94>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	4a5c      	ldr	r2, [pc, #368]	; (8002dd8 <HAL_GPIO_DeInit+0x1d4>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d013      	beq.n	8002c94 <HAL_GPIO_DeInit+0x90>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4a5b      	ldr	r2, [pc, #364]	; (8002ddc <HAL_GPIO_DeInit+0x1d8>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d00d      	beq.n	8002c90 <HAL_GPIO_DeInit+0x8c>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a5a      	ldr	r2, [pc, #360]	; (8002de0 <HAL_GPIO_DeInit+0x1dc>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d007      	beq.n	8002c8c <HAL_GPIO_DeInit+0x88>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	4a59      	ldr	r2, [pc, #356]	; (8002de4 <HAL_GPIO_DeInit+0x1e0>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d101      	bne.n	8002c88 <HAL_GPIO_DeInit+0x84>
 8002c84:	2306      	movs	r3, #6
 8002c86:	e00c      	b.n	8002ca2 <HAL_GPIO_DeInit+0x9e>
 8002c88:	2307      	movs	r3, #7
 8002c8a:	e00a      	b.n	8002ca2 <HAL_GPIO_DeInit+0x9e>
 8002c8c:	2305      	movs	r3, #5
 8002c8e:	e008      	b.n	8002ca2 <HAL_GPIO_DeInit+0x9e>
 8002c90:	2304      	movs	r3, #4
 8002c92:	e006      	b.n	8002ca2 <HAL_GPIO_DeInit+0x9e>
 8002c94:	2303      	movs	r3, #3
 8002c96:	e004      	b.n	8002ca2 <HAL_GPIO_DeInit+0x9e>
 8002c98:	2302      	movs	r3, #2
 8002c9a:	e002      	b.n	8002ca2 <HAL_GPIO_DeInit+0x9e>
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e000      	b.n	8002ca2 <HAL_GPIO_DeInit+0x9e>
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	697a      	ldr	r2, [r7, #20]
 8002ca4:	f002 0203 	and.w	r2, r2, #3
 8002ca8:	0092      	lsls	r2, r2, #2
 8002caa:	4093      	lsls	r3, r2
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d132      	bne.n	8002d18 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002cb2:	4b4d      	ldr	r3, [pc, #308]	; (8002de8 <HAL_GPIO_DeInit+0x1e4>)
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	43db      	mvns	r3, r3
 8002cba:	494b      	ldr	r1, [pc, #300]	; (8002de8 <HAL_GPIO_DeInit+0x1e4>)
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002cc0:	4b49      	ldr	r3, [pc, #292]	; (8002de8 <HAL_GPIO_DeInit+0x1e4>)
 8002cc2:	685a      	ldr	r2, [r3, #4]
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	43db      	mvns	r3, r3
 8002cc8:	4947      	ldr	r1, [pc, #284]	; (8002de8 <HAL_GPIO_DeInit+0x1e4>)
 8002cca:	4013      	ands	r3, r2
 8002ccc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002cce:	4b46      	ldr	r3, [pc, #280]	; (8002de8 <HAL_GPIO_DeInit+0x1e4>)
 8002cd0:	68da      	ldr	r2, [r3, #12]
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	43db      	mvns	r3, r3
 8002cd6:	4944      	ldr	r1, [pc, #272]	; (8002de8 <HAL_GPIO_DeInit+0x1e4>)
 8002cd8:	4013      	ands	r3, r2
 8002cda:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002cdc:	4b42      	ldr	r3, [pc, #264]	; (8002de8 <HAL_GPIO_DeInit+0x1e4>)
 8002cde:	689a      	ldr	r2, [r3, #8]
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	43db      	mvns	r3, r3
 8002ce4:	4940      	ldr	r1, [pc, #256]	; (8002de8 <HAL_GPIO_DeInit+0x1e4>)
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	f003 0303 	and.w	r3, r3, #3
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	220f      	movs	r2, #15
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002cfa:	4a34      	ldr	r2, [pc, #208]	; (8002dcc <HAL_GPIO_DeInit+0x1c8>)
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	089b      	lsrs	r3, r3, #2
 8002d00:	3302      	adds	r3, #2
 8002d02:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	43da      	mvns	r2, r3
 8002d0a:	4830      	ldr	r0, [pc, #192]	; (8002dcc <HAL_GPIO_DeInit+0x1c8>)
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	089b      	lsrs	r3, r3, #2
 8002d10:	400a      	ands	r2, r1
 8002d12:	3302      	adds	r3, #2
 8002d14:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	2103      	movs	r1, #3
 8002d22:	fa01 f303 	lsl.w	r3, r1, r3
 8002d26:	431a      	orrs	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	08da      	lsrs	r2, r3, #3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	3208      	adds	r2, #8
 8002d34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	f003 0307 	and.w	r3, r3, #7
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	220f      	movs	r2, #15
 8002d42:	fa02 f303 	lsl.w	r3, r2, r3
 8002d46:	43db      	mvns	r3, r3
 8002d48:	697a      	ldr	r2, [r7, #20]
 8002d4a:	08d2      	lsrs	r2, r2, #3
 8002d4c:	4019      	ands	r1, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	3208      	adds	r2, #8
 8002d52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	2103      	movs	r1, #3
 8002d60:	fa01 f303 	lsl.w	r3, r1, r3
 8002d64:	43db      	mvns	r3, r3
 8002d66:	401a      	ands	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685a      	ldr	r2, [r3, #4]
 8002d70:	2101      	movs	r1, #1
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	fa01 f303 	lsl.w	r3, r1, r3
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	401a      	ands	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	68da      	ldr	r2, [r3, #12]
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	2103      	movs	r1, #3
 8002d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d8e:	43db      	mvns	r3, r3
 8002d90:	401a      	ands	r2, r3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d9a:	2101      	movs	r1, #1
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002da2:	43db      	mvns	r3, r3
 8002da4:	401a      	ands	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	3301      	adds	r3, #1
 8002dae:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002db0:	683a      	ldr	r2, [r7, #0]
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	fa22 f303 	lsr.w	r3, r2, r3
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f47f af2b 	bne.w	8002c14 <HAL_GPIO_DeInit+0x10>
  }
}
 8002dbe:	bf00      	nop
 8002dc0:	bf00      	nop
 8002dc2:	371c      	adds	r7, #28
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr
 8002dcc:	40010000 	.word	0x40010000
 8002dd0:	48000400 	.word	0x48000400
 8002dd4:	48000800 	.word	0x48000800
 8002dd8:	48000c00 	.word	0x48000c00
 8002ddc:	48001000 	.word	0x48001000
 8002de0:	48001400 	.word	0x48001400
 8002de4:	48001800 	.word	0x48001800
 8002de8:	40010400 	.word	0x40010400

08002dec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	460b      	mov	r3, r1
 8002df6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	691a      	ldr	r2, [r3, #16]
 8002dfc:	887b      	ldrh	r3, [r7, #2]
 8002dfe:	4013      	ands	r3, r2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d002      	beq.n	8002e0a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e04:	2301      	movs	r3, #1
 8002e06:	73fb      	strb	r3, [r7, #15]
 8002e08:	e001      	b.n	8002e0e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3714      	adds	r7, #20
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	460b      	mov	r3, r1
 8002e26:	807b      	strh	r3, [r7, #2]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e2c:	787b      	ldrb	r3, [r7, #1]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d003      	beq.n	8002e3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e32:	887a      	ldrh	r2, [r7, #2]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e38:	e002      	b.n	8002e40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e3a:	887a      	ldrh	r2, [r7, #2]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002e50:	4b04      	ldr	r3, [pc, #16]	; (8002e64 <HAL_PWREx_GetVoltageRange+0x18>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	40007000 	.word	0x40007000

08002e68 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b085      	sub	sp, #20
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e76:	d130      	bne.n	8002eda <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e78:	4b23      	ldr	r3, [pc, #140]	; (8002f08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002e80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e84:	d038      	beq.n	8002ef8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e86:	4b20      	ldr	r3, [pc, #128]	; (8002f08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e8e:	4a1e      	ldr	r2, [pc, #120]	; (8002f08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e90:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e94:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e96:	4b1d      	ldr	r3, [pc, #116]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2232      	movs	r2, #50	; 0x32
 8002e9c:	fb02 f303 	mul.w	r3, r2, r3
 8002ea0:	4a1b      	ldr	r2, [pc, #108]	; (8002f10 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea6:	0c9b      	lsrs	r3, r3, #18
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002eac:	e002      	b.n	8002eb4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	3b01      	subs	r3, #1
 8002eb2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002eb4:	4b14      	ldr	r3, [pc, #80]	; (8002f08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eb6:	695b      	ldr	r3, [r3, #20]
 8002eb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ebc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ec0:	d102      	bne.n	8002ec8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d1f2      	bne.n	8002eae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ec8:	4b0f      	ldr	r3, [pc, #60]	; (8002f08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eca:	695b      	ldr	r3, [r3, #20]
 8002ecc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ed0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ed4:	d110      	bne.n	8002ef8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e00f      	b.n	8002efa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002eda:	4b0b      	ldr	r3, [pc, #44]	; (8002f08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ee2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ee6:	d007      	beq.n	8002ef8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ee8:	4b07      	ldr	r3, [pc, #28]	; (8002f08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002ef0:	4a05      	ldr	r2, [pc, #20]	; (8002f08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ef2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ef6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3714      	adds	r7, #20
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	40007000 	.word	0x40007000
 8002f0c:	20000018 	.word	0x20000018
 8002f10:	431bde83 	.word	0x431bde83

08002f14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b088      	sub	sp, #32
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e3d8      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f26:	4b97      	ldr	r3, [pc, #604]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f003 030c 	and.w	r3, r3, #12
 8002f2e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f30:	4b94      	ldr	r3, [pc, #592]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	f003 0303 	and.w	r3, r3, #3
 8002f38:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0310 	and.w	r3, r3, #16
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	f000 80e4 	beq.w	8003110 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d007      	beq.n	8002f5e <HAL_RCC_OscConfig+0x4a>
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	2b0c      	cmp	r3, #12
 8002f52:	f040 808b 	bne.w	800306c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	f040 8087 	bne.w	800306c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f5e:	4b89      	ldr	r3, [pc, #548]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0302 	and.w	r3, r3, #2
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d005      	beq.n	8002f76 <HAL_RCC_OscConfig+0x62>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e3b0      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a1a      	ldr	r2, [r3, #32]
 8002f7a:	4b82      	ldr	r3, [pc, #520]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0308 	and.w	r3, r3, #8
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d004      	beq.n	8002f90 <HAL_RCC_OscConfig+0x7c>
 8002f86:	4b7f      	ldr	r3, [pc, #508]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f8e:	e005      	b.n	8002f9c <HAL_RCC_OscConfig+0x88>
 8002f90:	4b7c      	ldr	r3, [pc, #496]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002f92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f96:	091b      	lsrs	r3, r3, #4
 8002f98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d223      	bcs.n	8002fe8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6a1b      	ldr	r3, [r3, #32]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f000 fd43 	bl	8003a30 <RCC_SetFlashLatencyFromMSIRange>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e391      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fb4:	4b73      	ldr	r3, [pc, #460]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a72      	ldr	r2, [pc, #456]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002fba:	f043 0308 	orr.w	r3, r3, #8
 8002fbe:	6013      	str	r3, [r2, #0]
 8002fc0:	4b70      	ldr	r3, [pc, #448]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	496d      	ldr	r1, [pc, #436]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fd2:	4b6c      	ldr	r3, [pc, #432]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69db      	ldr	r3, [r3, #28]
 8002fde:	021b      	lsls	r3, r3, #8
 8002fe0:	4968      	ldr	r1, [pc, #416]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	604b      	str	r3, [r1, #4]
 8002fe6:	e025      	b.n	8003034 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fe8:	4b66      	ldr	r3, [pc, #408]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a65      	ldr	r2, [pc, #404]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002fee:	f043 0308 	orr.w	r3, r3, #8
 8002ff2:	6013      	str	r3, [r2, #0]
 8002ff4:	4b63      	ldr	r3, [pc, #396]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a1b      	ldr	r3, [r3, #32]
 8003000:	4960      	ldr	r1, [pc, #384]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8003002:	4313      	orrs	r3, r2
 8003004:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003006:	4b5f      	ldr	r3, [pc, #380]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	69db      	ldr	r3, [r3, #28]
 8003012:	021b      	lsls	r3, r3, #8
 8003014:	495b      	ldr	r1, [pc, #364]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8003016:	4313      	orrs	r3, r2
 8003018:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d109      	bne.n	8003034 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a1b      	ldr	r3, [r3, #32]
 8003024:	4618      	mov	r0, r3
 8003026:	f000 fd03 	bl	8003a30 <RCC_SetFlashLatencyFromMSIRange>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d001      	beq.n	8003034 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e351      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003034:	f000 fc38 	bl	80038a8 <HAL_RCC_GetSysClockFreq>
 8003038:	4602      	mov	r2, r0
 800303a:	4b52      	ldr	r3, [pc, #328]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	091b      	lsrs	r3, r3, #4
 8003040:	f003 030f 	and.w	r3, r3, #15
 8003044:	4950      	ldr	r1, [pc, #320]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8003046:	5ccb      	ldrb	r3, [r1, r3]
 8003048:	f003 031f 	and.w	r3, r3, #31
 800304c:	fa22 f303 	lsr.w	r3, r2, r3
 8003050:	4a4e      	ldr	r2, [pc, #312]	; (800318c <HAL_RCC_OscConfig+0x278>)
 8003052:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003054:	4b4e      	ldr	r3, [pc, #312]	; (8003190 <HAL_RCC_OscConfig+0x27c>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4618      	mov	r0, r3
 800305a:	f7ff fa07 	bl	800246c <HAL_InitTick>
 800305e:	4603      	mov	r3, r0
 8003060:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003062:	7bfb      	ldrb	r3, [r7, #15]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d052      	beq.n	800310e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003068:	7bfb      	ldrb	r3, [r7, #15]
 800306a:	e335      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d032      	beq.n	80030da <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003074:	4b43      	ldr	r3, [pc, #268]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a42      	ldr	r2, [pc, #264]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 800307a:	f043 0301 	orr.w	r3, r3, #1
 800307e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003080:	f7ff fa44 	bl	800250c <HAL_GetTick>
 8003084:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003088:	f7ff fa40 	bl	800250c <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b02      	cmp	r3, #2
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e31e      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800309a:	4b3a      	ldr	r3, [pc, #232]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d0f0      	beq.n	8003088 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030a6:	4b37      	ldr	r3, [pc, #220]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a36      	ldr	r2, [pc, #216]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 80030ac:	f043 0308 	orr.w	r3, r3, #8
 80030b0:	6013      	str	r3, [r2, #0]
 80030b2:	4b34      	ldr	r3, [pc, #208]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a1b      	ldr	r3, [r3, #32]
 80030be:	4931      	ldr	r1, [pc, #196]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030c4:	4b2f      	ldr	r3, [pc, #188]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	69db      	ldr	r3, [r3, #28]
 80030d0:	021b      	lsls	r3, r3, #8
 80030d2:	492c      	ldr	r1, [pc, #176]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	604b      	str	r3, [r1, #4]
 80030d8:	e01a      	b.n	8003110 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80030da:	4b2a      	ldr	r3, [pc, #168]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a29      	ldr	r2, [pc, #164]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 80030e0:	f023 0301 	bic.w	r3, r3, #1
 80030e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030e6:	f7ff fa11 	bl	800250c <HAL_GetTick>
 80030ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80030ec:	e008      	b.n	8003100 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030ee:	f7ff fa0d 	bl	800250c <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d901      	bls.n	8003100 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e2eb      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003100:	4b20      	ldr	r3, [pc, #128]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0302 	and.w	r3, r3, #2
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1f0      	bne.n	80030ee <HAL_RCC_OscConfig+0x1da>
 800310c:	e000      	b.n	8003110 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800310e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0301 	and.w	r3, r3, #1
 8003118:	2b00      	cmp	r3, #0
 800311a:	d074      	beq.n	8003206 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800311c:	69bb      	ldr	r3, [r7, #24]
 800311e:	2b08      	cmp	r3, #8
 8003120:	d005      	beq.n	800312e <HAL_RCC_OscConfig+0x21a>
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	2b0c      	cmp	r3, #12
 8003126:	d10e      	bne.n	8003146 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	2b03      	cmp	r3, #3
 800312c:	d10b      	bne.n	8003146 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800312e:	4b15      	ldr	r3, [pc, #84]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d064      	beq.n	8003204 <HAL_RCC_OscConfig+0x2f0>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d160      	bne.n	8003204 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e2c8      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800314e:	d106      	bne.n	800315e <HAL_RCC_OscConfig+0x24a>
 8003150:	4b0c      	ldr	r3, [pc, #48]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a0b      	ldr	r2, [pc, #44]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8003156:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800315a:	6013      	str	r3, [r2, #0]
 800315c:	e026      	b.n	80031ac <HAL_RCC_OscConfig+0x298>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003166:	d115      	bne.n	8003194 <HAL_RCC_OscConfig+0x280>
 8003168:	4b06      	ldr	r3, [pc, #24]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a05      	ldr	r2, [pc, #20]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 800316e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003172:	6013      	str	r3, [r2, #0]
 8003174:	4b03      	ldr	r3, [pc, #12]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a02      	ldr	r2, [pc, #8]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 800317a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800317e:	6013      	str	r3, [r2, #0]
 8003180:	e014      	b.n	80031ac <HAL_RCC_OscConfig+0x298>
 8003182:	bf00      	nop
 8003184:	40021000 	.word	0x40021000
 8003188:	08009db8 	.word	0x08009db8
 800318c:	20000018 	.word	0x20000018
 8003190:	2000001c 	.word	0x2000001c
 8003194:	4ba0      	ldr	r3, [pc, #640]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a9f      	ldr	r2, [pc, #636]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 800319a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800319e:	6013      	str	r3, [r2, #0]
 80031a0:	4b9d      	ldr	r3, [pc, #628]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a9c      	ldr	r2, [pc, #624]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 80031a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d013      	beq.n	80031dc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031b4:	f7ff f9aa 	bl	800250c <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031ba:	e008      	b.n	80031ce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031bc:	f7ff f9a6 	bl	800250c <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b64      	cmp	r3, #100	; 0x64
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e284      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031ce:	4b92      	ldr	r3, [pc, #584]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d0f0      	beq.n	80031bc <HAL_RCC_OscConfig+0x2a8>
 80031da:	e014      	b.n	8003206 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031dc:	f7ff f996 	bl	800250c <HAL_GetTick>
 80031e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031e2:	e008      	b.n	80031f6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031e4:	f7ff f992 	bl	800250c <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b64      	cmp	r3, #100	; 0x64
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e270      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031f6:	4b88      	ldr	r3, [pc, #544]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1f0      	bne.n	80031e4 <HAL_RCC_OscConfig+0x2d0>
 8003202:	e000      	b.n	8003206 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003204:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d060      	beq.n	80032d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	2b04      	cmp	r3, #4
 8003216:	d005      	beq.n	8003224 <HAL_RCC_OscConfig+0x310>
 8003218:	69bb      	ldr	r3, [r7, #24]
 800321a:	2b0c      	cmp	r3, #12
 800321c:	d119      	bne.n	8003252 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	2b02      	cmp	r3, #2
 8003222:	d116      	bne.n	8003252 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003224:	4b7c      	ldr	r3, [pc, #496]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800322c:	2b00      	cmp	r3, #0
 800322e:	d005      	beq.n	800323c <HAL_RCC_OscConfig+0x328>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d101      	bne.n	800323c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e24d      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800323c:	4b76      	ldr	r3, [pc, #472]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	061b      	lsls	r3, r3, #24
 800324a:	4973      	ldr	r1, [pc, #460]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 800324c:	4313      	orrs	r3, r2
 800324e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003250:	e040      	b.n	80032d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d023      	beq.n	80032a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800325a:	4b6f      	ldr	r3, [pc, #444]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a6e      	ldr	r2, [pc, #440]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 8003260:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003264:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003266:	f7ff f951 	bl	800250c <HAL_GetTick>
 800326a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800326c:	e008      	b.n	8003280 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800326e:	f7ff f94d 	bl	800250c <HAL_GetTick>
 8003272:	4602      	mov	r2, r0
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	2b02      	cmp	r3, #2
 800327a:	d901      	bls.n	8003280 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e22b      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003280:	4b65      	ldr	r3, [pc, #404]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003288:	2b00      	cmp	r3, #0
 800328a:	d0f0      	beq.n	800326e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800328c:	4b62      	ldr	r3, [pc, #392]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	061b      	lsls	r3, r3, #24
 800329a:	495f      	ldr	r1, [pc, #380]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 800329c:	4313      	orrs	r3, r2
 800329e:	604b      	str	r3, [r1, #4]
 80032a0:	e018      	b.n	80032d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032a2:	4b5d      	ldr	r3, [pc, #372]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a5c      	ldr	r2, [pc, #368]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 80032a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ae:	f7ff f92d 	bl	800250c <HAL_GetTick>
 80032b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032b4:	e008      	b.n	80032c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032b6:	f7ff f929 	bl	800250c <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e207      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032c8:	4b53      	ldr	r3, [pc, #332]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d1f0      	bne.n	80032b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0308 	and.w	r3, r3, #8
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d03c      	beq.n	800335a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	695b      	ldr	r3, [r3, #20]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d01c      	beq.n	8003322 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032e8:	4b4b      	ldr	r3, [pc, #300]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 80032ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032ee:	4a4a      	ldr	r2, [pc, #296]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 80032f0:	f043 0301 	orr.w	r3, r3, #1
 80032f4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032f8:	f7ff f908 	bl	800250c <HAL_GetTick>
 80032fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032fe:	e008      	b.n	8003312 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003300:	f7ff f904 	bl	800250c <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	2b02      	cmp	r3, #2
 800330c:	d901      	bls.n	8003312 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e1e2      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003312:	4b41      	ldr	r3, [pc, #260]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 8003314:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003318:	f003 0302 	and.w	r3, r3, #2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d0ef      	beq.n	8003300 <HAL_RCC_OscConfig+0x3ec>
 8003320:	e01b      	b.n	800335a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003322:	4b3d      	ldr	r3, [pc, #244]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 8003324:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003328:	4a3b      	ldr	r2, [pc, #236]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 800332a:	f023 0301 	bic.w	r3, r3, #1
 800332e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003332:	f7ff f8eb 	bl	800250c <HAL_GetTick>
 8003336:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003338:	e008      	b.n	800334c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800333a:	f7ff f8e7 	bl	800250c <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	2b02      	cmp	r3, #2
 8003346:	d901      	bls.n	800334c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e1c5      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800334c:	4b32      	ldr	r3, [pc, #200]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 800334e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003352:	f003 0302 	and.w	r3, r3, #2
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1ef      	bne.n	800333a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0304 	and.w	r3, r3, #4
 8003362:	2b00      	cmp	r3, #0
 8003364:	f000 80a6 	beq.w	80034b4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003368:	2300      	movs	r3, #0
 800336a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800336c:	4b2a      	ldr	r3, [pc, #168]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 800336e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003370:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10d      	bne.n	8003394 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003378:	4b27      	ldr	r3, [pc, #156]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 800337a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800337c:	4a26      	ldr	r2, [pc, #152]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 800337e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003382:	6593      	str	r3, [r2, #88]	; 0x58
 8003384:	4b24      	ldr	r3, [pc, #144]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 8003386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800338c:	60bb      	str	r3, [r7, #8]
 800338e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003390:	2301      	movs	r3, #1
 8003392:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003394:	4b21      	ldr	r3, [pc, #132]	; (800341c <HAL_RCC_OscConfig+0x508>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800339c:	2b00      	cmp	r3, #0
 800339e:	d118      	bne.n	80033d2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033a0:	4b1e      	ldr	r3, [pc, #120]	; (800341c <HAL_RCC_OscConfig+0x508>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a1d      	ldr	r2, [pc, #116]	; (800341c <HAL_RCC_OscConfig+0x508>)
 80033a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033aa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033ac:	f7ff f8ae 	bl	800250c <HAL_GetTick>
 80033b0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033b2:	e008      	b.n	80033c6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033b4:	f7ff f8aa 	bl	800250c <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e188      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033c6:	4b15      	ldr	r3, [pc, #84]	; (800341c <HAL_RCC_OscConfig+0x508>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d0f0      	beq.n	80033b4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d108      	bne.n	80033ec <HAL_RCC_OscConfig+0x4d8>
 80033da:	4b0f      	ldr	r3, [pc, #60]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 80033dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033e0:	4a0d      	ldr	r2, [pc, #52]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 80033e2:	f043 0301 	orr.w	r3, r3, #1
 80033e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80033ea:	e029      	b.n	8003440 <HAL_RCC_OscConfig+0x52c>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	2b05      	cmp	r3, #5
 80033f2:	d115      	bne.n	8003420 <HAL_RCC_OscConfig+0x50c>
 80033f4:	4b08      	ldr	r3, [pc, #32]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 80033f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033fa:	4a07      	ldr	r2, [pc, #28]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 80033fc:	f043 0304 	orr.w	r3, r3, #4
 8003400:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003404:	4b04      	ldr	r3, [pc, #16]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 8003406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800340a:	4a03      	ldr	r2, [pc, #12]	; (8003418 <HAL_RCC_OscConfig+0x504>)
 800340c:	f043 0301 	orr.w	r3, r3, #1
 8003410:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003414:	e014      	b.n	8003440 <HAL_RCC_OscConfig+0x52c>
 8003416:	bf00      	nop
 8003418:	40021000 	.word	0x40021000
 800341c:	40007000 	.word	0x40007000
 8003420:	4b91      	ldr	r3, [pc, #580]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 8003422:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003426:	4a90      	ldr	r2, [pc, #576]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 8003428:	f023 0301 	bic.w	r3, r3, #1
 800342c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003430:	4b8d      	ldr	r3, [pc, #564]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 8003432:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003436:	4a8c      	ldr	r2, [pc, #560]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 8003438:	f023 0304 	bic.w	r3, r3, #4
 800343c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d016      	beq.n	8003476 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003448:	f7ff f860 	bl	800250c <HAL_GetTick>
 800344c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800344e:	e00a      	b.n	8003466 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003450:	f7ff f85c 	bl	800250c <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	f241 3288 	movw	r2, #5000	; 0x1388
 800345e:	4293      	cmp	r3, r2
 8003460:	d901      	bls.n	8003466 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e138      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003466:	4b80      	ldr	r3, [pc, #512]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 8003468:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b00      	cmp	r3, #0
 8003472:	d0ed      	beq.n	8003450 <HAL_RCC_OscConfig+0x53c>
 8003474:	e015      	b.n	80034a2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003476:	f7ff f849 	bl	800250c <HAL_GetTick>
 800347a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800347c:	e00a      	b.n	8003494 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800347e:	f7ff f845 	bl	800250c <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	f241 3288 	movw	r2, #5000	; 0x1388
 800348c:	4293      	cmp	r3, r2
 800348e:	d901      	bls.n	8003494 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e121      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003494:	4b74      	ldr	r3, [pc, #464]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 8003496:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800349a:	f003 0302 	and.w	r3, r3, #2
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1ed      	bne.n	800347e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034a2:	7ffb      	ldrb	r3, [r7, #31]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d105      	bne.n	80034b4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034a8:	4b6f      	ldr	r3, [pc, #444]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 80034aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ac:	4a6e      	ldr	r2, [pc, #440]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 80034ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034b2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f000 810c 	beq.w	80036d6 <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	f040 80d4 	bne.w	8003670 <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80034c8:	4b67      	ldr	r3, [pc, #412]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	f003 0203 	and.w	r2, r3, #3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d8:	429a      	cmp	r2, r3
 80034da:	d130      	bne.n	800353e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e6:	3b01      	subs	r3, #1
 80034e8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d127      	bne.n	800353e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d11f      	bne.n	800353e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003508:	2a07      	cmp	r2, #7
 800350a:	bf14      	ite	ne
 800350c:	2201      	movne	r2, #1
 800350e:	2200      	moveq	r2, #0
 8003510:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003512:	4293      	cmp	r3, r2
 8003514:	d113      	bne.n	800353e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003520:	085b      	lsrs	r3, r3, #1
 8003522:	3b01      	subs	r3, #1
 8003524:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003526:	429a      	cmp	r2, r3
 8003528:	d109      	bne.n	800353e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003534:	085b      	lsrs	r3, r3, #1
 8003536:	3b01      	subs	r3, #1
 8003538:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800353a:	429a      	cmp	r2, r3
 800353c:	d06e      	beq.n	800361c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	2b0c      	cmp	r3, #12
 8003542:	d069      	beq.n	8003618 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003544:	4b48      	ldr	r3, [pc, #288]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d105      	bne.n	800355c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003550:	4b45      	ldr	r3, [pc, #276]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d001      	beq.n	8003560 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e0bb      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003560:	4b41      	ldr	r3, [pc, #260]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a40      	ldr	r2, [pc, #256]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 8003566:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800356a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800356c:	f7fe ffce 	bl	800250c <HAL_GetTick>
 8003570:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003572:	e008      	b.n	8003586 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003574:	f7fe ffca 	bl	800250c <HAL_GetTick>
 8003578:	4602      	mov	r2, r0
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	2b02      	cmp	r3, #2
 8003580:	d901      	bls.n	8003586 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e0a8      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003586:	4b38      	ldr	r3, [pc, #224]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1f0      	bne.n	8003574 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003592:	4b35      	ldr	r3, [pc, #212]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 8003594:	68da      	ldr	r2, [r3, #12]
 8003596:	4b35      	ldr	r3, [pc, #212]	; (800366c <HAL_RCC_OscConfig+0x758>)
 8003598:	4013      	ands	r3, r2
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80035a2:	3a01      	subs	r2, #1
 80035a4:	0112      	lsls	r2, r2, #4
 80035a6:	4311      	orrs	r1, r2
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035ac:	0212      	lsls	r2, r2, #8
 80035ae:	4311      	orrs	r1, r2
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80035b4:	0852      	lsrs	r2, r2, #1
 80035b6:	3a01      	subs	r2, #1
 80035b8:	0552      	lsls	r2, r2, #21
 80035ba:	4311      	orrs	r1, r2
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80035c0:	0852      	lsrs	r2, r2, #1
 80035c2:	3a01      	subs	r2, #1
 80035c4:	0652      	lsls	r2, r2, #25
 80035c6:	4311      	orrs	r1, r2
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80035cc:	0912      	lsrs	r2, r2, #4
 80035ce:	0452      	lsls	r2, r2, #17
 80035d0:	430a      	orrs	r2, r1
 80035d2:	4925      	ldr	r1, [pc, #148]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80035d8:	4b23      	ldr	r3, [pc, #140]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a22      	ldr	r2, [pc, #136]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 80035de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035e2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035e4:	4b20      	ldr	r3, [pc, #128]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	4a1f      	ldr	r2, [pc, #124]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 80035ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80035f0:	f7fe ff8c 	bl	800250c <HAL_GetTick>
 80035f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035f6:	e008      	b.n	800360a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035f8:	f7fe ff88 	bl	800250c <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	2b02      	cmp	r3, #2
 8003604:	d901      	bls.n	800360a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e066      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800360a:	4b17      	ldr	r3, [pc, #92]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d0f0      	beq.n	80035f8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003616:	e05e      	b.n	80036d6 <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e05d      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800361c:	4b12      	ldr	r3, [pc, #72]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d156      	bne.n	80036d6 <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003628:	4b0f      	ldr	r3, [pc, #60]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a0e      	ldr	r2, [pc, #56]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 800362e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003632:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003634:	4b0c      	ldr	r3, [pc, #48]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	4a0b      	ldr	r2, [pc, #44]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 800363a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800363e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003640:	f7fe ff64 	bl	800250c <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003646:	e008      	b.n	800365a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003648:	f7fe ff60 	bl	800250c <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e03e      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800365a:	4b03      	ldr	r3, [pc, #12]	; (8003668 <HAL_RCC_OscConfig+0x754>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d0f0      	beq.n	8003648 <HAL_RCC_OscConfig+0x734>
 8003666:	e036      	b.n	80036d6 <HAL_RCC_OscConfig+0x7c2>
 8003668:	40021000 	.word	0x40021000
 800366c:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003670:	69bb      	ldr	r3, [r7, #24]
 8003672:	2b0c      	cmp	r3, #12
 8003674:	d02d      	beq.n	80036d2 <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003676:	4b1a      	ldr	r3, [pc, #104]	; (80036e0 <HAL_RCC_OscConfig+0x7cc>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a19      	ldr	r2, [pc, #100]	; (80036e0 <HAL_RCC_OscConfig+0x7cc>)
 800367c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003680:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003682:	4b17      	ldr	r3, [pc, #92]	; (80036e0 <HAL_RCC_OscConfig+0x7cc>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d105      	bne.n	800369a <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800368e:	4b14      	ldr	r3, [pc, #80]	; (80036e0 <HAL_RCC_OscConfig+0x7cc>)
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	4a13      	ldr	r2, [pc, #76]	; (80036e0 <HAL_RCC_OscConfig+0x7cc>)
 8003694:	f023 0303 	bic.w	r3, r3, #3
 8003698:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800369a:	4b11      	ldr	r3, [pc, #68]	; (80036e0 <HAL_RCC_OscConfig+0x7cc>)
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	4a10      	ldr	r2, [pc, #64]	; (80036e0 <HAL_RCC_OscConfig+0x7cc>)
 80036a0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80036a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036a8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036aa:	f7fe ff2f 	bl	800250c <HAL_GetTick>
 80036ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036b0:	e008      	b.n	80036c4 <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036b2:	f7fe ff2b 	bl	800250c <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d901      	bls.n	80036c4 <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 80036c0:	2303      	movs	r3, #3
 80036c2:	e009      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036c4:	4b06      	ldr	r3, [pc, #24]	; (80036e0 <HAL_RCC_OscConfig+0x7cc>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d1f0      	bne.n	80036b2 <HAL_RCC_OscConfig+0x79e>
 80036d0:	e001      	b.n	80036d6 <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e000      	b.n	80036d8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 80036d6:	2300      	movs	r3, #0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3720      	adds	r7, #32
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	40021000 	.word	0x40021000

080036e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d101      	bne.n	80036f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e0c8      	b.n	800388a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036f8:	4b66      	ldr	r3, [pc, #408]	; (8003894 <HAL_RCC_ClockConfig+0x1b0>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0307 	and.w	r3, r3, #7
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	429a      	cmp	r2, r3
 8003704:	d910      	bls.n	8003728 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003706:	4b63      	ldr	r3, [pc, #396]	; (8003894 <HAL_RCC_ClockConfig+0x1b0>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f023 0207 	bic.w	r2, r3, #7
 800370e:	4961      	ldr	r1, [pc, #388]	; (8003894 <HAL_RCC_ClockConfig+0x1b0>)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	4313      	orrs	r3, r2
 8003714:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003716:	4b5f      	ldr	r3, [pc, #380]	; (8003894 <HAL_RCC_ClockConfig+0x1b0>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	683a      	ldr	r2, [r7, #0]
 8003720:	429a      	cmp	r2, r3
 8003722:	d001      	beq.n	8003728 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e0b0      	b.n	800388a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	2b00      	cmp	r3, #0
 8003732:	d04c      	beq.n	80037ce <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	2b03      	cmp	r3, #3
 800373a:	d107      	bne.n	800374c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800373c:	4b56      	ldr	r3, [pc, #344]	; (8003898 <HAL_RCC_ClockConfig+0x1b4>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d121      	bne.n	800378c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e09e      	b.n	800388a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	2b02      	cmp	r3, #2
 8003752:	d107      	bne.n	8003764 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003754:	4b50      	ldr	r3, [pc, #320]	; (8003898 <HAL_RCC_ClockConfig+0x1b4>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800375c:	2b00      	cmp	r3, #0
 800375e:	d115      	bne.n	800378c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e092      	b.n	800388a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d107      	bne.n	800377c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800376c:	4b4a      	ldr	r3, [pc, #296]	; (8003898 <HAL_RCC_ClockConfig+0x1b4>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0302 	and.w	r3, r3, #2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d109      	bne.n	800378c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e086      	b.n	800388a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800377c:	4b46      	ldr	r3, [pc, #280]	; (8003898 <HAL_RCC_ClockConfig+0x1b4>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003784:	2b00      	cmp	r3, #0
 8003786:	d101      	bne.n	800378c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e07e      	b.n	800388a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800378c:	4b42      	ldr	r3, [pc, #264]	; (8003898 <HAL_RCC_ClockConfig+0x1b4>)
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	f023 0203 	bic.w	r2, r3, #3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	493f      	ldr	r1, [pc, #252]	; (8003898 <HAL_RCC_ClockConfig+0x1b4>)
 800379a:	4313      	orrs	r3, r2
 800379c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800379e:	f7fe feb5 	bl	800250c <HAL_GetTick>
 80037a2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037a4:	e00a      	b.n	80037bc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037a6:	f7fe feb1 	bl	800250c <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d901      	bls.n	80037bc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	e066      	b.n	800388a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037bc:	4b36      	ldr	r3, [pc, #216]	; (8003898 <HAL_RCC_ClockConfig+0x1b4>)
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f003 020c 	and.w	r2, r3, #12
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d1eb      	bne.n	80037a6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d008      	beq.n	80037ec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037da:	4b2f      	ldr	r3, [pc, #188]	; (8003898 <HAL_RCC_ClockConfig+0x1b4>)
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	492c      	ldr	r1, [pc, #176]	; (8003898 <HAL_RCC_ClockConfig+0x1b4>)
 80037e8:	4313      	orrs	r3, r2
 80037ea:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037ec:	4b29      	ldr	r3, [pc, #164]	; (8003894 <HAL_RCC_ClockConfig+0x1b0>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0307 	and.w	r3, r3, #7
 80037f4:	683a      	ldr	r2, [r7, #0]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d210      	bcs.n	800381c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037fa:	4b26      	ldr	r3, [pc, #152]	; (8003894 <HAL_RCC_ClockConfig+0x1b0>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f023 0207 	bic.w	r2, r3, #7
 8003802:	4924      	ldr	r1, [pc, #144]	; (8003894 <HAL_RCC_ClockConfig+0x1b0>)
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	4313      	orrs	r3, r2
 8003808:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800380a:	4b22      	ldr	r3, [pc, #136]	; (8003894 <HAL_RCC_ClockConfig+0x1b0>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0307 	and.w	r3, r3, #7
 8003812:	683a      	ldr	r2, [r7, #0]
 8003814:	429a      	cmp	r2, r3
 8003816:	d001      	beq.n	800381c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e036      	b.n	800388a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0304 	and.w	r3, r3, #4
 8003824:	2b00      	cmp	r3, #0
 8003826:	d008      	beq.n	800383a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003828:	4b1b      	ldr	r3, [pc, #108]	; (8003898 <HAL_RCC_ClockConfig+0x1b4>)
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	4918      	ldr	r1, [pc, #96]	; (8003898 <HAL_RCC_ClockConfig+0x1b4>)
 8003836:	4313      	orrs	r3, r2
 8003838:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0308 	and.w	r3, r3, #8
 8003842:	2b00      	cmp	r3, #0
 8003844:	d009      	beq.n	800385a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003846:	4b14      	ldr	r3, [pc, #80]	; (8003898 <HAL_RCC_ClockConfig+0x1b4>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	00db      	lsls	r3, r3, #3
 8003854:	4910      	ldr	r1, [pc, #64]	; (8003898 <HAL_RCC_ClockConfig+0x1b4>)
 8003856:	4313      	orrs	r3, r2
 8003858:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800385a:	f000 f825 	bl	80038a8 <HAL_RCC_GetSysClockFreq>
 800385e:	4602      	mov	r2, r0
 8003860:	4b0d      	ldr	r3, [pc, #52]	; (8003898 <HAL_RCC_ClockConfig+0x1b4>)
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	091b      	lsrs	r3, r3, #4
 8003866:	f003 030f 	and.w	r3, r3, #15
 800386a:	490c      	ldr	r1, [pc, #48]	; (800389c <HAL_RCC_ClockConfig+0x1b8>)
 800386c:	5ccb      	ldrb	r3, [r1, r3]
 800386e:	f003 031f 	and.w	r3, r3, #31
 8003872:	fa22 f303 	lsr.w	r3, r2, r3
 8003876:	4a0a      	ldr	r2, [pc, #40]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003878:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800387a:	4b0a      	ldr	r3, [pc, #40]	; (80038a4 <HAL_RCC_ClockConfig+0x1c0>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4618      	mov	r0, r3
 8003880:	f7fe fdf4 	bl	800246c <HAL_InitTick>
 8003884:	4603      	mov	r3, r0
 8003886:	72fb      	strb	r3, [r7, #11]

  return status;
 8003888:	7afb      	ldrb	r3, [r7, #11]
}
 800388a:	4618      	mov	r0, r3
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	40022000 	.word	0x40022000
 8003898:	40021000 	.word	0x40021000
 800389c:	08009db8 	.word	0x08009db8
 80038a0:	20000018 	.word	0x20000018
 80038a4:	2000001c 	.word	0x2000001c

080038a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b089      	sub	sp, #36	; 0x24
 80038ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80038ae:	2300      	movs	r3, #0
 80038b0:	61fb      	str	r3, [r7, #28]
 80038b2:	2300      	movs	r3, #0
 80038b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038b6:	4b3e      	ldr	r3, [pc, #248]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f003 030c 	and.w	r3, r3, #12
 80038be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038c0:	4b3b      	ldr	r3, [pc, #236]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	f003 0303 	and.w	r3, r3, #3
 80038c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d005      	beq.n	80038dc <HAL_RCC_GetSysClockFreq+0x34>
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	2b0c      	cmp	r3, #12
 80038d4:	d121      	bne.n	800391a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d11e      	bne.n	800391a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80038dc:	4b34      	ldr	r3, [pc, #208]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0308 	and.w	r3, r3, #8
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d107      	bne.n	80038f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80038e8:	4b31      	ldr	r3, [pc, #196]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80038ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038ee:	0a1b      	lsrs	r3, r3, #8
 80038f0:	f003 030f 	and.w	r3, r3, #15
 80038f4:	61fb      	str	r3, [r7, #28]
 80038f6:	e005      	b.n	8003904 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80038f8:	4b2d      	ldr	r3, [pc, #180]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	091b      	lsrs	r3, r3, #4
 80038fe:	f003 030f 	and.w	r3, r3, #15
 8003902:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003904:	4a2b      	ldr	r2, [pc, #172]	; (80039b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800390c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d10d      	bne.n	8003930 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003914:	69fb      	ldr	r3, [r7, #28]
 8003916:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003918:	e00a      	b.n	8003930 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	2b04      	cmp	r3, #4
 800391e:	d102      	bne.n	8003926 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003920:	4b25      	ldr	r3, [pc, #148]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003922:	61bb      	str	r3, [r7, #24]
 8003924:	e004      	b.n	8003930 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	2b08      	cmp	r3, #8
 800392a:	d101      	bne.n	8003930 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800392c:	4b23      	ldr	r3, [pc, #140]	; (80039bc <HAL_RCC_GetSysClockFreq+0x114>)
 800392e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	2b0c      	cmp	r3, #12
 8003934:	d134      	bne.n	80039a0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003936:	4b1e      	ldr	r3, [pc, #120]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	f003 0303 	and.w	r3, r3, #3
 800393e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	2b02      	cmp	r3, #2
 8003944:	d003      	beq.n	800394e <HAL_RCC_GetSysClockFreq+0xa6>
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	2b03      	cmp	r3, #3
 800394a:	d003      	beq.n	8003954 <HAL_RCC_GetSysClockFreq+0xac>
 800394c:	e005      	b.n	800395a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800394e:	4b1a      	ldr	r3, [pc, #104]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003950:	617b      	str	r3, [r7, #20]
      break;
 8003952:	e005      	b.n	8003960 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003954:	4b19      	ldr	r3, [pc, #100]	; (80039bc <HAL_RCC_GetSysClockFreq+0x114>)
 8003956:	617b      	str	r3, [r7, #20]
      break;
 8003958:	e002      	b.n	8003960 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	617b      	str	r3, [r7, #20]
      break;
 800395e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003960:	4b13      	ldr	r3, [pc, #76]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	091b      	lsrs	r3, r3, #4
 8003966:	f003 0307 	and.w	r3, r3, #7
 800396a:	3301      	adds	r3, #1
 800396c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800396e:	4b10      	ldr	r3, [pc, #64]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	0a1b      	lsrs	r3, r3, #8
 8003974:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003978:	697a      	ldr	r2, [r7, #20]
 800397a:	fb03 f202 	mul.w	r2, r3, r2
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	fbb2 f3f3 	udiv	r3, r2, r3
 8003984:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003986:	4b0a      	ldr	r3, [pc, #40]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	0e5b      	lsrs	r3, r3, #25
 800398c:	f003 0303 	and.w	r3, r3, #3
 8003990:	3301      	adds	r3, #1
 8003992:	005b      	lsls	r3, r3, #1
 8003994:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	fbb2 f3f3 	udiv	r3, r2, r3
 800399e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80039a0:	69bb      	ldr	r3, [r7, #24]
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3724      	adds	r7, #36	; 0x24
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	40021000 	.word	0x40021000
 80039b4:	08009dd0 	.word	0x08009dd0
 80039b8:	00f42400 	.word	0x00f42400
 80039bc:	007a1200 	.word	0x007a1200

080039c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039c4:	4b03      	ldr	r3, [pc, #12]	; (80039d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80039c6:	681b      	ldr	r3, [r3, #0]
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	20000018 	.word	0x20000018

080039d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80039dc:	f7ff fff0 	bl	80039c0 <HAL_RCC_GetHCLKFreq>
 80039e0:	4602      	mov	r2, r0
 80039e2:	4b06      	ldr	r3, [pc, #24]	; (80039fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	0a1b      	lsrs	r3, r3, #8
 80039e8:	f003 0307 	and.w	r3, r3, #7
 80039ec:	4904      	ldr	r1, [pc, #16]	; (8003a00 <HAL_RCC_GetPCLK1Freq+0x28>)
 80039ee:	5ccb      	ldrb	r3, [r1, r3]
 80039f0:	f003 031f 	and.w	r3, r3, #31
 80039f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40021000 	.word	0x40021000
 8003a00:	08009dc8 	.word	0x08009dc8

08003a04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a08:	f7ff ffda 	bl	80039c0 <HAL_RCC_GetHCLKFreq>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	4b06      	ldr	r3, [pc, #24]	; (8003a28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	0adb      	lsrs	r3, r3, #11
 8003a14:	f003 0307 	and.w	r3, r3, #7
 8003a18:	4904      	ldr	r1, [pc, #16]	; (8003a2c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a1a:	5ccb      	ldrb	r3, [r1, r3]
 8003a1c:	f003 031f 	and.w	r3, r3, #31
 8003a20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	40021000 	.word	0x40021000
 8003a2c:	08009dc8 	.word	0x08009dc8

08003a30 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b086      	sub	sp, #24
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003a38:	2300      	movs	r3, #0
 8003a3a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003a3c:	4b2a      	ldr	r3, [pc, #168]	; (8003ae8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003a48:	f7ff fa00 	bl	8002e4c <HAL_PWREx_GetVoltageRange>
 8003a4c:	6178      	str	r0, [r7, #20]
 8003a4e:	e014      	b.n	8003a7a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a50:	4b25      	ldr	r3, [pc, #148]	; (8003ae8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a54:	4a24      	ldr	r2, [pc, #144]	; (8003ae8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a5a:	6593      	str	r3, [r2, #88]	; 0x58
 8003a5c:	4b22      	ldr	r3, [pc, #136]	; (8003ae8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a64:	60fb      	str	r3, [r7, #12]
 8003a66:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003a68:	f7ff f9f0 	bl	8002e4c <HAL_PWREx_GetVoltageRange>
 8003a6c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003a6e:	4b1e      	ldr	r3, [pc, #120]	; (8003ae8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a72:	4a1d      	ldr	r2, [pc, #116]	; (8003ae8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a78:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a80:	d10b      	bne.n	8003a9a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2b80      	cmp	r3, #128	; 0x80
 8003a86:	d919      	bls.n	8003abc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2ba0      	cmp	r3, #160	; 0xa0
 8003a8c:	d902      	bls.n	8003a94 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003a8e:	2302      	movs	r3, #2
 8003a90:	613b      	str	r3, [r7, #16]
 8003a92:	e013      	b.n	8003abc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a94:	2301      	movs	r3, #1
 8003a96:	613b      	str	r3, [r7, #16]
 8003a98:	e010      	b.n	8003abc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2b80      	cmp	r3, #128	; 0x80
 8003a9e:	d902      	bls.n	8003aa6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	613b      	str	r3, [r7, #16]
 8003aa4:	e00a      	b.n	8003abc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2b80      	cmp	r3, #128	; 0x80
 8003aaa:	d102      	bne.n	8003ab2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003aac:	2302      	movs	r3, #2
 8003aae:	613b      	str	r3, [r7, #16]
 8003ab0:	e004      	b.n	8003abc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2b70      	cmp	r3, #112	; 0x70
 8003ab6:	d101      	bne.n	8003abc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ab8:	2301      	movs	r3, #1
 8003aba:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003abc:	4b0b      	ldr	r3, [pc, #44]	; (8003aec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f023 0207 	bic.w	r2, r3, #7
 8003ac4:	4909      	ldr	r1, [pc, #36]	; (8003aec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003acc:	4b07      	ldr	r3, [pc, #28]	; (8003aec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d001      	beq.n	8003ade <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e000      	b.n	8003ae0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3718      	adds	r7, #24
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	40021000 	.word	0x40021000
 8003aec:	40022000 	.word	0x40022000

08003af0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003af8:	2300      	movs	r3, #0
 8003afa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003afc:	2300      	movs	r3, #0
 8003afe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d041      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b10:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003b14:	d02a      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003b16:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003b1a:	d824      	bhi.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b1c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b20:	d008      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003b22:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b26:	d81e      	bhi.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00a      	beq.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003b2c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b30:	d010      	beq.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b32:	e018      	b.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b34:	4b86      	ldr	r3, [pc, #536]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	4a85      	ldr	r2, [pc, #532]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b3e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b40:	e015      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	3304      	adds	r3, #4
 8003b46:	2100      	movs	r1, #0
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f000 fabb 	bl	80040c4 <RCCEx_PLLSAI1_Config>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b52:	e00c      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	3320      	adds	r3, #32
 8003b58:	2100      	movs	r1, #0
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f000 fba6 	bl	80042ac <RCCEx_PLLSAI2_Config>
 8003b60:	4603      	mov	r3, r0
 8003b62:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b64:	e003      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	74fb      	strb	r3, [r7, #19]
      break;
 8003b6a:	e000      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003b6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b6e:	7cfb      	ldrb	r3, [r7, #19]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d10b      	bne.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b74:	4b76      	ldr	r3, [pc, #472]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b7a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b82:	4973      	ldr	r1, [pc, #460]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003b8a:	e001      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b8c:	7cfb      	ldrb	r3, [r7, #19]
 8003b8e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d041      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ba0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003ba4:	d02a      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003ba6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003baa:	d824      	bhi.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003bac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003bb0:	d008      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003bb2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003bb6:	d81e      	bhi.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00a      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003bbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003bc0:	d010      	beq.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003bc2:	e018      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003bc4:	4b62      	ldr	r3, [pc, #392]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	4a61      	ldr	r2, [pc, #388]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bce:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003bd0:	e015      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	3304      	adds	r3, #4
 8003bd6:	2100      	movs	r1, #0
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f000 fa73 	bl	80040c4 <RCCEx_PLLSAI1_Config>
 8003bde:	4603      	mov	r3, r0
 8003be0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003be2:	e00c      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	3320      	adds	r3, #32
 8003be8:	2100      	movs	r1, #0
 8003bea:	4618      	mov	r0, r3
 8003bec:	f000 fb5e 	bl	80042ac <RCCEx_PLLSAI2_Config>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003bf4:	e003      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	74fb      	strb	r3, [r7, #19]
      break;
 8003bfa:	e000      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003bfc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bfe:	7cfb      	ldrb	r3, [r7, #19]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d10b      	bne.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c04:	4b52      	ldr	r3, [pc, #328]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c0a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c12:	494f      	ldr	r1, [pc, #316]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003c1a:	e001      	b.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c1c:	7cfb      	ldrb	r3, [r7, #19]
 8003c1e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	f000 80a0 	beq.w	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c32:	4b47      	ldr	r3, [pc, #284]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e000      	b.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003c42:	2300      	movs	r3, #0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00d      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c48:	4b41      	ldr	r3, [pc, #260]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c4c:	4a40      	ldr	r2, [pc, #256]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c52:	6593      	str	r3, [r2, #88]	; 0x58
 8003c54:	4b3e      	ldr	r3, [pc, #248]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c5c:	60bb      	str	r3, [r7, #8]
 8003c5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c60:	2301      	movs	r3, #1
 8003c62:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c64:	4b3b      	ldr	r3, [pc, #236]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a3a      	ldr	r2, [pc, #232]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c6e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c70:	f7fe fc4c 	bl	800250c <HAL_GetTick>
 8003c74:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003c76:	e009      	b.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c78:	f7fe fc48 	bl	800250c <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d902      	bls.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	74fb      	strb	r3, [r7, #19]
        break;
 8003c8a:	e005      	b.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003c8c:	4b31      	ldr	r3, [pc, #196]	; (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d0ef      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003c98:	7cfb      	ldrb	r3, [r7, #19]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d15c      	bne.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003c9e:	4b2c      	ldr	r3, [pc, #176]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ca4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ca8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d01f      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d019      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003cbc:	4b24      	ldr	r3, [pc, #144]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cc6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003cc8:	4b21      	ldr	r3, [pc, #132]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cce:	4a20      	ldr	r2, [pc, #128]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003cd8:	4b1d      	ldr	r3, [pc, #116]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cde:	4a1c      	ldr	r2, [pc, #112]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ce0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ce4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ce8:	4a19      	ldr	r2, [pc, #100]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	f003 0301 	and.w	r3, r3, #1
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d016      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cfa:	f7fe fc07 	bl	800250c <HAL_GetTick>
 8003cfe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d00:	e00b      	b.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d02:	f7fe fc03 	bl	800250c <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d902      	bls.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	74fb      	strb	r3, [r7, #19]
            break;
 8003d18:	e006      	b.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d1a:	4b0d      	ldr	r3, [pc, #52]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d20:	f003 0302 	and.w	r3, r3, #2
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d0ec      	beq.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003d28:	7cfb      	ldrb	r3, [r7, #19]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d10c      	bne.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d2e:	4b08      	ldr	r3, [pc, #32]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d3e:	4904      	ldr	r1, [pc, #16]	; (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003d46:	e009      	b.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d48:	7cfb      	ldrb	r3, [r7, #19]
 8003d4a:	74bb      	strb	r3, [r7, #18]
 8003d4c:	e006      	b.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003d4e:	bf00      	nop
 8003d50:	40021000 	.word	0x40021000
 8003d54:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d58:	7cfb      	ldrb	r3, [r7, #19]
 8003d5a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d5c:	7c7b      	ldrb	r3, [r7, #17]
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d105      	bne.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d62:	4b9e      	ldr	r3, [pc, #632]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d66:	4a9d      	ldr	r2, [pc, #628]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d6c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0301 	and.w	r3, r3, #1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00a      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d7a:	4b98      	ldr	r3, [pc, #608]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d80:	f023 0203 	bic.w	r2, r3, #3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d88:	4994      	ldr	r1, [pc, #592]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0302 	and.w	r3, r3, #2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d00a      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d9c:	4b8f      	ldr	r3, [pc, #572]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003da2:	f023 020c 	bic.w	r2, r3, #12
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003daa:	498c      	ldr	r1, [pc, #560]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dac:	4313      	orrs	r3, r2
 8003dae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d00a      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003dbe:	4b87      	ldr	r3, [pc, #540]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dc4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dcc:	4983      	ldr	r1, [pc, #524]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0308 	and.w	r3, r3, #8
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d00a      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003de0:	4b7e      	ldr	r3, [pc, #504]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003de6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dee:	497b      	ldr	r1, [pc, #492]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003df0:	4313      	orrs	r3, r2
 8003df2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0310 	and.w	r3, r3, #16
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00a      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e02:	4b76      	ldr	r3, [pc, #472]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e08:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e10:	4972      	ldr	r1, [pc, #456]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0320 	and.w	r3, r3, #32
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d00a      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e24:	4b6d      	ldr	r3, [pc, #436]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e2a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e32:	496a      	ldr	r1, [pc, #424]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00a      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e46:	4b65      	ldr	r3, [pc, #404]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e4c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e54:	4961      	ldr	r1, [pc, #388]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d00a      	beq.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003e68:	4b5c      	ldr	r3, [pc, #368]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e6e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e76:	4959      	ldr	r1, [pc, #356]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00a      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e8a:	4b54      	ldr	r3, [pc, #336]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e90:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e98:	4950      	ldr	r1, [pc, #320]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00a      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003eac:	4b4b      	ldr	r3, [pc, #300]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eb2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eba:	4948      	ldr	r1, [pc, #288]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00a      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ece:	4b43      	ldr	r3, [pc, #268]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ed4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003edc:	493f      	ldr	r1, [pc, #252]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d028      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ef0:	4b3a      	ldr	r3, [pc, #232]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ef6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003efe:	4937      	ldr	r1, [pc, #220]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f00:	4313      	orrs	r3, r2
 8003f02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f0e:	d106      	bne.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f10:	4b32      	ldr	r3, [pc, #200]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	4a31      	ldr	r2, [pc, #196]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f1a:	60d3      	str	r3, [r2, #12]
 8003f1c:	e011      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f22:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f26:	d10c      	bne.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	3304      	adds	r3, #4
 8003f2c:	2101      	movs	r1, #1
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f000 f8c8 	bl	80040c4 <RCCEx_PLLSAI1_Config>
 8003f34:	4603      	mov	r3, r0
 8003f36:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003f38:	7cfb      	ldrb	r3, [r7, #19]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d001      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003f3e:	7cfb      	ldrb	r3, [r7, #19]
 8003f40:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d028      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003f4e:	4b23      	ldr	r3, [pc, #140]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f54:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f5c:	491f      	ldr	r1, [pc, #124]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f68:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f6c:	d106      	bne.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f6e:	4b1b      	ldr	r3, [pc, #108]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	4a1a      	ldr	r2, [pc, #104]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f78:	60d3      	str	r3, [r2, #12]
 8003f7a:	e011      	b.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f80:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f84:	d10c      	bne.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	3304      	adds	r3, #4
 8003f8a:	2101      	movs	r1, #1
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f000 f899 	bl	80040c4 <RCCEx_PLLSAI1_Config>
 8003f92:	4603      	mov	r3, r0
 8003f94:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f96:	7cfb      	ldrb	r3, [r7, #19]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d001      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003f9c:	7cfb      	ldrb	r3, [r7, #19]
 8003f9e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d02b      	beq.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003fac:	4b0b      	ldr	r3, [pc, #44]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fba:	4908      	ldr	r1, [pc, #32]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fc6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003fca:	d109      	bne.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fcc:	4b03      	ldr	r3, [pc, #12]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	4a02      	ldr	r2, [pc, #8]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fd6:	60d3      	str	r3, [r2, #12]
 8003fd8:	e014      	b.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003fda:	bf00      	nop
 8003fdc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fe4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003fe8:	d10c      	bne.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	3304      	adds	r3, #4
 8003fee:	2101      	movs	r1, #1
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f000 f867 	bl	80040c4 <RCCEx_PLLSAI1_Config>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ffa:	7cfb      	ldrb	r3, [r7, #19]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d001      	beq.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004000:	7cfb      	ldrb	r3, [r7, #19]
 8004002:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800400c:	2b00      	cmp	r3, #0
 800400e:	d02f      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004010:	4b2b      	ldr	r3, [pc, #172]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004016:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800401e:	4928      	ldr	r1, [pc, #160]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004020:	4313      	orrs	r3, r2
 8004022:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800402a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800402e:	d10d      	bne.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	3304      	adds	r3, #4
 8004034:	2102      	movs	r1, #2
 8004036:	4618      	mov	r0, r3
 8004038:	f000 f844 	bl	80040c4 <RCCEx_PLLSAI1_Config>
 800403c:	4603      	mov	r3, r0
 800403e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004040:	7cfb      	ldrb	r3, [r7, #19]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d014      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004046:	7cfb      	ldrb	r3, [r7, #19]
 8004048:	74bb      	strb	r3, [r7, #18]
 800404a:	e011      	b.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004050:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004054:	d10c      	bne.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	3320      	adds	r3, #32
 800405a:	2102      	movs	r1, #2
 800405c:	4618      	mov	r0, r3
 800405e:	f000 f925 	bl	80042ac <RCCEx_PLLSAI2_Config>
 8004062:	4603      	mov	r3, r0
 8004064:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004066:	7cfb      	ldrb	r3, [r7, #19]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d001      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800406c:	7cfb      	ldrb	r3, [r7, #19]
 800406e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d00a      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800407c:	4b10      	ldr	r3, [pc, #64]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800407e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004082:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800408a:	490d      	ldr	r1, [pc, #52]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800408c:	4313      	orrs	r3, r2
 800408e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00b      	beq.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800409e:	4b08      	ldr	r3, [pc, #32]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80040ae:	4904      	ldr	r1, [pc, #16]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040b0:	4313      	orrs	r3, r2
 80040b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80040b6:	7cbb      	ldrb	r3, [r7, #18]
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3718      	adds	r7, #24
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	40021000 	.word	0x40021000

080040c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80040ce:	2300      	movs	r3, #0
 80040d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80040d2:	4b75      	ldr	r3, [pc, #468]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	f003 0303 	and.w	r3, r3, #3
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d018      	beq.n	8004110 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80040de:	4b72      	ldr	r3, [pc, #456]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	f003 0203 	and.w	r2, r3, #3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d10d      	bne.n	800410a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
       ||
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d009      	beq.n	800410a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80040f6:	4b6c      	ldr	r3, [pc, #432]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	091b      	lsrs	r3, r3, #4
 80040fc:	f003 0307 	and.w	r3, r3, #7
 8004100:	1c5a      	adds	r2, r3, #1
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
       ||
 8004106:	429a      	cmp	r2, r3
 8004108:	d047      	beq.n	800419a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	73fb      	strb	r3, [r7, #15]
 800410e:	e044      	b.n	800419a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2b03      	cmp	r3, #3
 8004116:	d018      	beq.n	800414a <RCCEx_PLLSAI1_Config+0x86>
 8004118:	2b03      	cmp	r3, #3
 800411a:	d825      	bhi.n	8004168 <RCCEx_PLLSAI1_Config+0xa4>
 800411c:	2b01      	cmp	r3, #1
 800411e:	d002      	beq.n	8004126 <RCCEx_PLLSAI1_Config+0x62>
 8004120:	2b02      	cmp	r3, #2
 8004122:	d009      	beq.n	8004138 <RCCEx_PLLSAI1_Config+0x74>
 8004124:	e020      	b.n	8004168 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004126:	4b60      	ldr	r3, [pc, #384]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d11d      	bne.n	800416e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004136:	e01a      	b.n	800416e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004138:	4b5b      	ldr	r3, [pc, #364]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004140:	2b00      	cmp	r3, #0
 8004142:	d116      	bne.n	8004172 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004148:	e013      	b.n	8004172 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800414a:	4b57      	ldr	r3, [pc, #348]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10f      	bne.n	8004176 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004156:	4b54      	ldr	r3, [pc, #336]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d109      	bne.n	8004176 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004166:	e006      	b.n	8004176 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	73fb      	strb	r3, [r7, #15]
      break;
 800416c:	e004      	b.n	8004178 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800416e:	bf00      	nop
 8004170:	e002      	b.n	8004178 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004172:	bf00      	nop
 8004174:	e000      	b.n	8004178 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004176:	bf00      	nop
    }

    if(status == HAL_OK)
 8004178:	7bfb      	ldrb	r3, [r7, #15]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d10d      	bne.n	800419a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800417e:	4b4a      	ldr	r3, [pc, #296]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6819      	ldr	r1, [r3, #0]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	3b01      	subs	r3, #1
 8004190:	011b      	lsls	r3, r3, #4
 8004192:	430b      	orrs	r3, r1
 8004194:	4944      	ldr	r1, [pc, #272]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004196:	4313      	orrs	r3, r2
 8004198:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800419a:	7bfb      	ldrb	r3, [r7, #15]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d17d      	bne.n	800429c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80041a0:	4b41      	ldr	r3, [pc, #260]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a40      	ldr	r2, [pc, #256]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041a6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80041aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041ac:	f7fe f9ae 	bl	800250c <HAL_GetTick>
 80041b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80041b2:	e009      	b.n	80041c8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041b4:	f7fe f9aa 	bl	800250c <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d902      	bls.n	80041c8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	73fb      	strb	r3, [r7, #15]
        break;
 80041c6:	e005      	b.n	80041d4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80041c8:	4b37      	ldr	r3, [pc, #220]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d1ef      	bne.n	80041b4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80041d4:	7bfb      	ldrb	r3, [r7, #15]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d160      	bne.n	800429c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d111      	bne.n	8004204 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80041e0:	4b31      	ldr	r3, [pc, #196]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041e2:	691b      	ldr	r3, [r3, #16]
 80041e4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80041e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	6892      	ldr	r2, [r2, #8]
 80041f0:	0211      	lsls	r1, r2, #8
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	68d2      	ldr	r2, [r2, #12]
 80041f6:	0912      	lsrs	r2, r2, #4
 80041f8:	0452      	lsls	r2, r2, #17
 80041fa:	430a      	orrs	r2, r1
 80041fc:	492a      	ldr	r1, [pc, #168]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	610b      	str	r3, [r1, #16]
 8004202:	e027      	b.n	8004254 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	2b01      	cmp	r3, #1
 8004208:	d112      	bne.n	8004230 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800420a:	4b27      	ldr	r3, [pc, #156]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800420c:	691b      	ldr	r3, [r3, #16]
 800420e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004212:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	6892      	ldr	r2, [r2, #8]
 800421a:	0211      	lsls	r1, r2, #8
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	6912      	ldr	r2, [r2, #16]
 8004220:	0852      	lsrs	r2, r2, #1
 8004222:	3a01      	subs	r2, #1
 8004224:	0552      	lsls	r2, r2, #21
 8004226:	430a      	orrs	r2, r1
 8004228:	491f      	ldr	r1, [pc, #124]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800422a:	4313      	orrs	r3, r2
 800422c:	610b      	str	r3, [r1, #16]
 800422e:	e011      	b.n	8004254 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004230:	4b1d      	ldr	r3, [pc, #116]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004232:	691b      	ldr	r3, [r3, #16]
 8004234:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004238:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	6892      	ldr	r2, [r2, #8]
 8004240:	0211      	lsls	r1, r2, #8
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	6952      	ldr	r2, [r2, #20]
 8004246:	0852      	lsrs	r2, r2, #1
 8004248:	3a01      	subs	r2, #1
 800424a:	0652      	lsls	r2, r2, #25
 800424c:	430a      	orrs	r2, r1
 800424e:	4916      	ldr	r1, [pc, #88]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004250:	4313      	orrs	r3, r2
 8004252:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004254:	4b14      	ldr	r3, [pc, #80]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a13      	ldr	r2, [pc, #76]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800425a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800425e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004260:	f7fe f954 	bl	800250c <HAL_GetTick>
 8004264:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004266:	e009      	b.n	800427c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004268:	f7fe f950 	bl	800250c <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	2b02      	cmp	r3, #2
 8004274:	d902      	bls.n	800427c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	73fb      	strb	r3, [r7, #15]
          break;
 800427a:	e005      	b.n	8004288 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800427c:	4b0a      	ldr	r3, [pc, #40]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d0ef      	beq.n	8004268 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004288:	7bfb      	ldrb	r3, [r7, #15]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d106      	bne.n	800429c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800428e:	4b06      	ldr	r3, [pc, #24]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004290:	691a      	ldr	r2, [r3, #16]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	4904      	ldr	r1, [pc, #16]	; (80042a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004298:	4313      	orrs	r3, r2
 800429a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800429c:	7bfb      	ldrb	r3, [r7, #15]
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3710      	adds	r7, #16
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	40021000 	.word	0x40021000

080042ac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042b6:	2300      	movs	r3, #0
 80042b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042ba:	4b6a      	ldr	r3, [pc, #424]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	f003 0303 	and.w	r3, r3, #3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d018      	beq.n	80042f8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80042c6:	4b67      	ldr	r3, [pc, #412]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	f003 0203 	and.w	r2, r3, #3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d10d      	bne.n	80042f2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
       ||
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d009      	beq.n	80042f2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80042de:	4b61      	ldr	r3, [pc, #388]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	091b      	lsrs	r3, r3, #4
 80042e4:	f003 0307 	and.w	r3, r3, #7
 80042e8:	1c5a      	adds	r2, r3, #1
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
       ||
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d047      	beq.n	8004382 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	73fb      	strb	r3, [r7, #15]
 80042f6:	e044      	b.n	8004382 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2b03      	cmp	r3, #3
 80042fe:	d018      	beq.n	8004332 <RCCEx_PLLSAI2_Config+0x86>
 8004300:	2b03      	cmp	r3, #3
 8004302:	d825      	bhi.n	8004350 <RCCEx_PLLSAI2_Config+0xa4>
 8004304:	2b01      	cmp	r3, #1
 8004306:	d002      	beq.n	800430e <RCCEx_PLLSAI2_Config+0x62>
 8004308:	2b02      	cmp	r3, #2
 800430a:	d009      	beq.n	8004320 <RCCEx_PLLSAI2_Config+0x74>
 800430c:	e020      	b.n	8004350 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800430e:	4b55      	ldr	r3, [pc, #340]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d11d      	bne.n	8004356 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800431e:	e01a      	b.n	8004356 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004320:	4b50      	ldr	r3, [pc, #320]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004328:	2b00      	cmp	r3, #0
 800432a:	d116      	bne.n	800435a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004330:	e013      	b.n	800435a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004332:	4b4c      	ldr	r3, [pc, #304]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10f      	bne.n	800435e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800433e:	4b49      	ldr	r3, [pc, #292]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d109      	bne.n	800435e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800434e:	e006      	b.n	800435e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	73fb      	strb	r3, [r7, #15]
      break;
 8004354:	e004      	b.n	8004360 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004356:	bf00      	nop
 8004358:	e002      	b.n	8004360 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800435a:	bf00      	nop
 800435c:	e000      	b.n	8004360 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800435e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004360:	7bfb      	ldrb	r3, [r7, #15]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d10d      	bne.n	8004382 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004366:	4b3f      	ldr	r3, [pc, #252]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6819      	ldr	r1, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	3b01      	subs	r3, #1
 8004378:	011b      	lsls	r3, r3, #4
 800437a:	430b      	orrs	r3, r1
 800437c:	4939      	ldr	r1, [pc, #228]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 800437e:	4313      	orrs	r3, r2
 8004380:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004382:	7bfb      	ldrb	r3, [r7, #15]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d167      	bne.n	8004458 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004388:	4b36      	ldr	r3, [pc, #216]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a35      	ldr	r2, [pc, #212]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 800438e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004392:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004394:	f7fe f8ba 	bl	800250c <HAL_GetTick>
 8004398:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800439a:	e009      	b.n	80043b0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800439c:	f7fe f8b6 	bl	800250c <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d902      	bls.n	80043b0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	73fb      	strb	r3, [r7, #15]
        break;
 80043ae:	e005      	b.n	80043bc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043b0:	4b2c      	ldr	r3, [pc, #176]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1ef      	bne.n	800439c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80043bc:	7bfb      	ldrb	r3, [r7, #15]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d14a      	bne.n	8004458 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d111      	bne.n	80043ec <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80043c8:	4b26      	ldr	r3, [pc, #152]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043ca:	695b      	ldr	r3, [r3, #20]
 80043cc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80043d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	6892      	ldr	r2, [r2, #8]
 80043d8:	0211      	lsls	r1, r2, #8
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	68d2      	ldr	r2, [r2, #12]
 80043de:	0912      	lsrs	r2, r2, #4
 80043e0:	0452      	lsls	r2, r2, #17
 80043e2:	430a      	orrs	r2, r1
 80043e4:	491f      	ldr	r1, [pc, #124]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	614b      	str	r3, [r1, #20]
 80043ea:	e011      	b.n	8004410 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80043ec:	4b1d      	ldr	r3, [pc, #116]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043ee:	695b      	ldr	r3, [r3, #20]
 80043f0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80043f4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	6892      	ldr	r2, [r2, #8]
 80043fc:	0211      	lsls	r1, r2, #8
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	6912      	ldr	r2, [r2, #16]
 8004402:	0852      	lsrs	r2, r2, #1
 8004404:	3a01      	subs	r2, #1
 8004406:	0652      	lsls	r2, r2, #25
 8004408:	430a      	orrs	r2, r1
 800440a:	4916      	ldr	r1, [pc, #88]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 800440c:	4313      	orrs	r3, r2
 800440e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004410:	4b14      	ldr	r3, [pc, #80]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a13      	ldr	r2, [pc, #76]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004416:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800441a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800441c:	f7fe f876 	bl	800250c <HAL_GetTick>
 8004420:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004422:	e009      	b.n	8004438 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004424:	f7fe f872 	bl	800250c <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	2b02      	cmp	r3, #2
 8004430:	d902      	bls.n	8004438 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004432:	2303      	movs	r3, #3
 8004434:	73fb      	strb	r3, [r7, #15]
          break;
 8004436:	e005      	b.n	8004444 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004438:	4b0a      	ldr	r3, [pc, #40]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d0ef      	beq.n	8004424 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004444:	7bfb      	ldrb	r3, [r7, #15]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d106      	bne.n	8004458 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800444a:	4b06      	ldr	r3, [pc, #24]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 800444c:	695a      	ldr	r2, [r3, #20]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	695b      	ldr	r3, [r3, #20]
 8004452:	4904      	ldr	r1, [pc, #16]	; (8004464 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004454:	4313      	orrs	r3, r2
 8004456:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004458:	7bfb      	ldrb	r3, [r7, #15]
}
 800445a:	4618      	mov	r0, r3
 800445c:	3710      	adds	r7, #16
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	40021000 	.word	0x40021000

08004468 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d101      	bne.n	800447a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e095      	b.n	80045a6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447e:	2b00      	cmp	r3, #0
 8004480:	d108      	bne.n	8004494 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800448a:	d009      	beq.n	80044a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	61da      	str	r2, [r3, #28]
 8004492:	e005      	b.n	80044a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d106      	bne.n	80044c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f000 f877 	bl	80045ae <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2202      	movs	r2, #2
 80044c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044d6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80044e0:	d902      	bls.n	80044e8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80044e2:	2300      	movs	r3, #0
 80044e4:	60fb      	str	r3, [r7, #12]
 80044e6:	e002      	b.n	80044ee <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80044e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80044ec:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80044f6:	d007      	beq.n	8004508 <HAL_SPI_Init+0xa0>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004500:	d002      	beq.n	8004508 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004518:	431a      	orrs	r2, r3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	f003 0302 	and.w	r3, r3, #2
 8004522:	431a      	orrs	r2, r3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	695b      	ldr	r3, [r3, #20]
 8004528:	f003 0301 	and.w	r3, r3, #1
 800452c:	431a      	orrs	r2, r3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004536:	431a      	orrs	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	69db      	ldr	r3, [r3, #28]
 800453c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004540:	431a      	orrs	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a1b      	ldr	r3, [r3, #32]
 8004546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800454a:	ea42 0103 	orr.w	r1, r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004552:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	430a      	orrs	r2, r1
 800455c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	699b      	ldr	r3, [r3, #24]
 8004562:	0c1b      	lsrs	r3, r3, #16
 8004564:	f003 0204 	and.w	r2, r3, #4
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456c:	f003 0310 	and.w	r3, r3, #16
 8004570:	431a      	orrs	r2, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004576:	f003 0308 	and.w	r3, r3, #8
 800457a:	431a      	orrs	r2, r3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004584:	ea42 0103 	orr.w	r1, r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	430a      	orrs	r2, r1
 8004594:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80045a4:	2300      	movs	r3, #0
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3710      	adds	r7, #16
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}

080045ae <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80045ae:	b480      	push	{r7}
 80045b0:	b083      	sub	sp, #12
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80045b6:	bf00      	nop
 80045b8:	370c      	adds	r7, #12
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr

080045c2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b08a      	sub	sp, #40	; 0x28
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	60f8      	str	r0, [r7, #12]
 80045ca:	60b9      	str	r1, [r7, #8]
 80045cc:	607a      	str	r2, [r7, #4]
 80045ce:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80045d0:	2301      	movs	r3, #1
 80045d2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80045d4:	2300      	movs	r3, #0
 80045d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d101      	bne.n	80045e8 <HAL_SPI_TransmitReceive+0x26>
 80045e4:	2302      	movs	r3, #2
 80045e6:	e1fb      	b.n	80049e0 <HAL_SPI_TransmitReceive+0x41e>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045f0:	f7fd ff8c 	bl	800250c <HAL_GetTick>
 80045f4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80045fc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004604:	887b      	ldrh	r3, [r7, #2]
 8004606:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004608:	887b      	ldrh	r3, [r7, #2]
 800460a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800460c:	7efb      	ldrb	r3, [r7, #27]
 800460e:	2b01      	cmp	r3, #1
 8004610:	d00e      	beq.n	8004630 <HAL_SPI_TransmitReceive+0x6e>
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004618:	d106      	bne.n	8004628 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d102      	bne.n	8004628 <HAL_SPI_TransmitReceive+0x66>
 8004622:	7efb      	ldrb	r3, [r7, #27]
 8004624:	2b04      	cmp	r3, #4
 8004626:	d003      	beq.n	8004630 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004628:	2302      	movs	r3, #2
 800462a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800462e:	e1cd      	b.n	80049cc <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d005      	beq.n	8004642 <HAL_SPI_TransmitReceive+0x80>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d002      	beq.n	8004642 <HAL_SPI_TransmitReceive+0x80>
 800463c:	887b      	ldrh	r3, [r7, #2]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d103      	bne.n	800464a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004648:	e1c0      	b.n	80049cc <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004650:	b2db      	uxtb	r3, r3
 8004652:	2b04      	cmp	r3, #4
 8004654:	d003      	beq.n	800465e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2205      	movs	r2, #5
 800465a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	887a      	ldrh	r2, [r7, #2]
 800466e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	887a      	ldrh	r2, [r7, #2]
 8004676:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	68ba      	ldr	r2, [r7, #8]
 800467e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	887a      	ldrh	r2, [r7, #2]
 8004684:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	887a      	ldrh	r2, [r7, #2]
 800468a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2200      	movs	r2, #0
 8004690:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80046a0:	d802      	bhi.n	80046a8 <HAL_SPI_TransmitReceive+0xe6>
 80046a2:	8a3b      	ldrh	r3, [r7, #16]
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d908      	bls.n	80046ba <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	685a      	ldr	r2, [r3, #4]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80046b6:	605a      	str	r2, [r3, #4]
 80046b8:	e007      	b.n	80046ca <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80046c8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046d4:	2b40      	cmp	r3, #64	; 0x40
 80046d6:	d007      	beq.n	80046e8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80046f0:	d97c      	bls.n	80047ec <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d002      	beq.n	8004700 <HAL_SPI_TransmitReceive+0x13e>
 80046fa:	8a7b      	ldrh	r3, [r7, #18]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d169      	bne.n	80047d4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004704:	881a      	ldrh	r2, [r3, #0]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004710:	1c9a      	adds	r2, r3, #2
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800471a:	b29b      	uxth	r3, r3
 800471c:	3b01      	subs	r3, #1
 800471e:	b29a      	uxth	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004724:	e056      	b.n	80047d4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	2b02      	cmp	r3, #2
 8004732:	d11b      	bne.n	800476c <HAL_SPI_TransmitReceive+0x1aa>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004738:	b29b      	uxth	r3, r3
 800473a:	2b00      	cmp	r3, #0
 800473c:	d016      	beq.n	800476c <HAL_SPI_TransmitReceive+0x1aa>
 800473e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004740:	2b01      	cmp	r3, #1
 8004742:	d113      	bne.n	800476c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004748:	881a      	ldrh	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004754:	1c9a      	adds	r2, r3, #2
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800475e:	b29b      	uxth	r3, r3
 8004760:	3b01      	subs	r3, #1
 8004762:	b29a      	uxth	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004768:	2300      	movs	r3, #0
 800476a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f003 0301 	and.w	r3, r3, #1
 8004776:	2b01      	cmp	r3, #1
 8004778:	d11c      	bne.n	80047b4 <HAL_SPI_TransmitReceive+0x1f2>
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004780:	b29b      	uxth	r3, r3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d016      	beq.n	80047b4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68da      	ldr	r2, [r3, #12]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004790:	b292      	uxth	r2, r2
 8004792:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004798:	1c9a      	adds	r2, r3, #2
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	3b01      	subs	r3, #1
 80047a8:	b29a      	uxth	r2, r3
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047b0:	2301      	movs	r3, #1
 80047b2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80047b4:	f7fd feaa 	bl	800250c <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d807      	bhi.n	80047d4 <HAL_SPI_TransmitReceive+0x212>
 80047c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ca:	d003      	beq.n	80047d4 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80047d2:	e0fb      	b.n	80049cc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047d8:	b29b      	uxth	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1a3      	bne.n	8004726 <HAL_SPI_TransmitReceive+0x164>
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d19d      	bne.n	8004726 <HAL_SPI_TransmitReceive+0x164>
 80047ea:	e0df      	b.n	80049ac <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d003      	beq.n	80047fc <HAL_SPI_TransmitReceive+0x23a>
 80047f4:	8a7b      	ldrh	r3, [r7, #18]
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	f040 80cb 	bne.w	8004992 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004800:	b29b      	uxth	r3, r3
 8004802:	2b01      	cmp	r3, #1
 8004804:	d912      	bls.n	800482c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800480a:	881a      	ldrh	r2, [r3, #0]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004816:	1c9a      	adds	r2, r3, #2
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004820:	b29b      	uxth	r3, r3
 8004822:	3b02      	subs	r3, #2
 8004824:	b29a      	uxth	r2, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	87da      	strh	r2, [r3, #62]	; 0x3e
 800482a:	e0b2      	b.n	8004992 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	330c      	adds	r3, #12
 8004836:	7812      	ldrb	r2, [r2, #0]
 8004838:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800483e:	1c5a      	adds	r2, r3, #1
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004848:	b29b      	uxth	r3, r3
 800484a:	3b01      	subs	r3, #1
 800484c:	b29a      	uxth	r2, r3
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004852:	e09e      	b.n	8004992 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f003 0302 	and.w	r3, r3, #2
 800485e:	2b02      	cmp	r3, #2
 8004860:	d134      	bne.n	80048cc <HAL_SPI_TransmitReceive+0x30a>
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004866:	b29b      	uxth	r3, r3
 8004868:	2b00      	cmp	r3, #0
 800486a:	d02f      	beq.n	80048cc <HAL_SPI_TransmitReceive+0x30a>
 800486c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486e:	2b01      	cmp	r3, #1
 8004870:	d12c      	bne.n	80048cc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004876:	b29b      	uxth	r3, r3
 8004878:	2b01      	cmp	r3, #1
 800487a:	d912      	bls.n	80048a2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004880:	881a      	ldrh	r2, [r3, #0]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800488c:	1c9a      	adds	r2, r3, #2
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004896:	b29b      	uxth	r3, r3
 8004898:	3b02      	subs	r3, #2
 800489a:	b29a      	uxth	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80048a0:	e012      	b.n	80048c8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	330c      	adds	r3, #12
 80048ac:	7812      	ldrb	r2, [r2, #0]
 80048ae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b4:	1c5a      	adds	r2, r3, #1
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048be:	b29b      	uxth	r3, r3
 80048c0:	3b01      	subs	r3, #1
 80048c2:	b29a      	uxth	r2, r3
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048c8:	2300      	movs	r3, #0
 80048ca:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d148      	bne.n	800496c <HAL_SPI_TransmitReceive+0x3aa>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d042      	beq.n	800496c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d923      	bls.n	800493a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	68da      	ldr	r2, [r3, #12]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fc:	b292      	uxth	r2, r2
 80048fe:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004904:	1c9a      	adds	r2, r3, #2
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004910:	b29b      	uxth	r3, r3
 8004912:	3b02      	subs	r3, #2
 8004914:	b29a      	uxth	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004922:	b29b      	uxth	r3, r3
 8004924:	2b01      	cmp	r3, #1
 8004926:	d81f      	bhi.n	8004968 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	685a      	ldr	r2, [r3, #4]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004936:	605a      	str	r2, [r3, #4]
 8004938:	e016      	b.n	8004968 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f103 020c 	add.w	r2, r3, #12
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004946:	7812      	ldrb	r2, [r2, #0]
 8004948:	b2d2      	uxtb	r2, r2
 800494a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004950:	1c5a      	adds	r2, r3, #1
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800495c:	b29b      	uxth	r3, r3
 800495e:	3b01      	subs	r3, #1
 8004960:	b29a      	uxth	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004968:	2301      	movs	r3, #1
 800496a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800496c:	f7fd fdce 	bl	800250c <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004978:	429a      	cmp	r2, r3
 800497a:	d803      	bhi.n	8004984 <HAL_SPI_TransmitReceive+0x3c2>
 800497c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800497e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004982:	d102      	bne.n	800498a <HAL_SPI_TransmitReceive+0x3c8>
 8004984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004986:	2b00      	cmp	r3, #0
 8004988:	d103      	bne.n	8004992 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004990:	e01c      	b.n	80049cc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004996:	b29b      	uxth	r3, r3
 8004998:	2b00      	cmp	r3, #0
 800499a:	f47f af5b 	bne.w	8004854 <HAL_SPI_TransmitReceive+0x292>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	f47f af54 	bne.w	8004854 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049ac:	69fa      	ldr	r2, [r7, #28]
 80049ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80049b0:	68f8      	ldr	r0, [r7, #12]
 80049b2:	f000 f945 	bl	8004c40 <SPI_EndRxTxTransaction>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d006      	beq.n	80049ca <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2220      	movs	r2, #32
 80049c6:	661a      	str	r2, [r3, #96]	; 0x60
 80049c8:	e000      	b.n	80049cc <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80049ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80049dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3728      	adds	r7, #40	; 0x28
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80049f6:	b2db      	uxtb	r3, r3
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b088      	sub	sp, #32
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	603b      	str	r3, [r7, #0]
 8004a10:	4613      	mov	r3, r2
 8004a12:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a14:	f7fd fd7a 	bl	800250c <HAL_GetTick>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a1c:	1a9b      	subs	r3, r3, r2
 8004a1e:	683a      	ldr	r2, [r7, #0]
 8004a20:	4413      	add	r3, r2
 8004a22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a24:	f7fd fd72 	bl	800250c <HAL_GetTick>
 8004a28:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a2a:	4b39      	ldr	r3, [pc, #228]	; (8004b10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	015b      	lsls	r3, r3, #5
 8004a30:	0d1b      	lsrs	r3, r3, #20
 8004a32:	69fa      	ldr	r2, [r7, #28]
 8004a34:	fb02 f303 	mul.w	r3, r2, r3
 8004a38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a3a:	e054      	b.n	8004ae6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a42:	d050      	beq.n	8004ae6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a44:	f7fd fd62 	bl	800250c <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	69fa      	ldr	r2, [r7, #28]
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d902      	bls.n	8004a5a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d13d      	bne.n	8004ad6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	685a      	ldr	r2, [r3, #4]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004a68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a72:	d111      	bne.n	8004a98 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a7c:	d004      	beq.n	8004a88 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a86:	d107      	bne.n	8004a98 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004aa0:	d10f      	bne.n	8004ac2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ab0:	601a      	str	r2, [r3, #0]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ac0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2200      	movs	r2, #0
 8004ace:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e017      	b.n	8004b06 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d101      	bne.n	8004ae0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004adc:	2300      	movs	r3, #0
 8004ade:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	689a      	ldr	r2, [r3, #8]
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	4013      	ands	r3, r2
 8004af0:	68ba      	ldr	r2, [r7, #8]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	bf0c      	ite	eq
 8004af6:	2301      	moveq	r3, #1
 8004af8:	2300      	movne	r3, #0
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	461a      	mov	r2, r3
 8004afe:	79fb      	ldrb	r3, [r7, #7]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d19b      	bne.n	8004a3c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b04:	2300      	movs	r3, #0
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3720      	adds	r7, #32
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	20000018 	.word	0x20000018

08004b14 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b08a      	sub	sp, #40	; 0x28
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]
 8004b20:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004b22:	2300      	movs	r3, #0
 8004b24:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004b26:	f7fd fcf1 	bl	800250c <HAL_GetTick>
 8004b2a:	4602      	mov	r2, r0
 8004b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b2e:	1a9b      	subs	r3, r3, r2
 8004b30:	683a      	ldr	r2, [r7, #0]
 8004b32:	4413      	add	r3, r2
 8004b34:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004b36:	f7fd fce9 	bl	800250c <HAL_GetTick>
 8004b3a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	330c      	adds	r3, #12
 8004b42:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004b44:	4b3d      	ldr	r3, [pc, #244]	; (8004c3c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	4413      	add	r3, r2
 8004b4e:	00da      	lsls	r2, r3, #3
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	0d1b      	lsrs	r3, r3, #20
 8004b54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b56:	fb02 f303 	mul.w	r3, r2, r3
 8004b5a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004b5c:	e060      	b.n	8004c20 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004b64:	d107      	bne.n	8004b76 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d104      	bne.n	8004b76 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	781b      	ldrb	r3, [r3, #0]
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004b74:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b7c:	d050      	beq.n	8004c20 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b7e:	f7fd fcc5 	bl	800250c <HAL_GetTick>
 8004b82:	4602      	mov	r2, r0
 8004b84:	6a3b      	ldr	r3, [r7, #32]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d902      	bls.n	8004b94 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d13d      	bne.n	8004c10 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	685a      	ldr	r2, [r3, #4]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004ba2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bac:	d111      	bne.n	8004bd2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bb6:	d004      	beq.n	8004bc2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bc0:	d107      	bne.n	8004bd2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bd0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bda:	d10f      	bne.n	8004bfc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004bea:	601a      	str	r2, [r3, #0]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bfa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2200      	movs	r2, #0
 8004c08:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e010      	b.n	8004c32 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c10:	69bb      	ldr	r3, [r7, #24]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d101      	bne.n	8004c1a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004c16:	2300      	movs	r3, #0
 8004c18:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004c1a:	69bb      	ldr	r3, [r7, #24]
 8004c1c:	3b01      	subs	r3, #1
 8004c1e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	689a      	ldr	r2, [r3, #8]
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	4013      	ands	r3, r2
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d196      	bne.n	8004b5e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3728      	adds	r7, #40	; 0x28
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	20000018 	.word	0x20000018

08004c40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af02      	add	r7, sp, #8
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	9300      	str	r3, [sp, #0]
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004c58:	68f8      	ldr	r0, [r7, #12]
 8004c5a:	f7ff ff5b 	bl	8004b14 <SPI_WaitFifoStateUntilTimeout>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d007      	beq.n	8004c74 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c68:	f043 0220 	orr.w	r2, r3, #32
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	e027      	b.n	8004cc4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	9300      	str	r3, [sp, #0]
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	2180      	movs	r1, #128	; 0x80
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f7ff fec0 	bl	8004a04 <SPI_WaitFlagStateUntilTimeout>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d007      	beq.n	8004c9a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c8e:	f043 0220 	orr.w	r2, r3, #32
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e014      	b.n	8004cc4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f7ff ff34 	bl	8004b14 <SPI_WaitFifoStateUntilTimeout>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d007      	beq.n	8004cc2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cb6:	f043 0220 	orr.w	r2, r3, #32
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e000      	b.n	8004cc4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004cc2:	2300      	movs	r3, #0
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3710      	adds	r7, #16
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b082      	sub	sp, #8
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d101      	bne.n	8004cde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e040      	b.n	8004d60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d106      	bne.n	8004cf4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f000 f83a 	bl	8004d68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2224      	movs	r2, #36	; 0x24
 8004cf8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f022 0201 	bic.w	r2, r2, #1
 8004d08:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 f8ca 	bl	8004ea4 <UART_SetConfig>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d101      	bne.n	8004d1a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e022      	b.n	8004d60 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 fb76 	bl	8005414 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	685a      	ldr	r2, [r3, #4]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	689a      	ldr	r2, [r3, #8]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f042 0201 	orr.w	r2, r2, #1
 8004d56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 fbfd 	bl	8005558 <UART_CheckIdleState>
 8004d5e:	4603      	mov	r3, r0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3708      	adds	r7, #8
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}

08004d68 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8004d70:	bf00      	nop
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b08a      	sub	sp, #40	; 0x28
 8004d80:	af02      	add	r7, sp, #8
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	603b      	str	r3, [r7, #0]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d90:	2b20      	cmp	r3, #32
 8004d92:	f040 8082 	bne.w	8004e9a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d002      	beq.n	8004da2 <HAL_UART_Transmit+0x26>
 8004d9c:	88fb      	ldrh	r3, [r7, #6]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d101      	bne.n	8004da6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e07a      	b.n	8004e9c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d101      	bne.n	8004db4 <HAL_UART_Transmit+0x38>
 8004db0:	2302      	movs	r3, #2
 8004db2:	e073      	b.n	8004e9c <HAL_UART_Transmit+0x120>
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2221      	movs	r2, #33	; 0x21
 8004dc8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004dca:	f7fd fb9f 	bl	800250c <HAL_GetTick>
 8004dce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	88fa      	ldrh	r2, [r7, #6]
 8004dd4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	88fa      	ldrh	r2, [r7, #6]
 8004ddc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004de8:	d108      	bne.n	8004dfc <HAL_UART_Transmit+0x80>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d104      	bne.n	8004dfc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004df2:	2300      	movs	r3, #0
 8004df4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	61bb      	str	r3, [r7, #24]
 8004dfa:	e003      	b.n	8004e04 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e00:	2300      	movs	r3, #0
 8004e02:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004e0c:	e02d      	b.n	8004e6a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	9300      	str	r3, [sp, #0]
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	2200      	movs	r2, #0
 8004e16:	2180      	movs	r1, #128	; 0x80
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f000 fbe6 	bl	80055ea <UART_WaitOnFlagUntilTimeout>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d001      	beq.n	8004e28 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004e24:	2303      	movs	r3, #3
 8004e26:	e039      	b.n	8004e9c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d10b      	bne.n	8004e46 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	881a      	ldrh	r2, [r3, #0]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e3a:	b292      	uxth	r2, r2
 8004e3c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004e3e:	69bb      	ldr	r3, [r7, #24]
 8004e40:	3302      	adds	r3, #2
 8004e42:	61bb      	str	r3, [r7, #24]
 8004e44:	e008      	b.n	8004e58 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	781a      	ldrb	r2, [r3, #0]
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	b292      	uxth	r2, r2
 8004e50:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	3301      	adds	r3, #1
 8004e56:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	3b01      	subs	r3, #1
 8004e62:	b29a      	uxth	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1cb      	bne.n	8004e0e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	9300      	str	r3, [sp, #0]
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	2140      	movs	r1, #64	; 0x40
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f000 fbb2 	bl	80055ea <UART_WaitOnFlagUntilTimeout>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d001      	beq.n	8004e90 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004e8c:	2303      	movs	r3, #3
 8004e8e:	e005      	b.n	8004e9c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2220      	movs	r2, #32
 8004e94:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004e96:	2300      	movs	r3, #0
 8004e98:	e000      	b.n	8004e9c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004e9a:	2302      	movs	r3, #2
  }
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3720      	adds	r7, #32
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ea4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ea8:	b08a      	sub	sp, #40	; 0x28
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	689a      	ldr	r2, [r3, #8]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	431a      	orrs	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	431a      	orrs	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	69db      	ldr	r3, [r3, #28]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	4ba4      	ldr	r3, [pc, #656]	; (8005164 <UART_SetConfig+0x2c0>)
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	6812      	ldr	r2, [r2, #0]
 8004eda:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004edc:	430b      	orrs	r3, r1
 8004ede:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	68da      	ldr	r2, [r3, #12]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a99      	ldr	r2, [pc, #612]	; (8005168 <UART_SetConfig+0x2c4>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d004      	beq.n	8004f10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6a1b      	ldr	r3, [r3, #32]
 8004f0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f20:	430a      	orrs	r2, r1
 8004f22:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a90      	ldr	r2, [pc, #576]	; (800516c <UART_SetConfig+0x2c8>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d126      	bne.n	8004f7c <UART_SetConfig+0xd8>
 8004f2e:	4b90      	ldr	r3, [pc, #576]	; (8005170 <UART_SetConfig+0x2cc>)
 8004f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f34:	f003 0303 	and.w	r3, r3, #3
 8004f38:	2b03      	cmp	r3, #3
 8004f3a:	d81b      	bhi.n	8004f74 <UART_SetConfig+0xd0>
 8004f3c:	a201      	add	r2, pc, #4	; (adr r2, 8004f44 <UART_SetConfig+0xa0>)
 8004f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f42:	bf00      	nop
 8004f44:	08004f55 	.word	0x08004f55
 8004f48:	08004f65 	.word	0x08004f65
 8004f4c:	08004f5d 	.word	0x08004f5d
 8004f50:	08004f6d 	.word	0x08004f6d
 8004f54:	2301      	movs	r3, #1
 8004f56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f5a:	e116      	b.n	800518a <UART_SetConfig+0x2e6>
 8004f5c:	2302      	movs	r3, #2
 8004f5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f62:	e112      	b.n	800518a <UART_SetConfig+0x2e6>
 8004f64:	2304      	movs	r3, #4
 8004f66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f6a:	e10e      	b.n	800518a <UART_SetConfig+0x2e6>
 8004f6c:	2308      	movs	r3, #8
 8004f6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f72:	e10a      	b.n	800518a <UART_SetConfig+0x2e6>
 8004f74:	2310      	movs	r3, #16
 8004f76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f7a:	e106      	b.n	800518a <UART_SetConfig+0x2e6>
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a7c      	ldr	r2, [pc, #496]	; (8005174 <UART_SetConfig+0x2d0>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d138      	bne.n	8004ff8 <UART_SetConfig+0x154>
 8004f86:	4b7a      	ldr	r3, [pc, #488]	; (8005170 <UART_SetConfig+0x2cc>)
 8004f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f8c:	f003 030c 	and.w	r3, r3, #12
 8004f90:	2b0c      	cmp	r3, #12
 8004f92:	d82d      	bhi.n	8004ff0 <UART_SetConfig+0x14c>
 8004f94:	a201      	add	r2, pc, #4	; (adr r2, 8004f9c <UART_SetConfig+0xf8>)
 8004f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f9a:	bf00      	nop
 8004f9c:	08004fd1 	.word	0x08004fd1
 8004fa0:	08004ff1 	.word	0x08004ff1
 8004fa4:	08004ff1 	.word	0x08004ff1
 8004fa8:	08004ff1 	.word	0x08004ff1
 8004fac:	08004fe1 	.word	0x08004fe1
 8004fb0:	08004ff1 	.word	0x08004ff1
 8004fb4:	08004ff1 	.word	0x08004ff1
 8004fb8:	08004ff1 	.word	0x08004ff1
 8004fbc:	08004fd9 	.word	0x08004fd9
 8004fc0:	08004ff1 	.word	0x08004ff1
 8004fc4:	08004ff1 	.word	0x08004ff1
 8004fc8:	08004ff1 	.word	0x08004ff1
 8004fcc:	08004fe9 	.word	0x08004fe9
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fd6:	e0d8      	b.n	800518a <UART_SetConfig+0x2e6>
 8004fd8:	2302      	movs	r3, #2
 8004fda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fde:	e0d4      	b.n	800518a <UART_SetConfig+0x2e6>
 8004fe0:	2304      	movs	r3, #4
 8004fe2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fe6:	e0d0      	b.n	800518a <UART_SetConfig+0x2e6>
 8004fe8:	2308      	movs	r3, #8
 8004fea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fee:	e0cc      	b.n	800518a <UART_SetConfig+0x2e6>
 8004ff0:	2310      	movs	r3, #16
 8004ff2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ff6:	e0c8      	b.n	800518a <UART_SetConfig+0x2e6>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a5e      	ldr	r2, [pc, #376]	; (8005178 <UART_SetConfig+0x2d4>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d125      	bne.n	800504e <UART_SetConfig+0x1aa>
 8005002:	4b5b      	ldr	r3, [pc, #364]	; (8005170 <UART_SetConfig+0x2cc>)
 8005004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005008:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800500c:	2b30      	cmp	r3, #48	; 0x30
 800500e:	d016      	beq.n	800503e <UART_SetConfig+0x19a>
 8005010:	2b30      	cmp	r3, #48	; 0x30
 8005012:	d818      	bhi.n	8005046 <UART_SetConfig+0x1a2>
 8005014:	2b20      	cmp	r3, #32
 8005016:	d00a      	beq.n	800502e <UART_SetConfig+0x18a>
 8005018:	2b20      	cmp	r3, #32
 800501a:	d814      	bhi.n	8005046 <UART_SetConfig+0x1a2>
 800501c:	2b00      	cmp	r3, #0
 800501e:	d002      	beq.n	8005026 <UART_SetConfig+0x182>
 8005020:	2b10      	cmp	r3, #16
 8005022:	d008      	beq.n	8005036 <UART_SetConfig+0x192>
 8005024:	e00f      	b.n	8005046 <UART_SetConfig+0x1a2>
 8005026:	2300      	movs	r3, #0
 8005028:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800502c:	e0ad      	b.n	800518a <UART_SetConfig+0x2e6>
 800502e:	2302      	movs	r3, #2
 8005030:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005034:	e0a9      	b.n	800518a <UART_SetConfig+0x2e6>
 8005036:	2304      	movs	r3, #4
 8005038:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800503c:	e0a5      	b.n	800518a <UART_SetConfig+0x2e6>
 800503e:	2308      	movs	r3, #8
 8005040:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005044:	e0a1      	b.n	800518a <UART_SetConfig+0x2e6>
 8005046:	2310      	movs	r3, #16
 8005048:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800504c:	e09d      	b.n	800518a <UART_SetConfig+0x2e6>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a4a      	ldr	r2, [pc, #296]	; (800517c <UART_SetConfig+0x2d8>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d125      	bne.n	80050a4 <UART_SetConfig+0x200>
 8005058:	4b45      	ldr	r3, [pc, #276]	; (8005170 <UART_SetConfig+0x2cc>)
 800505a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800505e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005062:	2bc0      	cmp	r3, #192	; 0xc0
 8005064:	d016      	beq.n	8005094 <UART_SetConfig+0x1f0>
 8005066:	2bc0      	cmp	r3, #192	; 0xc0
 8005068:	d818      	bhi.n	800509c <UART_SetConfig+0x1f8>
 800506a:	2b80      	cmp	r3, #128	; 0x80
 800506c:	d00a      	beq.n	8005084 <UART_SetConfig+0x1e0>
 800506e:	2b80      	cmp	r3, #128	; 0x80
 8005070:	d814      	bhi.n	800509c <UART_SetConfig+0x1f8>
 8005072:	2b00      	cmp	r3, #0
 8005074:	d002      	beq.n	800507c <UART_SetConfig+0x1d8>
 8005076:	2b40      	cmp	r3, #64	; 0x40
 8005078:	d008      	beq.n	800508c <UART_SetConfig+0x1e8>
 800507a:	e00f      	b.n	800509c <UART_SetConfig+0x1f8>
 800507c:	2300      	movs	r3, #0
 800507e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005082:	e082      	b.n	800518a <UART_SetConfig+0x2e6>
 8005084:	2302      	movs	r3, #2
 8005086:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800508a:	e07e      	b.n	800518a <UART_SetConfig+0x2e6>
 800508c:	2304      	movs	r3, #4
 800508e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005092:	e07a      	b.n	800518a <UART_SetConfig+0x2e6>
 8005094:	2308      	movs	r3, #8
 8005096:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800509a:	e076      	b.n	800518a <UART_SetConfig+0x2e6>
 800509c:	2310      	movs	r3, #16
 800509e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050a2:	e072      	b.n	800518a <UART_SetConfig+0x2e6>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a35      	ldr	r2, [pc, #212]	; (8005180 <UART_SetConfig+0x2dc>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d12a      	bne.n	8005104 <UART_SetConfig+0x260>
 80050ae:	4b30      	ldr	r3, [pc, #192]	; (8005170 <UART_SetConfig+0x2cc>)
 80050b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050bc:	d01a      	beq.n	80050f4 <UART_SetConfig+0x250>
 80050be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050c2:	d81b      	bhi.n	80050fc <UART_SetConfig+0x258>
 80050c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050c8:	d00c      	beq.n	80050e4 <UART_SetConfig+0x240>
 80050ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050ce:	d815      	bhi.n	80050fc <UART_SetConfig+0x258>
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d003      	beq.n	80050dc <UART_SetConfig+0x238>
 80050d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050d8:	d008      	beq.n	80050ec <UART_SetConfig+0x248>
 80050da:	e00f      	b.n	80050fc <UART_SetConfig+0x258>
 80050dc:	2300      	movs	r3, #0
 80050de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050e2:	e052      	b.n	800518a <UART_SetConfig+0x2e6>
 80050e4:	2302      	movs	r3, #2
 80050e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050ea:	e04e      	b.n	800518a <UART_SetConfig+0x2e6>
 80050ec:	2304      	movs	r3, #4
 80050ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050f2:	e04a      	b.n	800518a <UART_SetConfig+0x2e6>
 80050f4:	2308      	movs	r3, #8
 80050f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050fa:	e046      	b.n	800518a <UART_SetConfig+0x2e6>
 80050fc:	2310      	movs	r3, #16
 80050fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005102:	e042      	b.n	800518a <UART_SetConfig+0x2e6>
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a17      	ldr	r2, [pc, #92]	; (8005168 <UART_SetConfig+0x2c4>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d13a      	bne.n	8005184 <UART_SetConfig+0x2e0>
 800510e:	4b18      	ldr	r3, [pc, #96]	; (8005170 <UART_SetConfig+0x2cc>)
 8005110:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005114:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005118:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800511c:	d01a      	beq.n	8005154 <UART_SetConfig+0x2b0>
 800511e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005122:	d81b      	bhi.n	800515c <UART_SetConfig+0x2b8>
 8005124:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005128:	d00c      	beq.n	8005144 <UART_SetConfig+0x2a0>
 800512a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800512e:	d815      	bhi.n	800515c <UART_SetConfig+0x2b8>
 8005130:	2b00      	cmp	r3, #0
 8005132:	d003      	beq.n	800513c <UART_SetConfig+0x298>
 8005134:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005138:	d008      	beq.n	800514c <UART_SetConfig+0x2a8>
 800513a:	e00f      	b.n	800515c <UART_SetConfig+0x2b8>
 800513c:	2300      	movs	r3, #0
 800513e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005142:	e022      	b.n	800518a <UART_SetConfig+0x2e6>
 8005144:	2302      	movs	r3, #2
 8005146:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800514a:	e01e      	b.n	800518a <UART_SetConfig+0x2e6>
 800514c:	2304      	movs	r3, #4
 800514e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005152:	e01a      	b.n	800518a <UART_SetConfig+0x2e6>
 8005154:	2308      	movs	r3, #8
 8005156:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800515a:	e016      	b.n	800518a <UART_SetConfig+0x2e6>
 800515c:	2310      	movs	r3, #16
 800515e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005162:	e012      	b.n	800518a <UART_SetConfig+0x2e6>
 8005164:	efff69f3 	.word	0xefff69f3
 8005168:	40008000 	.word	0x40008000
 800516c:	40013800 	.word	0x40013800
 8005170:	40021000 	.word	0x40021000
 8005174:	40004400 	.word	0x40004400
 8005178:	40004800 	.word	0x40004800
 800517c:	40004c00 	.word	0x40004c00
 8005180:	40005000 	.word	0x40005000
 8005184:	2310      	movs	r3, #16
 8005186:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a9f      	ldr	r2, [pc, #636]	; (800540c <UART_SetConfig+0x568>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d17a      	bne.n	800528a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005194:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005198:	2b08      	cmp	r3, #8
 800519a:	d824      	bhi.n	80051e6 <UART_SetConfig+0x342>
 800519c:	a201      	add	r2, pc, #4	; (adr r2, 80051a4 <UART_SetConfig+0x300>)
 800519e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a2:	bf00      	nop
 80051a4:	080051c9 	.word	0x080051c9
 80051a8:	080051e7 	.word	0x080051e7
 80051ac:	080051d1 	.word	0x080051d1
 80051b0:	080051e7 	.word	0x080051e7
 80051b4:	080051d7 	.word	0x080051d7
 80051b8:	080051e7 	.word	0x080051e7
 80051bc:	080051e7 	.word	0x080051e7
 80051c0:	080051e7 	.word	0x080051e7
 80051c4:	080051df 	.word	0x080051df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051c8:	f7fe fc06 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 80051cc:	61f8      	str	r0, [r7, #28]
        break;
 80051ce:	e010      	b.n	80051f2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051d0:	4b8f      	ldr	r3, [pc, #572]	; (8005410 <UART_SetConfig+0x56c>)
 80051d2:	61fb      	str	r3, [r7, #28]
        break;
 80051d4:	e00d      	b.n	80051f2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051d6:	f7fe fb67 	bl	80038a8 <HAL_RCC_GetSysClockFreq>
 80051da:	61f8      	str	r0, [r7, #28]
        break;
 80051dc:	e009      	b.n	80051f2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051e2:	61fb      	str	r3, [r7, #28]
        break;
 80051e4:	e005      	b.n	80051f2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80051e6:	2300      	movs	r3, #0
 80051e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80051f0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	f000 80fb 	beq.w	80053f0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	685a      	ldr	r2, [r3, #4]
 80051fe:	4613      	mov	r3, r2
 8005200:	005b      	lsls	r3, r3, #1
 8005202:	4413      	add	r3, r2
 8005204:	69fa      	ldr	r2, [r7, #28]
 8005206:	429a      	cmp	r2, r3
 8005208:	d305      	bcc.n	8005216 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005210:	69fa      	ldr	r2, [r7, #28]
 8005212:	429a      	cmp	r2, r3
 8005214:	d903      	bls.n	800521e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800521c:	e0e8      	b.n	80053f0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800521e:	69fb      	ldr	r3, [r7, #28]
 8005220:	2200      	movs	r2, #0
 8005222:	461c      	mov	r4, r3
 8005224:	4615      	mov	r5, r2
 8005226:	f04f 0200 	mov.w	r2, #0
 800522a:	f04f 0300 	mov.w	r3, #0
 800522e:	022b      	lsls	r3, r5, #8
 8005230:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005234:	0222      	lsls	r2, r4, #8
 8005236:	68f9      	ldr	r1, [r7, #12]
 8005238:	6849      	ldr	r1, [r1, #4]
 800523a:	0849      	lsrs	r1, r1, #1
 800523c:	2000      	movs	r0, #0
 800523e:	4688      	mov	r8, r1
 8005240:	4681      	mov	r9, r0
 8005242:	eb12 0a08 	adds.w	sl, r2, r8
 8005246:	eb43 0b09 	adc.w	fp, r3, r9
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	603b      	str	r3, [r7, #0]
 8005252:	607a      	str	r2, [r7, #4]
 8005254:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005258:	4650      	mov	r0, sl
 800525a:	4659      	mov	r1, fp
 800525c:	f7fb f808 	bl	8000270 <__aeabi_uldivmod>
 8005260:	4602      	mov	r2, r0
 8005262:	460b      	mov	r3, r1
 8005264:	4613      	mov	r3, r2
 8005266:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005268:	69bb      	ldr	r3, [r7, #24]
 800526a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800526e:	d308      	bcc.n	8005282 <UART_SetConfig+0x3de>
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005276:	d204      	bcs.n	8005282 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	69ba      	ldr	r2, [r7, #24]
 800527e:	60da      	str	r2, [r3, #12]
 8005280:	e0b6      	b.n	80053f0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005288:	e0b2      	b.n	80053f0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	69db      	ldr	r3, [r3, #28]
 800528e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005292:	d15e      	bne.n	8005352 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005294:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005298:	2b08      	cmp	r3, #8
 800529a:	d828      	bhi.n	80052ee <UART_SetConfig+0x44a>
 800529c:	a201      	add	r2, pc, #4	; (adr r2, 80052a4 <UART_SetConfig+0x400>)
 800529e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052a2:	bf00      	nop
 80052a4:	080052c9 	.word	0x080052c9
 80052a8:	080052d1 	.word	0x080052d1
 80052ac:	080052d9 	.word	0x080052d9
 80052b0:	080052ef 	.word	0x080052ef
 80052b4:	080052df 	.word	0x080052df
 80052b8:	080052ef 	.word	0x080052ef
 80052bc:	080052ef 	.word	0x080052ef
 80052c0:	080052ef 	.word	0x080052ef
 80052c4:	080052e7 	.word	0x080052e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052c8:	f7fe fb86 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 80052cc:	61f8      	str	r0, [r7, #28]
        break;
 80052ce:	e014      	b.n	80052fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052d0:	f7fe fb98 	bl	8003a04 <HAL_RCC_GetPCLK2Freq>
 80052d4:	61f8      	str	r0, [r7, #28]
        break;
 80052d6:	e010      	b.n	80052fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052d8:	4b4d      	ldr	r3, [pc, #308]	; (8005410 <UART_SetConfig+0x56c>)
 80052da:	61fb      	str	r3, [r7, #28]
        break;
 80052dc:	e00d      	b.n	80052fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052de:	f7fe fae3 	bl	80038a8 <HAL_RCC_GetSysClockFreq>
 80052e2:	61f8      	str	r0, [r7, #28]
        break;
 80052e4:	e009      	b.n	80052fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052ea:	61fb      	str	r3, [r7, #28]
        break;
 80052ec:	e005      	b.n	80052fa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80052ee:	2300      	movs	r3, #0
 80052f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80052f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d077      	beq.n	80053f0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	005a      	lsls	r2, r3, #1
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	085b      	lsrs	r3, r3, #1
 800530a:	441a      	add	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	fbb2 f3f3 	udiv	r3, r2, r3
 8005314:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	2b0f      	cmp	r3, #15
 800531a:	d916      	bls.n	800534a <UART_SetConfig+0x4a6>
 800531c:	69bb      	ldr	r3, [r7, #24]
 800531e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005322:	d212      	bcs.n	800534a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	b29b      	uxth	r3, r3
 8005328:	f023 030f 	bic.w	r3, r3, #15
 800532c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800532e:	69bb      	ldr	r3, [r7, #24]
 8005330:	085b      	lsrs	r3, r3, #1
 8005332:	b29b      	uxth	r3, r3
 8005334:	f003 0307 	and.w	r3, r3, #7
 8005338:	b29a      	uxth	r2, r3
 800533a:	8afb      	ldrh	r3, [r7, #22]
 800533c:	4313      	orrs	r3, r2
 800533e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	8afa      	ldrh	r2, [r7, #22]
 8005346:	60da      	str	r2, [r3, #12]
 8005348:	e052      	b.n	80053f0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005350:	e04e      	b.n	80053f0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005352:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005356:	2b08      	cmp	r3, #8
 8005358:	d827      	bhi.n	80053aa <UART_SetConfig+0x506>
 800535a:	a201      	add	r2, pc, #4	; (adr r2, 8005360 <UART_SetConfig+0x4bc>)
 800535c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005360:	08005385 	.word	0x08005385
 8005364:	0800538d 	.word	0x0800538d
 8005368:	08005395 	.word	0x08005395
 800536c:	080053ab 	.word	0x080053ab
 8005370:	0800539b 	.word	0x0800539b
 8005374:	080053ab 	.word	0x080053ab
 8005378:	080053ab 	.word	0x080053ab
 800537c:	080053ab 	.word	0x080053ab
 8005380:	080053a3 	.word	0x080053a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005384:	f7fe fb28 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 8005388:	61f8      	str	r0, [r7, #28]
        break;
 800538a:	e014      	b.n	80053b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800538c:	f7fe fb3a 	bl	8003a04 <HAL_RCC_GetPCLK2Freq>
 8005390:	61f8      	str	r0, [r7, #28]
        break;
 8005392:	e010      	b.n	80053b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005394:	4b1e      	ldr	r3, [pc, #120]	; (8005410 <UART_SetConfig+0x56c>)
 8005396:	61fb      	str	r3, [r7, #28]
        break;
 8005398:	e00d      	b.n	80053b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800539a:	f7fe fa85 	bl	80038a8 <HAL_RCC_GetSysClockFreq>
 800539e:	61f8      	str	r0, [r7, #28]
        break;
 80053a0:	e009      	b.n	80053b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053a6:	61fb      	str	r3, [r7, #28]
        break;
 80053a8:	e005      	b.n	80053b6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80053aa:	2300      	movs	r3, #0
 80053ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80053b4:	bf00      	nop
    }

    if (pclk != 0U)
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d019      	beq.n	80053f0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	085a      	lsrs	r2, r3, #1
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	441a      	add	r2, r3
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ce:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	2b0f      	cmp	r3, #15
 80053d4:	d909      	bls.n	80053ea <UART_SetConfig+0x546>
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053dc:	d205      	bcs.n	80053ea <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	b29a      	uxth	r2, r3
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	60da      	str	r2, [r3, #12]
 80053e8:	e002      	b.n	80053f0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2200      	movs	r2, #0
 80053f4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2200      	movs	r2, #0
 80053fa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80053fc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005400:	4618      	mov	r0, r3
 8005402:	3728      	adds	r7, #40	; 0x28
 8005404:	46bd      	mov	sp, r7
 8005406:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800540a:	bf00      	nop
 800540c:	40008000 	.word	0x40008000
 8005410:	00f42400 	.word	0x00f42400

08005414 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005420:	f003 0301 	and.w	r3, r3, #1
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00a      	beq.n	800543e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	430a      	orrs	r2, r1
 800543c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005442:	f003 0302 	and.w	r3, r3, #2
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00a      	beq.n	8005460 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	430a      	orrs	r2, r1
 800545e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005464:	f003 0304 	and.w	r3, r3, #4
 8005468:	2b00      	cmp	r3, #0
 800546a:	d00a      	beq.n	8005482 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	430a      	orrs	r2, r1
 8005480:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005486:	f003 0308 	and.w	r3, r3, #8
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00a      	beq.n	80054a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	430a      	orrs	r2, r1
 80054a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a8:	f003 0310 	and.w	r3, r3, #16
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00a      	beq.n	80054c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	430a      	orrs	r2, r1
 80054c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ca:	f003 0320 	and.w	r3, r3, #32
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00a      	beq.n	80054e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	430a      	orrs	r2, r1
 80054e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d01a      	beq.n	800552a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	430a      	orrs	r2, r1
 8005508:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005512:	d10a      	bne.n	800552a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	430a      	orrs	r2, r1
 8005528:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00a      	beq.n	800554c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	430a      	orrs	r2, r1
 800554a:	605a      	str	r2, [r3, #4]
  }
}
 800554c:	bf00      	nop
 800554e:	370c      	adds	r7, #12
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr

08005558 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b086      	sub	sp, #24
 800555c:	af02      	add	r7, sp, #8
 800555e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005568:	f7fc ffd0 	bl	800250c <HAL_GetTick>
 800556c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0308 	and.w	r3, r3, #8
 8005578:	2b08      	cmp	r3, #8
 800557a:	d10e      	bne.n	800559a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800557c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005580:	9300      	str	r3, [sp, #0]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 f82d 	bl	80055ea <UART_WaitOnFlagUntilTimeout>
 8005590:	4603      	mov	r3, r0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d001      	beq.n	800559a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e023      	b.n	80055e2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0304 	and.w	r3, r3, #4
 80055a4:	2b04      	cmp	r3, #4
 80055a6:	d10e      	bne.n	80055c6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055a8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80055ac:	9300      	str	r3, [sp, #0]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2200      	movs	r2, #0
 80055b2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 f817 	bl	80055ea <UART_WaitOnFlagUntilTimeout>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d001      	beq.n	80055c6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e00d      	b.n	80055e2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2220      	movs	r2, #32
 80055ca:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2220      	movs	r2, #32
 80055d0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3710      	adds	r7, #16
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}

080055ea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80055ea:	b580      	push	{r7, lr}
 80055ec:	b09c      	sub	sp, #112	; 0x70
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	60f8      	str	r0, [r7, #12]
 80055f2:	60b9      	str	r1, [r7, #8]
 80055f4:	603b      	str	r3, [r7, #0]
 80055f6:	4613      	mov	r3, r2
 80055f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055fa:	e0a5      	b.n	8005748 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005602:	f000 80a1 	beq.w	8005748 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005606:	f7fc ff81 	bl	800250c <HAL_GetTick>
 800560a:	4602      	mov	r2, r0
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	1ad3      	subs	r3, r2, r3
 8005610:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005612:	429a      	cmp	r2, r3
 8005614:	d302      	bcc.n	800561c <UART_WaitOnFlagUntilTimeout+0x32>
 8005616:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005618:	2b00      	cmp	r3, #0
 800561a:	d13e      	bne.n	800569a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005622:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005624:	e853 3f00 	ldrex	r3, [r3]
 8005628:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800562a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800562c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005630:	667b      	str	r3, [r7, #100]	; 0x64
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	461a      	mov	r2, r3
 8005638:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800563a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800563c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005640:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005642:	e841 2300 	strex	r3, r2, [r1]
 8005646:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005648:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1e6      	bne.n	800561c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	3308      	adds	r3, #8
 8005654:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005656:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005658:	e853 3f00 	ldrex	r3, [r3]
 800565c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800565e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005660:	f023 0301 	bic.w	r3, r3, #1
 8005664:	663b      	str	r3, [r7, #96]	; 0x60
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	3308      	adds	r3, #8
 800566c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800566e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005670:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005672:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005674:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005676:	e841 2300 	strex	r3, r2, [r1]
 800567a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800567c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1e5      	bne.n	800564e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2220      	movs	r2, #32
 8005686:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2220      	movs	r2, #32
 800568c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	e067      	b.n	800576a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 0304 	and.w	r3, r3, #4
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d04f      	beq.n	8005748 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	69db      	ldr	r3, [r3, #28]
 80056ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056b6:	d147      	bne.n	8005748 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056c0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ca:	e853 3f00 	ldrex	r3, [r3]
 80056ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80056d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	461a      	mov	r2, r3
 80056de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056e0:	637b      	str	r3, [r7, #52]	; 0x34
 80056e2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80056e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80056e8:	e841 2300 	strex	r3, r2, [r1]
 80056ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80056ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1e6      	bne.n	80056c2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	3308      	adds	r3, #8
 80056fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	e853 3f00 	ldrex	r3, [r3]
 8005702:	613b      	str	r3, [r7, #16]
   return(result);
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	f023 0301 	bic.w	r3, r3, #1
 800570a:	66bb      	str	r3, [r7, #104]	; 0x68
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	3308      	adds	r3, #8
 8005712:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005714:	623a      	str	r2, [r7, #32]
 8005716:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005718:	69f9      	ldr	r1, [r7, #28]
 800571a:	6a3a      	ldr	r2, [r7, #32]
 800571c:	e841 2300 	strex	r3, r2, [r1]
 8005720:	61bb      	str	r3, [r7, #24]
   return(result);
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d1e5      	bne.n	80056f4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2220      	movs	r2, #32
 800572c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2220      	movs	r2, #32
 8005732:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2220      	movs	r2, #32
 8005738:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e010      	b.n	800576a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	69da      	ldr	r2, [r3, #28]
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	4013      	ands	r3, r2
 8005752:	68ba      	ldr	r2, [r7, #8]
 8005754:	429a      	cmp	r2, r3
 8005756:	bf0c      	ite	eq
 8005758:	2301      	moveq	r3, #1
 800575a:	2300      	movne	r3, #0
 800575c:	b2db      	uxtb	r3, r3
 800575e:	461a      	mov	r2, r3
 8005760:	79fb      	ldrb	r3, [r7, #7]
 8005762:	429a      	cmp	r2, r3
 8005764:	f43f af4a 	beq.w	80055fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3770      	adds	r7, #112	; 0x70
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <aci_gap_set_io_capability>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_set_io_capability(uint8_t IO_Capability)
{
 8005772:	b580      	push	{r7, lr}
 8005774:	b0cc      	sub	sp, #304	; 0x130
 8005776:	af00      	add	r7, sp, #0
 8005778:	4602      	mov	r2, r0
 800577a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800577e:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8005782:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 8005784:	f107 030c 	add.w	r3, r7, #12
 8005788:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800578c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005790:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005794:	2200      	movs	r2, #0
 8005796:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8005798:	2300      	movs	r3, #0
 800579a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->IO_Capability = htob(IO_Capability, 1);
 800579e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80057a2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80057a6:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 80057aa:	7812      	ldrb	r2, [r2, #0]
 80057ac:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80057ae:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80057b2:	3301      	adds	r3, #1
 80057b4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80057b8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80057bc:	2218      	movs	r2, #24
 80057be:	2100      	movs	r1, #0
 80057c0:	4618      	mov	r0, r3
 80057c2:	f003 fa1f 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 80057c6:	233f      	movs	r3, #63	; 0x3f
 80057c8:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 80057cc:	2385      	movs	r3, #133	; 0x85
 80057ce:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80057d2:	f107 030c 	add.w	r3, r7, #12
 80057d6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80057da:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80057de:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80057e2:	f107 030b 	add.w	r3, r7, #11
 80057e6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80057ea:	2301      	movs	r3, #1
 80057ec:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 80057f0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80057f4:	2100      	movs	r1, #0
 80057f6:	4618      	mov	r0, r3
 80057f8:	f002 fd56 	bl	80082a8 <hci_send_req>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	da01      	bge.n	8005806 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8005802:	23ff      	movs	r3, #255	; 0xff
 8005804:	e00d      	b.n	8005822 <aci_gap_set_io_capability+0xb0>
  if (status) {
 8005806:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800580a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800580e:	781b      	ldrb	r3, [r3, #0]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d005      	beq.n	8005820 <aci_gap_set_io_capability+0xae>
    return status;
 8005814:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005818:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800581c:	781b      	ldrb	r3, [r3, #0]
 800581e:	e000      	b.n	8005822 <aci_gap_set_io_capability+0xb0>
  }
  return BLE_STATUS_SUCCESS;
 8005820:	2300      	movs	r3, #0
}
 8005822:	4618      	mov	r0, r3
 8005824:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <aci_gap_set_authentication_requirement>:
                                                  uint8_t Min_Encryption_Key_Size,
                                                  uint8_t Max_Encryption_Key_Size,
                                                  uint8_t Use_Fixed_Pin,
                                                  uint32_t Fixed_Pin,
                                                  uint8_t Identity_Address_Type)
{
 800582c:	b5b0      	push	{r4, r5, r7, lr}
 800582e:	b0cc      	sub	sp, #304	; 0x130
 8005830:	af00      	add	r7, sp, #0
 8005832:	4605      	mov	r5, r0
 8005834:	460c      	mov	r4, r1
 8005836:	4610      	mov	r0, r2
 8005838:	4619      	mov	r1, r3
 800583a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800583e:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8005842:	462a      	mov	r2, r5
 8005844:	701a      	strb	r2, [r3, #0]
 8005846:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800584a:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800584e:	4622      	mov	r2, r4
 8005850:	701a      	strb	r2, [r3, #0]
 8005852:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005856:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 800585a:	4602      	mov	r2, r0
 800585c:	701a      	strb	r2, [r3, #0]
 800585e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005862:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005866:	460a      	mov	r2, r1
 8005868:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800586a:	f107 030c 	add.w	r3, r7, #12
 800586e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005872:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005876:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800587a:	2200      	movs	r2, #0
 800587c:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800587e:	2300      	movs	r3, #0
 8005880:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Bonding_Mode = htob(Bonding_Mode, 1);
 8005884:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005888:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800588c:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8005890:	7812      	ldrb	r2, [r2, #0]
 8005892:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005894:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005898:	3301      	adds	r3, #1
 800589a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->MITM_Mode = htob(MITM_Mode, 1);
 800589e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80058a2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80058a6:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 80058aa:	7812      	ldrb	r2, [r2, #0]
 80058ac:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80058ae:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80058b2:	3301      	adds	r3, #1
 80058b4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->SC_Support = htob(SC_Support, 1);
 80058b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80058bc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80058c0:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 80058c4:	7812      	ldrb	r2, [r2, #0]
 80058c6:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80058c8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80058cc:	3301      	adds	r3, #1
 80058ce:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->KeyPress_Notification_Support = htob(KeyPress_Notification_Support, 1);
 80058d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80058d6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80058da:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80058de:	7812      	ldrb	r2, [r2, #0]
 80058e0:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 80058e2:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80058e6:	3301      	adds	r3, #1
 80058e8:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Min_Encryption_Key_Size = htob(Min_Encryption_Key_Size, 1);
 80058ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80058f0:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 80058f4:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80058f6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80058fa:	3301      	adds	r3, #1
 80058fc:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Max_Encryption_Key_Size = htob(Max_Encryption_Key_Size, 1);
 8005900:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005904:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 8005908:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800590a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800590e:	3301      	adds	r3, #1
 8005910:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Use_Fixed_Pin = htob(Use_Fixed_Pin, 1);
 8005914:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005918:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800591c:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800591e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005922:	3301      	adds	r3, #1
 8005924:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Fixed_Pin = htob(Fixed_Pin, 4);
 8005928:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800592c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8005930:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8005934:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005938:	3304      	adds	r3, #4
 800593a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Identity_Address_Type = htob(Identity_Address_Type, 1);
 800593e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005942:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 8005946:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8005948:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800594c:	3301      	adds	r3, #1
 800594e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005952:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005956:	2218      	movs	r2, #24
 8005958:	2100      	movs	r1, #0
 800595a:	4618      	mov	r0, r3
 800595c:	f003 f952 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 8005960:	233f      	movs	r3, #63	; 0x3f
 8005962:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 8005966:	2386      	movs	r3, #134	; 0x86
 8005968:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800596c:	f107 030c 	add.w	r3, r7, #12
 8005970:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005974:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005978:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800597c:	f107 030b 	add.w	r3, r7, #11
 8005980:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005984:	2301      	movs	r3, #1
 8005986:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800598a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800598e:	2100      	movs	r1, #0
 8005990:	4618      	mov	r0, r3
 8005992:	f002 fc89 	bl	80082a8 <hci_send_req>
 8005996:	4603      	mov	r3, r0
 8005998:	2b00      	cmp	r3, #0
 800599a:	da01      	bge.n	80059a0 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800599c:	23ff      	movs	r3, #255	; 0xff
 800599e:	e00d      	b.n	80059bc <aci_gap_set_authentication_requirement+0x190>
  if (status) {
 80059a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80059a4:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 80059a8:	781b      	ldrb	r3, [r3, #0]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d005      	beq.n	80059ba <aci_gap_set_authentication_requirement+0x18e>
    return status;
 80059ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80059b2:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 80059b6:	781b      	ldrb	r3, [r3, #0]
 80059b8:	e000      	b.n	80059bc <aci_gap_set_authentication_requirement+0x190>
  }
  return BLE_STATUS_SUCCESS;
 80059ba:	2300      	movs	r3, #0
}
 80059bc:	4618      	mov	r0, r3
 80059be:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bdb0      	pop	{r4, r5, r7, pc}

080059c6 <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 80059c6:	b590      	push	{r4, r7, lr}
 80059c8:	b0cf      	sub	sp, #316	; 0x13c
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	4604      	mov	r4, r0
 80059ce:	4608      	mov	r0, r1
 80059d0:	4611      	mov	r1, r2
 80059d2:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80059d6:	f5a2 729c 	sub.w	r2, r2, #312	; 0x138
 80059da:	6013      	str	r3, [r2, #0]
 80059dc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80059e0:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 80059e4:	4622      	mov	r2, r4
 80059e6:	701a      	strb	r2, [r3, #0]
 80059e8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80059ec:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80059f0:	4602      	mov	r2, r0
 80059f2:	701a      	strb	r2, [r3, #0]
 80059f4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80059f8:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 80059fc:	460a      	mov	r2, r1
 80059fe:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8005a00:	f107 0314 	add.w	r3, r7, #20
 8005a04:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_init_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8005a08:	f107 030c 	add.w	r3, r7, #12
 8005a0c:	2207      	movs	r2, #7
 8005a0e:	2100      	movs	r1, #0
 8005a10:	4618      	mov	r0, r3
 8005a12:	f003 f8f7 	bl	8008c04 <memset>
  uint8_t index_input = 0;
 8005a16:	2300      	movs	r3, #0
 8005a18:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Role = htob(Role, 1);
 8005a1c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005a20:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005a24:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 8005a28:	7812      	ldrb	r2, [r2, #0]
 8005a2a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005a2c:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005a30:	3301      	adds	r3, #1
 8005a32:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 8005a36:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005a3a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005a3e:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 8005a42:	7812      	ldrb	r2, [r2, #0]
 8005a44:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8005a46:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005a4a:	3301      	adds	r3, #1
 8005a4c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 8005a50:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005a54:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005a58:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 8005a5c:	7812      	ldrb	r2, [r2, #0]
 8005a5e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8005a60:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005a64:	3301      	adds	r3, #1
 8005a66:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005a6a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8005a6e:	2218      	movs	r2, #24
 8005a70:	2100      	movs	r1, #0
 8005a72:	4618      	mov	r0, r3
 8005a74:	f003 f8c6 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 8005a78:	233f      	movs	r3, #63	; 0x3f
 8005a7a:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x08a;
 8005a7e:	238a      	movs	r3, #138	; 0x8a
 8005a80:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 8005a84:	f107 0314 	add.w	r3, r7, #20
 8005a88:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 8005a8c:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005a90:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 8005a94:	f107 030c 	add.w	r3, r7, #12
 8005a98:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 8005a9c:	2307      	movs	r3, #7
 8005a9e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 8005aa2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8005aa6:	2100      	movs	r1, #0
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	f002 fbfd 	bl	80082a8 <hci_send_req>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	da01      	bge.n	8005ab8 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8005ab4:	23ff      	movs	r3, #255	; 0xff
 8005ab6:	e02e      	b.n	8005b16 <aci_gap_init+0x150>
  if (resp.Status) {
 8005ab8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005abc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005ac0:	781b      	ldrb	r3, [r3, #0]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d005      	beq.n	8005ad2 <aci_gap_init+0x10c>
    return resp.Status;
 8005ac6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005aca:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005ace:	781b      	ldrb	r3, [r3, #0]
 8005ad0:	e021      	b.n	8005b16 <aci_gap_init+0x150>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 8005ad2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005ad6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005ada:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005ade:	b29a      	uxth	r2, r3
 8005ae0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005ae4:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 8005aec:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005af0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005af4:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8005af8:	b29a      	uxth	r2, r3
 8005afa:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8005afe:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 8005b00:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005b04:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005b08:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8005b0c:	b29a      	uxth	r2, r3
 8005b0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8005b12:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8005b14:	2300      	movs	r3, #0
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd90      	pop	{r4, r7, pc}

08005b20 <aci_gap_clear_security_db>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_clear_security_db(void)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b088      	sub	sp, #32
 8005b24:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8005b26:	2300      	movs	r3, #0
 8005b28:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005b2a:	f107 0308 	add.w	r3, r7, #8
 8005b2e:	2218      	movs	r2, #24
 8005b30:	2100      	movs	r1, #0
 8005b32:	4618      	mov	r0, r3
 8005b34:	f003 f866 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 8005b38:	233f      	movs	r3, #63	; 0x3f
 8005b3a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x094;
 8005b3c:	2394      	movs	r3, #148	; 0x94
 8005b3e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8005b40:	1dfb      	adds	r3, r7, #7
 8005b42:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8005b44:	2301      	movs	r3, #1
 8005b46:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8005b48:	f107 0308 	add.w	r3, r7, #8
 8005b4c:	2100      	movs	r1, #0
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f002 fbaa 	bl	80082a8 <hci_send_req>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	da01      	bge.n	8005b5e <aci_gap_clear_security_db+0x3e>
    return BLE_STATUS_TIMEOUT;
 8005b5a:	23ff      	movs	r3, #255	; 0xff
 8005b5c:	e005      	b.n	8005b6a <aci_gap_clear_security_db+0x4a>
  if (status) {
 8005b5e:	79fb      	ldrb	r3, [r7, #7]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d001      	beq.n	8005b68 <aci_gap_clear_security_db+0x48>
    return status;
 8005b64:	79fb      	ldrb	r3, [r7, #7]
 8005b66:	e000      	b.n	8005b6a <aci_gap_clear_security_db+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3720      	adds	r7, #32
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}

08005b72 <aci_gap_start_general_discovery_proc>:
}
tBleStatus aci_gap_start_general_discovery_proc(uint16_t LE_Scan_Interval,
                                                uint16_t LE_Scan_Window,
                                                uint8_t Own_Address_Type,
                                                uint8_t Filter_Duplicates)
{
 8005b72:	b5b0      	push	{r4, r5, r7, lr}
 8005b74:	b0cc      	sub	sp, #304	; 0x130
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	4605      	mov	r5, r0
 8005b7a:	460c      	mov	r4, r1
 8005b7c:	4610      	mov	r0, r2
 8005b7e:	4619      	mov	r1, r3
 8005b80:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b84:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8005b88:	462a      	mov	r2, r5
 8005b8a:	801a      	strh	r2, [r3, #0]
 8005b8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b90:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005b94:	4622      	mov	r2, r4
 8005b96:	801a      	strh	r2, [r3, #0]
 8005b98:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b9c:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	701a      	strb	r2, [r3, #0]
 8005ba4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ba8:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 8005bac:	460a      	mov	r2, r1
 8005bae:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_start_general_discovery_proc_cp0 *cp0 = (aci_gap_start_general_discovery_proc_cp0*)(cmd_buffer);
 8005bb0:	f107 030c 	add.w	r3, r7, #12
 8005bb4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005bb8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005bbc:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2);
 8005bca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005bce:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005bd2:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8005bd6:	8812      	ldrh	r2, [r2, #0]
 8005bd8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8005bda:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005bde:	3302      	adds	r3, #2
 8005be0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->LE_Scan_Window = htob(LE_Scan_Window, 2);
 8005be4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005be8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005bec:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8005bf0:	8812      	ldrh	r2, [r2, #0]
 8005bf2:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8005bf4:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005bf8:	3302      	adds	r3, #2
 8005bfa:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 8005bfe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c02:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005c06:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 8005c0a:	7812      	ldrb	r2, [r2, #0]
 8005c0c:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8005c0e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005c12:	3301      	adds	r3, #1
 8005c14:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Filter_Duplicates = htob(Filter_Duplicates, 1);
 8005c18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c1c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005c20:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 8005c24:	7812      	ldrb	r2, [r2, #0]
 8005c26:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8005c28:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005c2c:	3301      	adds	r3, #1
 8005c2e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005c32:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005c36:	2218      	movs	r2, #24
 8005c38:	2100      	movs	r1, #0
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f002 ffe2 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 8005c40:	233f      	movs	r3, #63	; 0x3f
 8005c42:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x097;
 8005c46:	2397      	movs	r3, #151	; 0x97
 8005c48:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.event = 0x0F;
 8005c4c:	230f      	movs	r3, #15
 8005c4e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  rq.cparam = cmd_buffer;
 8005c52:	f107 030c 	add.w	r3, r7, #12
 8005c56:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005c5a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005c5e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005c62:	f107 030b 	add.w	r3, r7, #11
 8005c66:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8005c70:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005c74:	2100      	movs	r1, #0
 8005c76:	4618      	mov	r0, r3
 8005c78:	f002 fb16 	bl	80082a8 <hci_send_req>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	da01      	bge.n	8005c86 <aci_gap_start_general_discovery_proc+0x114>
    return BLE_STATUS_TIMEOUT;
 8005c82:	23ff      	movs	r3, #255	; 0xff
 8005c84:	e00d      	b.n	8005ca2 <aci_gap_start_general_discovery_proc+0x130>
  if (status) {
 8005c86:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005c8a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005c8e:	781b      	ldrb	r3, [r3, #0]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d005      	beq.n	8005ca0 <aci_gap_start_general_discovery_proc+0x12e>
    return status;
 8005c94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005c98:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	e000      	b.n	8005ca2 <aci_gap_start_general_discovery_proc+0x130>
  }
  return BLE_STATUS_SUCCESS;
 8005ca0:	2300      	movs	r3, #0
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bdb0      	pop	{r4, r5, r7, pc}

08005cac <aci_gap_create_connection>:
                                     uint16_t Conn_Interval_Max,
                                     uint16_t Conn_Latency,
                                     uint16_t Supervision_Timeout,
                                     uint16_t Minimum_CE_Length,
                                     uint16_t Maximum_CE_Length)
{
 8005cac:	b590      	push	{r4, r7, lr}
 8005cae:	b0cf      	sub	sp, #316	; 0x13c
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	4604      	mov	r4, r0
 8005cb4:	4608      	mov	r0, r1
 8005cb6:	4611      	mov	r1, r2
 8005cb8:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005cbc:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8005cc0:	6013      	str	r3, [r2, #0]
 8005cc2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005cc6:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8005cca:	4622      	mov	r2, r4
 8005ccc:	801a      	strh	r2, [r3, #0]
 8005cce:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005cd2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	801a      	strh	r2, [r3, #0]
 8005cda:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005cde:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8005ce2:	460a      	mov	r2, r1
 8005ce4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_create_connection_cp0 *cp0 = (aci_gap_create_connection_cp0*)(cmd_buffer);
 8005ce6:	f107 0314 	add.w	r3, r7, #20
 8005cea:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  tBleStatus status = 0;
 8005cee:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005cf2:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2);
 8005d00:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005d04:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005d08:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8005d0c:	8812      	ldrh	r2, [r2, #0]
 8005d0e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8005d10:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005d14:	3302      	adds	r3, #2
 8005d16:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->LE_Scan_Window = htob(LE_Scan_Window, 2);
 8005d1a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005d1e:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005d22:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8005d26:	8812      	ldrh	r2, [r2, #0]
 8005d28:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8005d2a:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005d2e:	3302      	adds	r3, #2
 8005d30:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Peer_Address_Type = htob(Peer_Address_Type, 1);
 8005d34:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005d38:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005d3c:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 8005d40:	7812      	ldrb	r2, [r2, #0]
 8005d42:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8005d44:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005d48:	3301      	adds	r3, #1
 8005d4a:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  BLUENRG_memcpy((void *) &cp0->Peer_Address, (const void *) Peer_Address, 6);
 8005d4e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005d52:	1d58      	adds	r0, r3, #5
 8005d54:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005d58:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005d5c:	2206      	movs	r2, #6
 8005d5e:	6819      	ldr	r1, [r3, #0]
 8005d60:	f002 ffca 	bl	8008cf8 <memcpy>
  index_input += 6;
 8005d64:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005d68:	3306      	adds	r3, #6
 8005d6a:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 8005d6e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005d72:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8005d76:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8005d78:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005d7c:	3301      	adds	r3, #1
 8005d7e:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2);
 8005d82:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005d86:	f8b7 214c 	ldrh.w	r2, [r7, #332]	; 0x14c
 8005d8a:	819a      	strh	r2, [r3, #12]
  index_input += 2;
 8005d8c:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005d90:	3302      	adds	r3, #2
 8005d92:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2);
 8005d96:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005d9a:	f8b7 2150 	ldrh.w	r2, [r7, #336]	; 0x150
 8005d9e:	81da      	strh	r2, [r3, #14]
  index_input += 2;
 8005da0:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005da4:	3302      	adds	r3, #2
 8005da6:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Conn_Latency = htob(Conn_Latency, 2);
 8005daa:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005dae:	f8b7 2154 	ldrh.w	r2, [r7, #340]	; 0x154
 8005db2:	821a      	strh	r2, [r3, #16]
  index_input += 2;
 8005db4:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005db8:	3302      	adds	r3, #2
 8005dba:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Supervision_Timeout = htob(Supervision_Timeout, 2);
 8005dbe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005dc2:	f8b7 2158 	ldrh.w	r2, [r7, #344]	; 0x158
 8005dc6:	825a      	strh	r2, [r3, #18]
  index_input += 2;
 8005dc8:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005dcc:	3302      	adds	r3, #2
 8005dce:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Minimum_CE_Length = htob(Minimum_CE_Length, 2);
 8005dd2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005dd6:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 8005dda:	829a      	strh	r2, [r3, #20]
  index_input += 2;
 8005ddc:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005de0:	3302      	adds	r3, #2
 8005de2:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Maximum_CE_Length = htob(Maximum_CE_Length, 2);
 8005de6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005dea:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 8005dee:	82da      	strh	r2, [r3, #22]
  index_input += 2;
 8005df0:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005df4:	3302      	adds	r3, #2
 8005df6:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005dfa:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8005dfe:	2218      	movs	r2, #24
 8005e00:	2100      	movs	r1, #0
 8005e02:	4618      	mov	r0, r3
 8005e04:	f002 fefe 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 8005e08:	233f      	movs	r3, #63	; 0x3f
 8005e0a:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x09c;
 8005e0e:	239c      	movs	r3, #156	; 0x9c
 8005e10:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.event = 0x0F;
 8005e14:	230f      	movs	r3, #15
 8005e16:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.cparam = cmd_buffer;
 8005e1a:	f107 0314 	add.w	r3, r7, #20
 8005e1e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 8005e22:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005e26:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &status;
 8005e2a:	f107 0313 	add.w	r3, r7, #19
 8005e2e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = 1;
 8005e32:	2301      	movs	r3, #1
 8005e34:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 8005e38:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8005e3c:	2100      	movs	r1, #0
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f002 fa32 	bl	80082a8 <hci_send_req>
 8005e44:	4603      	mov	r3, r0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	da01      	bge.n	8005e4e <aci_gap_create_connection+0x1a2>
    return BLE_STATUS_TIMEOUT;
 8005e4a:	23ff      	movs	r3, #255	; 0xff
 8005e4c:	e00d      	b.n	8005e6a <aci_gap_create_connection+0x1be>
  if (status) {
 8005e4e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005e52:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d005      	beq.n	8005e68 <aci_gap_create_connection+0x1bc>
    return status;
 8005e5c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005e60:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005e64:	781b      	ldrb	r3, [r3, #0]
 8005e66:	e000      	b.n	8005e6a <aci_gap_create_connection+0x1be>
  }
  return BLE_STATUS_SUCCESS;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd90      	pop	{r4, r7, pc}

08005e74 <aci_gap_terminate_gap_proc>:
tBleStatus aci_gap_terminate_gap_proc(uint8_t Procedure_Code)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b0cc      	sub	sp, #304	; 0x130
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e80:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8005e84:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_terminate_gap_proc_cp0 *cp0 = (aci_gap_terminate_gap_proc_cp0*)(cmd_buffer);
 8005e86:	f107 030c 	add.w	r3, r7, #12
 8005e8a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005e8e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e92:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005e96:	2200      	movs	r2, #0
 8005e98:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Procedure_Code = htob(Procedure_Code, 1);
 8005ea0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ea4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005ea8:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8005eac:	7812      	ldrb	r2, [r2, #0]
 8005eae:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005eb0:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005eb4:	3301      	adds	r3, #1
 8005eb6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005eba:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005ebe:	2218      	movs	r2, #24
 8005ec0:	2100      	movs	r1, #0
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f002 fe9e 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 8005ec8:	233f      	movs	r3, #63	; 0x3f
 8005eca:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x09d;
 8005ece:	239d      	movs	r3, #157	; 0x9d
 8005ed0:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8005ed4:	f107 030c 	add.w	r3, r7, #12
 8005ed8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005edc:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005ee0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005ee4:	f107 030b 	add.w	r3, r7, #11
 8005ee8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005eec:	2301      	movs	r3, #1
 8005eee:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8005ef2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005ef6:	2100      	movs	r1, #0
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f002 f9d5 	bl	80082a8 <hci_send_req>
 8005efe:	4603      	mov	r3, r0
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	da01      	bge.n	8005f08 <aci_gap_terminate_gap_proc+0x94>
    return BLE_STATUS_TIMEOUT;
 8005f04:	23ff      	movs	r3, #255	; 0xff
 8005f06:	e00d      	b.n	8005f24 <aci_gap_terminate_gap_proc+0xb0>
  if (status) {
 8005f08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f0c:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005f10:	781b      	ldrb	r3, [r3, #0]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d005      	beq.n	8005f22 <aci_gap_terminate_gap_proc+0xae>
    return status;
 8005f16:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f1a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005f1e:	781b      	ldrb	r3, [r3, #0]
 8005f20:	e000      	b.n	8005f24 <aci_gap_terminate_gap_proc+0xb0>
  }
  return BLE_STATUS_SUCCESS;
 8005f22:	2300      	movs	r3, #0
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}

08005f2e <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 8005f2e:	b580      	push	{r7, lr}
 8005f30:	b088      	sub	sp, #32
 8005f32:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8005f34:	2300      	movs	r3, #0
 8005f36:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005f38:	f107 0308 	add.w	r3, r7, #8
 8005f3c:	2218      	movs	r2, #24
 8005f3e:	2100      	movs	r1, #0
 8005f40:	4618      	mov	r0, r3
 8005f42:	f002 fe5f 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 8005f46:	233f      	movs	r3, #63	; 0x3f
 8005f48:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8005f4a:	f240 1301 	movw	r3, #257	; 0x101
 8005f4e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8005f50:	1dfb      	adds	r3, r7, #7
 8005f52:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8005f54:	2301      	movs	r3, #1
 8005f56:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8005f58:	f107 0308 	add.w	r3, r7, #8
 8005f5c:	2100      	movs	r1, #0
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f002 f9a2 	bl	80082a8 <hci_send_req>
 8005f64:	4603      	mov	r3, r0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	da01      	bge.n	8005f6e <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8005f6a:	23ff      	movs	r3, #255	; 0xff
 8005f6c:	e005      	b.n	8005f7a <aci_gatt_init+0x4c>
  if (status) {
 8005f6e:	79fb      	ldrb	r3, [r7, #7]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d001      	beq.n	8005f78 <aci_gatt_init+0x4a>
    return status;
 8005f74:	79fb      	ldrb	r3, [r7, #7]
 8005f76:	e000      	b.n	8005f7a <aci_gatt_init+0x4c>
  }
  return BLE_STATUS_SUCCESS;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3720      	adds	r7, #32
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 8005f82:	b590      	push	{r4, r7, lr}
 8005f84:	b0cf      	sub	sp, #316	; 0x13c
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	4604      	mov	r4, r0
 8005f8a:	f507 709c 	add.w	r0, r7, #312	; 0x138
 8005f8e:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 8005f92:	6001      	str	r1, [r0, #0]
 8005f94:	4610      	mov	r0, r2
 8005f96:	4619      	mov	r1, r3
 8005f98:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005f9c:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8005fa0:	4622      	mov	r2, r4
 8005fa2:	701a      	strb	r2, [r3, #0]
 8005fa4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005fa8:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8005fac:	4602      	mov	r2, r0
 8005fae:	701a      	strb	r2, [r3, #0]
 8005fb0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005fb4:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8005fb8:	460a      	mov	r2, r1
 8005fba:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8005fbc:	f107 030c 	add.w	r3, r7, #12
 8005fc0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8005fc4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005fc8:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8005fcc:	781b      	ldrb	r3, [r3, #0]
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d00a      	beq.n	8005fe8 <aci_gatt_add_service+0x66>
 8005fd2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005fd6:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8005fda:	781b      	ldrb	r3, [r3, #0]
 8005fdc:	2b02      	cmp	r3, #2
 8005fde:	d101      	bne.n	8005fe4 <aci_gatt_add_service+0x62>
 8005fe0:	2311      	movs	r3, #17
 8005fe2:	e002      	b.n	8005fea <aci_gatt_add_service+0x68>
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e000      	b.n	8005fea <aci_gatt_add_service+0x68>
 8005fe8:	2303      	movs	r3, #3
 8005fea:	f107 020c 	add.w	r2, r7, #12
 8005fee:	4413      	add	r3, r2
 8005ff0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8005ff4:	f107 0308 	add.w	r3, r7, #8
 8005ff8:	2203      	movs	r2, #3
 8005ffa:	2100      	movs	r1, #0
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f002 fe01 	bl	8008c04 <memset>
  uint8_t index_input = 0;
 8006002:	2300      	movs	r3, #0
 8006004:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8006008:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800600c:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006010:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 8006014:	7812      	ldrb	r2, [r2, #0]
 8006016:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006018:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800601c:	3301      	adds	r3, #1
 800601e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    uint8_t size;
    switch (Service_UUID_Type) {
 8006022:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006026:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800602a:	781b      	ldrb	r3, [r3, #0]
 800602c:	2b01      	cmp	r3, #1
 800602e:	d002      	beq.n	8006036 <aci_gatt_add_service+0xb4>
 8006030:	2b02      	cmp	r3, #2
 8006032:	d004      	beq.n	800603e <aci_gatt_add_service+0xbc>
 8006034:	e007      	b.n	8006046 <aci_gatt_add_service+0xc4>
      case 1: size = 2; break;
 8006036:	2302      	movs	r3, #2
 8006038:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800603c:	e005      	b.n	800604a <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800603e:	2310      	movs	r3, #16
 8006040:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8006044:	e001      	b.n	800604a <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8006046:	2347      	movs	r3, #71	; 0x47
 8006048:	e06c      	b.n	8006124 <aci_gatt_add_service+0x1a2>
    }
    BLUENRG_memcpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 800604a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800604e:	1c58      	adds	r0, r3, #1
 8006050:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 8006054:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006058:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800605c:	6819      	ldr	r1, [r3, #0]
 800605e:	f002 fe4b 	bl	8008cf8 <memcpy>
    index_input += size;
 8006062:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8006066:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 800606a:	4413      	add	r3, r2
 800606c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Service_Type = htob(Service_Type, 1);
 8006070:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006074:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006078:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800607c:	7812      	ldrb	r2, [r2, #0]
 800607e:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8006080:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006084:	3301      	adds	r3, #1
 8006086:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 800608a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800608e:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006092:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 8006096:	7812      	ldrb	r2, [r2, #0]
 8006098:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800609a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800609e:	3301      	adds	r3, #1
 80060a0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80060a4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80060a8:	2218      	movs	r2, #24
 80060aa:	2100      	movs	r1, #0
 80060ac:	4618      	mov	r0, r3
 80060ae:	f002 fda9 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 80060b2:	233f      	movs	r3, #63	; 0x3f
 80060b4:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 80060b8:	f44f 7381 	mov.w	r3, #258	; 0x102
 80060bc:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80060c0:	f107 030c 	add.w	r3, r7, #12
 80060c4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80060c8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80060cc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 80060d0:	f107 0308 	add.w	r3, r7, #8
 80060d4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 80060d8:	2303      	movs	r3, #3
 80060da:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 80060de:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80060e2:	2100      	movs	r1, #0
 80060e4:	4618      	mov	r0, r3
 80060e6:	f002 f8df 	bl	80082a8 <hci_send_req>
 80060ea:	4603      	mov	r3, r0
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	da01      	bge.n	80060f4 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 80060f0:	23ff      	movs	r3, #255	; 0xff
 80060f2:	e017      	b.n	8006124 <aci_gatt_add_service+0x1a2>
  if (resp.Status) {
 80060f4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80060f8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80060fc:	781b      	ldrb	r3, [r3, #0]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d005      	beq.n	800610e <aci_gatt_add_service+0x18c>
    return resp.Status;
 8006102:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006106:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	e00a      	b.n	8006124 <aci_gatt_add_service+0x1a2>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800610e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006112:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006116:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800611a:	b29a      	uxth	r2, r3
 800611c:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8006120:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800612a:	46bd      	mov	sp, r7
 800612c:	bd90      	pop	{r4, r7, pc}

0800612e <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 800612e:	b590      	push	{r4, r7, lr}
 8006130:	b0d1      	sub	sp, #324	; 0x144
 8006132:	af00      	add	r7, sp, #0
 8006134:	4604      	mov	r4, r0
 8006136:	4608      	mov	r0, r1
 8006138:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 800613c:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 8006140:	600a      	str	r2, [r1, #0]
 8006142:	4619      	mov	r1, r3
 8006144:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006148:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800614c:	4622      	mov	r2, r4
 800614e:	801a      	strh	r2, [r3, #0]
 8006150:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006154:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8006158:	4602      	mov	r2, r0
 800615a:	701a      	strb	r2, [r3, #0]
 800615c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006160:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 8006164:	460a      	mov	r2, r1
 8006166:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8006168:	f107 0314 	add.w	r3, r7, #20
 800616c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8006170:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006174:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8006178:	781b      	ldrb	r3, [r3, #0]
 800617a:	2b01      	cmp	r3, #1
 800617c:	d00a      	beq.n	8006194 <aci_gatt_add_char+0x66>
 800617e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006182:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8006186:	781b      	ldrb	r3, [r3, #0]
 8006188:	2b02      	cmp	r3, #2
 800618a:	d101      	bne.n	8006190 <aci_gatt_add_char+0x62>
 800618c:	2313      	movs	r3, #19
 800618e:	e002      	b.n	8006196 <aci_gatt_add_char+0x68>
 8006190:	2303      	movs	r3, #3
 8006192:	e000      	b.n	8006196 <aci_gatt_add_char+0x68>
 8006194:	2305      	movs	r3, #5
 8006196:	f107 0214 	add.w	r2, r7, #20
 800619a:	4413      	add	r3, r2
 800619c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80061a0:	f107 0310 	add.w	r3, r7, #16
 80061a4:	2203      	movs	r2, #3
 80061a6:	2100      	movs	r1, #0
 80061a8:	4618      	mov	r0, r3
 80061aa:	f002 fd2b 	bl	8008c04 <memset>
  uint8_t index_input = 0;
 80061ae:	2300      	movs	r3, #0
 80061b0:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Service_Handle = htob(Service_Handle, 2);
 80061b4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80061b8:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80061bc:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 80061c0:	8812      	ldrh	r2, [r2, #0]
 80061c2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80061c4:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80061c8:	3302      	adds	r3, #2
 80061ca:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 80061ce:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80061d2:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80061d6:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 80061da:	7812      	ldrb	r2, [r2, #0]
 80061dc:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80061de:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80061e2:	3301      	adds	r3, #1
 80061e4:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  /* var_len_data input */
  {
    uint8_t size;
    switch (Char_UUID_Type) {
 80061e8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80061ec:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d002      	beq.n	80061fc <aci_gatt_add_char+0xce>
 80061f6:	2b02      	cmp	r3, #2
 80061f8:	d004      	beq.n	8006204 <aci_gatt_add_char+0xd6>
 80061fa:	e007      	b.n	800620c <aci_gatt_add_char+0xde>
      case 1: size = 2; break;
 80061fc:	2302      	movs	r3, #2
 80061fe:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 8006202:	e005      	b.n	8006210 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8006204:	2310      	movs	r3, #16
 8006206:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800620a:	e001      	b.n	8006210 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800620c:	2347      	movs	r3, #71	; 0x47
 800620e:	e091      	b.n	8006334 <aci_gatt_add_char+0x206>
    }
    BLUENRG_memcpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 8006210:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8006214:	1cd8      	adds	r0, r3, #3
 8006216:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 800621a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800621e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8006222:	6819      	ldr	r1, [r3, #0]
 8006224:	f002 fd68 	bl	8008cf8 <memcpy>
    index_input += size;
 8006228:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 800622c:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 8006230:	4413      	add	r3, r2
 8006232:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 8006236:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800623a:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800623e:	f5a2 729d 	sub.w	r2, r2, #314	; 0x13a
 8006242:	8812      	ldrh	r2, [r2, #0]
 8006244:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8006246:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800624a:	3302      	adds	r3, #2
 800624c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Char_Properties = htob(Char_Properties, 1);
 8006250:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006254:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 8006258:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800625a:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800625e:	3301      	adds	r3, #1
 8006260:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Security_Permissions = htob(Security_Permissions, 1);
 8006264:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006268:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800626c:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800626e:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8006272:	3301      	adds	r3, #1
 8006274:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->GATT_Evt_Mask = htob(GATT_Evt_Mask, 1);
 8006278:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800627c:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 8006280:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8006282:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8006286:	3301      	adds	r3, #1
 8006288:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Enc_Key_Size = htob(Enc_Key_Size, 1);
 800628c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006290:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 8006294:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8006296:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800629a:	3301      	adds	r3, #1
 800629c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Is_Variable = htob(Is_Variable, 1);
 80062a0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80062a4:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 80062a8:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 80062aa:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80062ae:	3301      	adds	r3, #1
 80062b0:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80062b4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80062b8:	2218      	movs	r2, #24
 80062ba:	2100      	movs	r1, #0
 80062bc:	4618      	mov	r0, r3
 80062be:	f002 fca1 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 80062c2:	233f      	movs	r3, #63	; 0x3f
 80062c4:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 80062c8:	f44f 7382 	mov.w	r3, #260	; 0x104
 80062cc:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 80062d0:	f107 0314 	add.w	r3, r7, #20
 80062d4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 80062d8:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80062dc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 80062e0:	f107 0310 	add.w	r3, r7, #16
 80062e4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 80062e8:	2303      	movs	r3, #3
 80062ea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 80062ee:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80062f2:	2100      	movs	r1, #0
 80062f4:	4618      	mov	r0, r3
 80062f6:	f001 ffd7 	bl	80082a8 <hci_send_req>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	da01      	bge.n	8006304 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8006300:	23ff      	movs	r3, #255	; 0xff
 8006302:	e017      	b.n	8006334 <aci_gatt_add_char+0x206>
  if (resp.Status) {
 8006304:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006308:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800630c:	781b      	ldrb	r3, [r3, #0]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d005      	beq.n	800631e <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8006312:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006316:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800631a:	781b      	ldrb	r3, [r3, #0]
 800631c:	e00a      	b.n	8006334 <aci_gatt_add_char+0x206>
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
 800631e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8006322:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006326:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800632a:	b29a      	uxth	r2, r3
 800632c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8006330:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8006332:	2300      	movs	r3, #0
}
 8006334:	4618      	mov	r0, r3
 8006336:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800633a:	46bd      	mov	sp, r7
 800633c:	bd90      	pop	{r4, r7, pc}

0800633e <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 800633e:	b5b0      	push	{r4, r5, r7, lr}
 8006340:	b0cc      	sub	sp, #304	; 0x130
 8006342:	af00      	add	r7, sp, #0
 8006344:	4605      	mov	r5, r0
 8006346:	460c      	mov	r4, r1
 8006348:	4610      	mov	r0, r2
 800634a:	4619      	mov	r1, r3
 800634c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006350:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8006354:	462a      	mov	r2, r5
 8006356:	801a      	strh	r2, [r3, #0]
 8006358:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800635c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006360:	4622      	mov	r2, r4
 8006362:	801a      	strh	r2, [r3, #0]
 8006364:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006368:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800636c:	4602      	mov	r2, r0
 800636e:	701a      	strb	r2, [r3, #0]
 8006370:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006374:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 8006378:	460a      	mov	r2, r1
 800637a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800637c:	f107 030c 	add.w	r3, r7, #12
 8006380:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8006384:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006388:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800638c:	2200      	movs	r2, #0
 800638e:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8006390:	2300      	movs	r3, #0
 8006392:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Service_Handle = htob(Service_Handle, 2);
 8006396:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800639a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800639e:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 80063a2:	8812      	ldrh	r2, [r2, #0]
 80063a4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80063a6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80063aa:	3302      	adds	r3, #2
 80063ac:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Char_Handle = htob(Char_Handle, 2);
 80063b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80063b4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80063b8:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80063bc:	8812      	ldrh	r2, [r2, #0]
 80063be:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80063c0:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80063c4:	3302      	adds	r3, #2
 80063c6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Val_Offset = htob(Val_Offset, 1);
 80063ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80063ce:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80063d2:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 80063d6:	7812      	ldrb	r2, [r2, #0]
 80063d8:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80063da:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80063de:	3301      	adds	r3, #1
 80063e0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 80063e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80063e8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80063ec:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 80063f0:	7812      	ldrb	r2, [r2, #0]
 80063f2:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80063f4:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80063f8:	3301      	adds	r3, #1
 80063fa:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 80063fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006402:	1d98      	adds	r0, r3, #6
 8006404:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006408:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800640c:	781b      	ldrb	r3, [r3, #0]
 800640e:	461a      	mov	r2, r3
 8006410:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8006414:	f002 fc70 	bl	8008cf8 <memcpy>
    index_input += Char_Value_Length*sizeof(uint8_t);
 8006418:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800641c:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 8006420:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8006424:	781b      	ldrb	r3, [r3, #0]
 8006426:	4413      	add	r3, r2
 8006428:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800642c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006430:	2218      	movs	r2, #24
 8006432:	2100      	movs	r1, #0
 8006434:	4618      	mov	r0, r3
 8006436:	f002 fbe5 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 800643a:	233f      	movs	r3, #63	; 0x3f
 800643c:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 8006440:	f44f 7383 	mov.w	r3, #262	; 0x106
 8006444:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8006448:	f107 030c 	add.w	r3, r7, #12
 800644c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8006450:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006454:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8006458:	f107 030b 	add.w	r3, r7, #11
 800645c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8006460:	2301      	movs	r3, #1
 8006462:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8006466:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800646a:	2100      	movs	r1, #0
 800646c:	4618      	mov	r0, r3
 800646e:	f001 ff1b 	bl	80082a8 <hci_send_req>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	da01      	bge.n	800647c <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8006478:	23ff      	movs	r3, #255	; 0xff
 800647a:	e00d      	b.n	8006498 <aci_gatt_update_char_value+0x15a>
  if (status) {
 800647c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006480:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8006484:	781b      	ldrb	r3, [r3, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d005      	beq.n	8006496 <aci_gatt_update_char_value+0x158>
    return status;
 800648a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800648e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8006492:	781b      	ldrb	r3, [r3, #0]
 8006494:	e000      	b.n	8006498 <aci_gatt_update_char_value+0x15a>
  }
  return BLE_STATUS_SUCCESS;
 8006496:	2300      	movs	r3, #0
}
 8006498:	4618      	mov	r0, r3
 800649a:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800649e:	46bd      	mov	sp, r7
 80064a0:	bdb0      	pop	{r4, r5, r7, pc}

080064a2 <aci_gatt_disc_char_by_uuid>:
tBleStatus aci_gatt_disc_char_by_uuid(uint16_t Connection_Handle,
                                      uint16_t Start_Handle,
                                      uint16_t End_Handle,
                                      uint8_t UUID_Type,
                                      UUID_t *UUID)
{
 80064a2:	b5b0      	push	{r4, r5, r7, lr}
 80064a4:	b0ce      	sub	sp, #312	; 0x138
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	4605      	mov	r5, r0
 80064aa:	460c      	mov	r4, r1
 80064ac:	4610      	mov	r0, r2
 80064ae:	4619      	mov	r1, r3
 80064b0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80064b4:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80064b8:	462a      	mov	r2, r5
 80064ba:	801a      	strh	r2, [r3, #0]
 80064bc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80064c0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80064c4:	4622      	mov	r2, r4
 80064c6:	801a      	strh	r2, [r3, #0]
 80064c8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80064cc:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 80064d0:	4602      	mov	r2, r0
 80064d2:	801a      	strh	r2, [r3, #0]
 80064d4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80064d8:	f2a3 1337 	subw	r3, r3, #311	; 0x137
 80064dc:	460a      	mov	r2, r1
 80064de:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_disc_char_by_uuid_cp0 *cp0 = (aci_gatt_disc_char_by_uuid_cp0*)(cmd_buffer);
 80064e0:	f107 0310 	add.w	r3, r7, #16
 80064e4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  tBleStatus status = 0;
 80064e8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80064ec:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 80064f0:	2200      	movs	r2, #0
 80064f2:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 80064f4:	2300      	movs	r3, #0
 80064f6:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 80064fa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80064fe:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006502:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 8006506:	8812      	ldrh	r2, [r2, #0]
 8006508:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800650a:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800650e:	3302      	adds	r3, #2
 8006510:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
  cp0->Start_Handle = htob(Start_Handle, 2);
 8006514:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006518:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800651c:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8006520:	8812      	ldrh	r2, [r2, #0]
 8006522:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8006524:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006528:	3302      	adds	r3, #2
 800652a:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
  cp0->End_Handle = htob(End_Handle, 2);
 800652e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006532:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006536:	f5a2 729b 	sub.w	r2, r2, #310	; 0x136
 800653a:	8812      	ldrh	r2, [r2, #0]
 800653c:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 800653e:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8006542:	3302      	adds	r3, #2
 8006544:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
  cp0->UUID_Type = htob(UUID_Type, 1);
 8006548:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800654c:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006550:	f2a2 1237 	subw	r2, r2, #311	; 0x137
 8006554:	7812      	ldrb	r2, [r2, #0]
 8006556:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8006558:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800655c:	3301      	adds	r3, #1
 800655e:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
  /* var_len_data input */
  {
    uint8_t size;
    switch (UUID_Type) {
 8006562:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006566:	f2a3 1337 	subw	r3, r3, #311	; 0x137
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	2b01      	cmp	r3, #1
 800656e:	d002      	beq.n	8006576 <aci_gatt_disc_char_by_uuid+0xd4>
 8006570:	2b02      	cmp	r3, #2
 8006572:	d004      	beq.n	800657e <aci_gatt_disc_char_by_uuid+0xdc>
 8006574:	e007      	b.n	8006586 <aci_gatt_disc_char_by_uuid+0xe4>
      case 1: size = 2; break;
 8006576:	2302      	movs	r3, #2
 8006578:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800657c:	e005      	b.n	800658a <aci_gatt_disc_char_by_uuid+0xe8>
      case 2: size = 16; break;
 800657e:	2310      	movs	r3, #16
 8006580:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8006584:	e001      	b.n	800658a <aci_gatt_disc_char_by_uuid+0xe8>
      default: return BLE_STATUS_ERROR;
 8006586:	2347      	movs	r3, #71	; 0x47
 8006588:	e049      	b.n	800661e <aci_gatt_disc_char_by_uuid+0x17c>
    }
    BLUENRG_memcpy((void *) &cp0->UUID, (const void *) UUID, size);
 800658a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800658e:	3307      	adds	r3, #7
 8006590:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 8006594:	f8d7 1148 	ldr.w	r1, [r7, #328]	; 0x148
 8006598:	4618      	mov	r0, r3
 800659a:	f002 fbad 	bl	8008cf8 <memcpy>
    index_input += size;
 800659e:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 80065a2:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 80065a6:	4413      	add	r3, r2
 80065a8:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80065ac:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80065b0:	2218      	movs	r2, #24
 80065b2:	2100      	movs	r1, #0
 80065b4:	4618      	mov	r0, r3
 80065b6:	f002 fb25 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 80065ba:	233f      	movs	r3, #63	; 0x3f
 80065bc:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
  rq.ocf = 0x116;
 80065c0:	f44f 738b 	mov.w	r3, #278	; 0x116
 80065c4:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
  rq.event = 0x0F;
 80065c8:	230f      	movs	r3, #15
 80065ca:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.cparam = cmd_buffer;
 80065ce:	f107 0310 	add.w	r3, r7, #16
 80065d2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.clen = index_input;
 80065d6:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80065da:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rparam = &status;
 80065de:	f107 030f 	add.w	r3, r7, #15
 80065e2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rlen = 1;
 80065e6:	2301      	movs	r3, #1
 80065e8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  if (hci_send_req(&rq, FALSE) < 0)
 80065ec:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80065f0:	2100      	movs	r1, #0
 80065f2:	4618      	mov	r0, r3
 80065f4:	f001 fe58 	bl	80082a8 <hci_send_req>
 80065f8:	4603      	mov	r3, r0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	da01      	bge.n	8006602 <aci_gatt_disc_char_by_uuid+0x160>
    return BLE_STATUS_TIMEOUT;
 80065fe:	23ff      	movs	r3, #255	; 0xff
 8006600:	e00d      	b.n	800661e <aci_gatt_disc_char_by_uuid+0x17c>
  if (status) {
 8006602:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006606:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800660a:	781b      	ldrb	r3, [r3, #0]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d005      	beq.n	800661c <aci_gatt_disc_char_by_uuid+0x17a>
    return status;
 8006610:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006614:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8006618:	781b      	ldrb	r3, [r3, #0]
 800661a:	e000      	b.n	800661e <aci_gatt_disc_char_by_uuid+0x17c>
  }
  return BLE_STATUS_SUCCESS;
 800661c:	2300      	movs	r3, #0
}
 800661e:	4618      	mov	r0, r3
 8006620:	f507 779c 	add.w	r7, r7, #312	; 0x138
 8006624:	46bd      	mov	sp, r7
 8006626:	bdb0      	pop	{r4, r5, r7, pc}

08006628 <aci_gatt_write_char_desc>:
}
tBleStatus aci_gatt_write_char_desc(uint16_t Connection_Handle,
                                    uint16_t Attr_Handle,
                                    uint8_t Attribute_Val_Length,
                                    uint8_t Attribute_Val[])
{
 8006628:	b590      	push	{r4, r7, lr}
 800662a:	b0cf      	sub	sp, #316	; 0x13c
 800662c:	af00      	add	r7, sp, #0
 800662e:	4604      	mov	r4, r0
 8006630:	4608      	mov	r0, r1
 8006632:	4611      	mov	r1, r2
 8006634:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006638:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 800663c:	6013      	str	r3, [r2, #0]
 800663e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006642:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8006646:	4622      	mov	r2, r4
 8006648:	801a      	strh	r2, [r3, #0]
 800664a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800664e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006652:	4602      	mov	r2, r0
 8006654:	801a      	strh	r2, [r3, #0]
 8006656:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800665a:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800665e:	460a      	mov	r2, r1
 8006660:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_write_char_desc_cp0 *cp0 = (aci_gatt_write_char_desc_cp0*)(cmd_buffer);
 8006662:	f107 0314 	add.w	r3, r7, #20
 8006666:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  tBleStatus status = 0;
 800666a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800666e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8006672:	2200      	movs	r2, #0
 8006674:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8006676:	2300      	movs	r3, #0
 8006678:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800667c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006680:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006684:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8006688:	8812      	ldrh	r2, [r2, #0]
 800668a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800668c:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8006690:	3302      	adds	r3, #2
 8006692:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Attr_Handle = htob(Attr_Handle, 2);
 8006696:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800669a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800669e:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80066a2:	8812      	ldrh	r2, [r2, #0]
 80066a4:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80066a6:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80066aa:	3302      	adds	r3, #2
 80066ac:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Attribute_Val_Length = htob(Attribute_Val_Length, 1);
 80066b0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80066b4:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80066b8:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 80066bc:	7812      	ldrb	r2, [r2, #0]
 80066be:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80066c0:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80066c4:	3301      	adds	r3, #1
 80066c6:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Attribute_Val, (const void *) Attribute_Val, Attribute_Val_Length*sizeof(uint8_t));
 80066ca:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80066ce:	1d58      	adds	r0, r3, #5
 80066d0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80066d4:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 80066d8:	781a      	ldrb	r2, [r3, #0]
 80066da:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80066de:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80066e2:	6819      	ldr	r1, [r3, #0]
 80066e4:	f002 fb08 	bl	8008cf8 <memcpy>
    index_input += Attribute_Val_Length*sizeof(uint8_t);
 80066e8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80066ec:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 80066f0:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 80066f4:	781b      	ldrb	r3, [r3, #0]
 80066f6:	4413      	add	r3, r2
 80066f8:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80066fc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006700:	2218      	movs	r2, #24
 8006702:	2100      	movs	r1, #0
 8006704:	4618      	mov	r0, r3
 8006706:	f002 fa7d 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 800670a:	233f      	movs	r3, #63	; 0x3f
 800670c:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x121;
 8006710:	f240 1321 	movw	r3, #289	; 0x121
 8006714:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.event = 0x0F;
 8006718:	230f      	movs	r3, #15
 800671a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.cparam = cmd_buffer;
 800671e:	f107 0314 	add.w	r3, r7, #20
 8006722:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 8006726:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800672a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &status;
 800672e:	f107 0313 	add.w	r3, r7, #19
 8006732:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = 1;
 8006736:	2301      	movs	r3, #1
 8006738:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800673c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006740:	2100      	movs	r1, #0
 8006742:	4618      	mov	r0, r3
 8006744:	f001 fdb0 	bl	80082a8 <hci_send_req>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	da01      	bge.n	8006752 <aci_gatt_write_char_desc+0x12a>
    return BLE_STATUS_TIMEOUT;
 800674e:	23ff      	movs	r3, #255	; 0xff
 8006750:	e00d      	b.n	800676e <aci_gatt_write_char_desc+0x146>
  if (status) {
 8006752:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006756:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800675a:	781b      	ldrb	r3, [r3, #0]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d005      	beq.n	800676c <aci_gatt_write_char_desc+0x144>
    return status;
 8006760:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006764:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	e000      	b.n	800676e <aci_gatt_write_char_desc+0x146>
  }
  return BLE_STATUS_SUCCESS;
 800676c:	2300      	movs	r3, #0
}
 800676e:	4618      	mov	r0, r3
 8006770:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8006774:	46bd      	mov	sp, r7
 8006776:	bd90      	pop	{r4, r7, pc}

08006778 <aci_hal_get_firmware_details>:
                                        uint8_t *BTLE_Stack_version_minor,
                                        uint8_t *BTLE_Stack_version_patch,
                                        uint8_t *BTLE_Stack_development,
                                        uint16_t *BTLE_Stack_variant,
                                        uint16_t *BTLE_Stack_Build_Number)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b08e      	sub	sp, #56	; 0x38
 800677c:	af00      	add	r7, sp, #0
 800677e:	60f8      	str	r0, [r7, #12]
 8006780:	60b9      	str	r1, [r7, #8]
 8006782:	607a      	str	r2, [r7, #4]
 8006784:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  aci_hal_get_firmware_details_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006786:	f107 0310 	add.w	r3, r7, #16
 800678a:	220f      	movs	r2, #15
 800678c:	2100      	movs	r1, #0
 800678e:	4618      	mov	r0, r3
 8006790:	f002 fa38 	bl	8008c04 <memset>
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006794:	f107 0320 	add.w	r3, r7, #32
 8006798:	2218      	movs	r2, #24
 800679a:	2100      	movs	r1, #0
 800679c:	4618      	mov	r0, r3
 800679e:	f002 fa31 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 80067a2:	233f      	movs	r3, #63	; 0x3f
 80067a4:	843b      	strh	r3, [r7, #32]
  rq.ocf = 0x001;
 80067a6:	2301      	movs	r3, #1
 80067a8:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.rparam = &resp;
 80067aa:	f107 0310 	add.w	r3, r7, #16
 80067ae:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = sizeof(resp);
 80067b0:	230f      	movs	r3, #15
 80067b2:	637b      	str	r3, [r7, #52]	; 0x34
  if (hci_send_req(&rq, FALSE) < 0)
 80067b4:	f107 0320 	add.w	r3, r7, #32
 80067b8:	2100      	movs	r1, #0
 80067ba:	4618      	mov	r0, r3
 80067bc:	f001 fd74 	bl	80082a8 <hci_send_req>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	da01      	bge.n	80067ca <aci_hal_get_firmware_details+0x52>
    return BLE_STATUS_TIMEOUT;
 80067c6:	23ff      	movs	r3, #255	; 0xff
 80067c8:	e02c      	b.n	8006824 <aci_hal_get_firmware_details+0xac>
  if (resp.Status) {
 80067ca:	7c3b      	ldrb	r3, [r7, #16]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d001      	beq.n	80067d4 <aci_hal_get_firmware_details+0x5c>
    return resp.Status;
 80067d0:	7c3b      	ldrb	r3, [r7, #16]
 80067d2:	e027      	b.n	8006824 <aci_hal_get_firmware_details+0xac>
  }
  *DTM_version_major = btoh(resp.DTM_version_major, 1);
 80067d4:	7c7a      	ldrb	r2, [r7, #17]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	701a      	strb	r2, [r3, #0]
  *DTM_version_minor = btoh(resp.DTM_version_minor, 1);
 80067da:	7cba      	ldrb	r2, [r7, #18]
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	701a      	strb	r2, [r3, #0]
  *DTM_version_patch = btoh(resp.DTM_version_patch, 1);
 80067e0:	7cfa      	ldrb	r2, [r7, #19]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	701a      	strb	r2, [r3, #0]
  *DTM_variant = btoh(resp.DTM_variant, 1);
 80067e6:	7d3a      	ldrb	r2, [r7, #20]
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	701a      	strb	r2, [r3, #0]
  *DTM_Build_Number = btoh(resp.DTM_Build_Number, 2);
 80067ec:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 80067f0:	b29a      	uxth	r2, r3
 80067f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067f4:	801a      	strh	r2, [r3, #0]
  *BTLE_Stack_version_major = btoh(resp.BTLE_Stack_version_major, 1);
 80067f6:	7dfa      	ldrb	r2, [r7, #23]
 80067f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80067fa:	701a      	strb	r2, [r3, #0]
  *BTLE_Stack_version_minor = btoh(resp.BTLE_Stack_version_minor, 1);
 80067fc:	7e3a      	ldrb	r2, [r7, #24]
 80067fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006800:	701a      	strb	r2, [r3, #0]
  *BTLE_Stack_version_patch = btoh(resp.BTLE_Stack_version_patch, 1);
 8006802:	7e7a      	ldrb	r2, [r7, #25]
 8006804:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006806:	701a      	strb	r2, [r3, #0]
  *BTLE_Stack_development = btoh(resp.BTLE_Stack_development, 1);
 8006808:	7eba      	ldrb	r2, [r7, #26]
 800680a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800680c:	701a      	strb	r2, [r3, #0]
  *BTLE_Stack_variant = btoh(resp.BTLE_Stack_variant, 2);
 800680e:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 8006812:	b29a      	uxth	r2, r3
 8006814:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006816:	801a      	strh	r2, [r3, #0]
  *BTLE_Stack_Build_Number = btoh(resp.BTLE_Stack_Build_Number, 2);
 8006818:	f8b7 301d 	ldrh.w	r3, [r7, #29]
 800681c:	b29a      	uxth	r2, r3
 800681e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006820:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8006822:	2300      	movs	r3, #0
}
 8006824:	4618      	mov	r0, r3
 8006826:	3738      	adds	r7, #56	; 0x38
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <aci_hal_read_config_data>:
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_read_config_data(uint8_t Offset,
                                    uint8_t *Data_Length,
                                    uint8_t Data[])
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b0ee      	sub	sp, #440	; 0x1b8
 8006830:	af00      	add	r7, sp, #0
 8006832:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8006836:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800683a:	6019      	str	r1, [r3, #0]
 800683c:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8006840:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8006844:	601a      	str	r2, [r3, #0]
 8006846:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800684a:	f2a3 13a9 	subw	r3, r3, #425	; 0x1a9
 800684e:	4602      	mov	r2, r0
 8006850:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_read_config_data_cp0 *cp0 = (aci_hal_read_config_data_cp0*)(cmd_buffer);
 8006852:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8006856:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
  aci_hal_read_config_data_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800685a:	f107 0314 	add.w	r3, r7, #20
 800685e:	2280      	movs	r2, #128	; 0x80
 8006860:	2100      	movs	r1, #0
 8006862:	4618      	mov	r0, r3
 8006864:	f002 f9ce 	bl	8008c04 <memset>
  uint8_t index_input = 0;
 8006868:	2300      	movs	r3, #0
 800686a:	f887 31b3 	strb.w	r3, [r7, #435]	; 0x1b3
  cp0->Offset = htob(Offset, 1);
 800686e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8006872:	f507 72dc 	add.w	r2, r7, #440	; 0x1b8
 8006876:	f2a2 12a9 	subw	r2, r2, #425	; 0x1a9
 800687a:	7812      	ldrb	r2, [r2, #0]
 800687c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800687e:	f897 31b3 	ldrb.w	r3, [r7, #435]	; 0x1b3
 8006882:	3301      	adds	r3, #1
 8006884:	f887 31b3 	strb.w	r3, [r7, #435]	; 0x1b3
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006888:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 800688c:	2218      	movs	r2, #24
 800688e:	2100      	movs	r1, #0
 8006890:	4618      	mov	r0, r3
 8006892:	f002 f9b7 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 8006896:	233f      	movs	r3, #63	; 0x3f
 8006898:	f8a7 3198 	strh.w	r3, [r7, #408]	; 0x198
  rq.ocf = 0x00d;
 800689c:	230d      	movs	r3, #13
 800689e:	f8a7 319a 	strh.w	r3, [r7, #410]	; 0x19a
  rq.cparam = cmd_buffer;
 80068a2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80068a6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
  rq.clen = index_input;
 80068aa:	f897 31b3 	ldrb.w	r3, [r7, #435]	; 0x1b3
 80068ae:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
  rq.rparam = &resp;
 80068b2:	f107 0314 	add.w	r3, r7, #20
 80068b6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
  rq.rlen = sizeof(resp);
 80068ba:	2380      	movs	r3, #128	; 0x80
 80068bc:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  if (hci_send_req(&rq, FALSE) < 0)
 80068c0:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 80068c4:	2100      	movs	r1, #0
 80068c6:	4618      	mov	r0, r3
 80068c8:	f001 fcee 	bl	80082a8 <hci_send_req>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	da01      	bge.n	80068d6 <aci_hal_read_config_data+0xaa>
    return BLE_STATUS_TIMEOUT;
 80068d2:	23ff      	movs	r3, #255	; 0xff
 80068d4:	e029      	b.n	800692a <aci_hal_read_config_data+0xfe>
  if (resp.Status) {
 80068d6:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80068da:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80068de:	781b      	ldrb	r3, [r3, #0]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d005      	beq.n	80068f0 <aci_hal_read_config_data+0xc4>
    return resp.Status;
 80068e4:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80068e8:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80068ec:	781b      	ldrb	r3, [r3, #0]
 80068ee:	e01c      	b.n	800692a <aci_hal_read_config_data+0xfe>
  }
  *Data_Length = btoh(resp.Data_Length, 1);
 80068f0:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80068f4:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80068f8:	785a      	ldrb	r2, [r3, #1]
 80068fa:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80068fe:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	701a      	strb	r2, [r3, #0]
  BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
 8006906:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800690a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	781b      	ldrb	r3, [r3, #0]
 8006912:	461a      	mov	r2, r3
 8006914:	f107 0314 	add.w	r3, r7, #20
 8006918:	1c99      	adds	r1, r3, #2
 800691a:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800691e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8006922:	6818      	ldr	r0, [r3, #0]
 8006924:	f002 f9e8 	bl	8008cf8 <memcpy>
  return BLE_STATUS_SUCCESS;
 8006928:	2300      	movs	r3, #0
}
 800692a:	4618      	mov	r0, r3
 800692c:	f507 77dc 	add.w	r7, r7, #440	; 0x1b8
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <aci_hal_set_tx_power_level>:
tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
                                      uint8_t PA_Level)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b0cc      	sub	sp, #304	; 0x130
 8006938:	af00      	add	r7, sp, #0
 800693a:	4602      	mov	r2, r0
 800693c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006940:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8006944:	701a      	strb	r2, [r3, #0]
 8006946:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800694a:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800694e:	460a      	mov	r2, r1
 8006950:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8006952:	f107 030c 	add.w	r3, r7, #12
 8006956:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800695a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800695e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8006962:	2200      	movs	r2, #0
 8006964:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8006966:	2300      	movs	r3, #0
 8006968:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->En_High_Power = htob(En_High_Power, 1);
 800696c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006970:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006974:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8006978:	7812      	ldrb	r2, [r2, #0]
 800697a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800697c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006980:	3301      	adds	r3, #1
 8006982:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->PA_Level = htob(PA_Level, 1);
 8006986:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800698a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800698e:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8006992:	7812      	ldrb	r2, [r2, #0]
 8006994:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8006996:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800699a:	3301      	adds	r3, #1
 800699c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80069a0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80069a4:	2218      	movs	r2, #24
 80069a6:	2100      	movs	r1, #0
 80069a8:	4618      	mov	r0, r3
 80069aa:	f002 f92b 	bl	8008c04 <memset>
  rq.ogf = 0x3f;
 80069ae:	233f      	movs	r3, #63	; 0x3f
 80069b0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 80069b4:	230f      	movs	r3, #15
 80069b6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80069ba:	f107 030c 	add.w	r3, r7, #12
 80069be:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80069c2:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80069c6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80069ca:	f107 030b 	add.w	r3, r7, #11
 80069ce:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80069d2:	2301      	movs	r3, #1
 80069d4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 80069d8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80069dc:	2100      	movs	r1, #0
 80069de:	4618      	mov	r0, r3
 80069e0:	f001 fc62 	bl	80082a8 <hci_send_req>
 80069e4:	4603      	mov	r3, r0
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	da01      	bge.n	80069ee <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 80069ea:	23ff      	movs	r3, #255	; 0xff
 80069ec:	e00d      	b.n	8006a0a <aci_hal_set_tx_power_level+0xd6>
  if (status) {
 80069ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069f2:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d005      	beq.n	8006a08 <aci_hal_set_tx_power_level+0xd4>
    return status;
 80069fc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a00:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8006a04:	781b      	ldrb	r3, [r3, #0]
 8006a06:	e000      	b.n	8006a0a <aci_hal_set_tx_power_level+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 8006a08:	2300      	movs	r3, #0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <hci_disconnection_complete_event_process>:
 * @param Reason Reason for disconnection. See Error Codes.
 * @retval None
 */

tBleStatus hci_disconnection_complete_event_process(uint8_t *buffer_in)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b084      	sub	sp, #16
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_disconnection_complete_event_rp0 *rp0 = (hci_disconnection_complete_event_rp0 *)buffer_in;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	60bb      	str	r3, [r7, #8]
  hci_disconnection_complete_event(rp0->Status,
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	7818      	ldrb	r0, [r3, #0]
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006a2e:	b299      	uxth	r1, r3
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	78db      	ldrb	r3, [r3, #3]
 8006a34:	461a      	mov	r2, r3
 8006a36:	f7fa fb67 	bl	8001108 <hci_disconnection_complete_event>
                                   rp0->Connection_Handle,
                                   rp0->Reason);

  return status;
 8006a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3710      	adds	r7, #16
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <hci_encryption_change_event_process>:
 *        - 0x01: Link Level Encryption is ON with AES-CCM
 * @retval None
 */

tBleStatus hci_encryption_change_event_process(uint8_t *buffer_in)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_change_event_rp0 *rp0 = (hci_encryption_change_event_rp0 *)buffer_in;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	60bb      	str	r3, [r7, #8]
  hci_encryption_change_event(rp0->Status,
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	7818      	ldrb	r0, [r3, #0]
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006a5e:	b299      	uxth	r1, r3
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	78db      	ldrb	r3, [r3, #3]
 8006a64:	461a      	mov	r2, r3
 8006a66:	f000 ffca 	bl	80079fe <hci_encryption_change_event>
                              rp0->Connection_Handle,
                              rp0->Encryption_Enabled);

  return status;
 8006a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3710      	adds	r7, #16
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <hci_read_remote_version_information_complete_event_process>:
 * @param Subversion Subversion of the LMP in the remote Controller
 * @retval None
 */

tBleStatus hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in)
{
 8006a74:	b590      	push	{r4, r7, lr}
 8006a76:	b087      	sub	sp, #28
 8006a78:	af02      	add	r7, sp, #8
 8006a7a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_read_remote_version_information_complete_event_rp0 *rp0 = (hci_read_remote_version_information_complete_event_rp0 *)buffer_in;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	60bb      	str	r3, [r7, #8]
  hci_read_remote_version_information_complete_event(rp0->Status,
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	7818      	ldrb	r0, [r3, #0]
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006a8e:	b299      	uxth	r1, r3
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	78da      	ldrb	r2, [r3, #3]
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	889b      	ldrh	r3, [r3, #4]
 8006a98:	b29c      	uxth	r4, r3
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	88db      	ldrh	r3, [r3, #6]
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	9300      	str	r3, [sp, #0]
 8006aa2:	4623      	mov	r3, r4
 8006aa4:	f000 ffba 	bl	8007a1c <hci_read_remote_version_information_complete_event>
                                                     rp0->Connection_Handle,
                                                     rp0->Version,
                                                     rp0->Manufacturer_Name,
                                                     rp0->Subversion);

  return status;
 8006aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3714      	adds	r7, #20
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd90      	pop	{r4, r7, pc}

08006ab2 <hci_hardware_error_event_process>:
 *        - 0x03: Internal queue overflow error
 * @retval None
 */

tBleStatus hci_hardware_error_event_process(uint8_t *buffer_in)
{
 8006ab2:	b580      	push	{r7, lr}
 8006ab4:	b084      	sub	sp, #16
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006aba:	2300      	movs	r3, #0
 8006abc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_hardware_error_event_rp0 *rp0 = (hci_hardware_error_event_rp0 *)buffer_in;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	60bb      	str	r3, [r7, #8]
  hci_hardware_error_event(rp0->Hardware_Code);
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f000 ffbc 	bl	8007a44 <hci_hardware_error_event>

  return status;
 8006acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3710      	adds	r7, #16
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}

08006ad6 <hci_number_of_completed_packets_event_process>:
 * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
 * @retval None
 */

tBleStatus hci_number_of_completed_packets_event_process(uint8_t *buffer_in)
{
 8006ad6:	b580      	push	{r7, lr}
 8006ad8:	b0a6      	sub	sp, #152	; 0x98
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  hci_number_of_completed_packets_event_rp0 *rp0 = (hci_number_of_completed_packets_event_rp0 *)buffer_in;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 1;
 8006aea:	2301      	movs	r3, #1
 8006aec:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Packets_Pair_Entry_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8006af0:	2300      	movs	r3, #0
 8006af2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006af6:	e02e      	b.n	8006b56 <hci_number_of_completed_packets_event_process+0x80>
    Handle_Packets_Pair_Entry[i].Connection_Handle = rp0->Handle_Packets_Pair_Entry[i].Connection_Handle;
 8006af8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006afc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	4413      	add	r3, r2
 8006b04:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006b08:	b29a      	uxth	r2, r3
 8006b0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b0e:	009b      	lsls	r3, r3, #2
 8006b10:	3398      	adds	r3, #152	; 0x98
 8006b12:	443b      	add	r3, r7
 8006b14:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 8006b18:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8006b1c:	3302      	adds	r3, #2
 8006b1e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets = rp0->Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets;
 8006b22:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006b26:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	4413      	add	r3, r2
 8006b2e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8006b32:	b29a      	uxth	r2, r3
 8006b34:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	3398      	adds	r3, #152	; 0x98
 8006b3c:	443b      	add	r3, r7
 8006b3e:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 8006b42:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8006b46:	3302      	adds	r3, #2
 8006b48:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8006b4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b50:	3301      	adds	r3, #1
 8006b52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006b56:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b62:	4293      	cmp	r3, r2
 8006b64:	dbc8      	blt.n	8006af8 <hci_number_of_completed_packets_event_process+0x22>
  }
  hci_number_of_completed_packets_event(rp0->Number_of_Handles,
 8006b66:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	f107 0208 	add.w	r2, r7, #8
 8006b70:	4611      	mov	r1, r2
 8006b72:	4618      	mov	r0, r3
 8006b74:	f000 ff71 	bl	8007a5a <hci_number_of_completed_packets_event>
                                        Handle_Packets_Pair_Entry);

  return status;
 8006b78:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3798      	adds	r7, #152	; 0x98
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}

08006b84 <hci_data_buffer_overflow_event_process>:
 *        - 0x01: ACL Buffer Overflow
 * @retval None
 */

tBleStatus hci_data_buffer_overflow_event_process(uint8_t *buffer_in)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b084      	sub	sp, #16
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_data_buffer_overflow_event_rp0 *rp0 = (hci_data_buffer_overflow_event_rp0 *)buffer_in;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	60bb      	str	r3, [r7, #8]
  hci_data_buffer_overflow_event(rp0->Link_Type);
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	781b      	ldrb	r3, [r3, #0]
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f000 ff6a 	bl	8007a72 <hci_data_buffer_overflow_event>

  return status;
 8006b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3710      	adds	r7, #16
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}

08006ba8 <hci_encryption_key_refresh_complete_event_process>:
 *        - 0x0000 ... 0x0EFF
 * @retval None
 */

tBleStatus hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_key_refresh_complete_event_rp0 *rp0 = (hci_encryption_key_refresh_complete_event_rp0 *)buffer_in;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	60bb      	str	r3, [r7, #8]
  hci_encryption_key_refresh_complete_event(rp0->Status,
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	781a      	ldrb	r2, [r3, #0]
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	4619      	mov	r1, r3
 8006bc6:	4610      	mov	r0, r2
 8006bc8:	f000 ff5e 	bl	8007a88 <hci_encryption_key_refresh_complete_event>
                                            rp0->Connection_Handle);

  return status;
 8006bcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3710      	adds	r7, #16
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}

08006bd6 <aci_blue_initialized_event_process>:
 *        - 0x09: System reset due to ECC error
 * @retval None
 */

tBleStatus aci_blue_initialized_event_process(uint8_t *buffer_in)
{
 8006bd6:	b580      	push	{r7, lr}
 8006bd8:	b084      	sub	sp, #16
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006bde:	2300      	movs	r3, #0
 8006be0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_initialized_event_rp0 *rp0 = (aci_blue_initialized_event_rp0 *)buffer_in;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	60bb      	str	r3, [r7, #8]
  aci_blue_initialized_event(rp0->Reason_Code);
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	4618      	mov	r0, r3
 8006bec:	f001 f97b 	bl	8007ee6 <aci_blue_initialized_event>

  return status;
 8006bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3710      	adds	r7, #16
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}

08006bfa <aci_blue_events_lost_event_process>:
 *        - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
 * @retval None
 */

tBleStatus aci_blue_events_lost_event_process(uint8_t *buffer_in)
{
 8006bfa:	b580      	push	{r7, lr}
 8006bfc:	b084      	sub	sp, #16
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006c02:	2300      	movs	r3, #0
 8006c04:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_events_lost_event_rp0 *rp0 = (aci_blue_events_lost_event_rp0 *)buffer_in;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	60bb      	str	r3, [r7, #8]
  aci_blue_events_lost_event(rp0->Lost_Events);
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f001 f975 	bl	8007efc <aci_blue_events_lost_event>

  return status;
 8006c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	3710      	adds	r7, #16
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bd80      	pop	{r7, pc}

08006c1c <aci_blue_crash_info_event_process>:
 * @param Debug_Data Debug data
 * @retval None
 */

tBleStatus aci_blue_crash_info_event_process(uint8_t *buffer_in)
{
 8006c1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006c20:	b08d      	sub	sp, #52	; 0x34
 8006c22:	af08      	add	r7, sp, #32
 8006c24:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006c26:	2300      	movs	r3, #0
 8006c28:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_crash_info_event_rp0 *rp0 = (aci_blue_crash_info_event_rp0 *)buffer_in;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	60bb      	str	r3, [r7, #8]
  aci_blue_crash_info_event(rp0->Crash_Type,
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	f893 c000 	ldrb.w	ip, [r3]
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	f8d3 e001 	ldr.w	lr, [r3, #1]
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	f8d3 8005 	ldr.w	r8, [r3, #5]
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	f8d3 9009 	ldr.w	r9, [r3, #9]
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	f8d3 300d 	ldr.w	r3, [r3, #13]
 8006c4c:	603b      	str	r3, [r7, #0]
 8006c4e:	68ba      	ldr	r2, [r7, #8]
 8006c50:	f8d2 2011 	ldr.w	r2, [r2, #17]
 8006c54:	68b9      	ldr	r1, [r7, #8]
 8006c56:	f8d1 1015 	ldr.w	r1, [r1, #21]
 8006c5a:	68b8      	ldr	r0, [r7, #8]
 8006c5c:	f8d0 0019 	ldr.w	r0, [r0, #25]
 8006c60:	68bc      	ldr	r4, [r7, #8]
 8006c62:	f8d4 401d 	ldr.w	r4, [r4, #29]
 8006c66:	68bd      	ldr	r5, [r7, #8]
 8006c68:	f8d5 5021 	ldr.w	r5, [r5, #33]	; 0x21
 8006c6c:	68be      	ldr	r6, [r7, #8]
 8006c6e:	f896 6025 	ldrb.w	r6, [r6, #37]	; 0x25
                            rp0->R12,
                            rp0->LR,
                            rp0->PC,
                            rp0->xPSR,
                            rp0->Debug_Data_Length,
                            rp0->Debug_Data);
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	3326      	adds	r3, #38	; 0x26
  aci_blue_crash_info_event(rp0->Crash_Type,
 8006c76:	9307      	str	r3, [sp, #28]
 8006c78:	9606      	str	r6, [sp, #24]
 8006c7a:	9505      	str	r5, [sp, #20]
 8006c7c:	9404      	str	r4, [sp, #16]
 8006c7e:	9003      	str	r0, [sp, #12]
 8006c80:	9102      	str	r1, [sp, #8]
 8006c82:	9201      	str	r2, [sp, #4]
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	9300      	str	r3, [sp, #0]
 8006c88:	464b      	mov	r3, r9
 8006c8a:	4642      	mov	r2, r8
 8006c8c:	4671      	mov	r1, lr
 8006c8e:	4660      	mov	r0, ip
 8006c90:	f001 f93e 	bl	8007f10 <aci_blue_crash_info_event>

  return status;
 8006c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3714      	adds	r7, #20
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08006ca0 <aci_hal_end_of_radio_activity_event_process>:
 *        time units.
 * @retval None
 */

tBleStatus aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b084      	sub	sp, #16
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_end_of_radio_activity_event_rp0 *rp0 = (aci_hal_end_of_radio_activity_event_rp0 *)buffer_in;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	60bb      	str	r3, [r7, #8]
  aci_hal_end_of_radio_activity_event(rp0->Last_State,
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	7818      	ldrb	r0, [r3, #0]
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	7859      	ldrb	r1, [r3, #1]
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	f001 f934 	bl	8007f2c <aci_hal_end_of_radio_activity_event>
                                      rp0->Next_State,
                                      rp0->Next_State_SysTime);

  return status;
 8006cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3710      	adds	r7, #16
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}

08006cce <aci_hal_scan_req_report_event_process>:
 *        peer device
 * @retval None
 */

tBleStatus aci_hal_scan_req_report_event_process(uint8_t *buffer_in)
{
 8006cce:	b580      	push	{r7, lr}
 8006cd0:	b084      	sub	sp, #16
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_scan_req_report_event_rp0 *rp0 = (aci_hal_scan_req_report_event_rp0 *)buffer_in;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	60bb      	str	r3, [r7, #8]
  aci_hal_scan_req_report_event(rp0->RSSI,
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	f993 0000 	ldrsb.w	r0, [r3]
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	7859      	ldrb	r1, [r3, #1]
                                rp0->Peer_Address_Type,
                                rp0->Peer_Address);
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	3302      	adds	r3, #2
  aci_hal_scan_req_report_event(rp0->RSSI,
 8006cec:	461a      	mov	r2, r3
 8006cee:	f001 f92b 	bl	8007f48 <aci_hal_scan_req_report_event>

  return status;
 8006cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3710      	adds	r7, #16
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <aci_hal_fw_error_event_process>:
 *        the connection handle where the abnormal condition has occurred.
 * @retval None
 */

tBleStatus aci_hal_fw_error_event_process(uint8_t *buffer_in)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006d04:	2300      	movs	r3, #0
 8006d06:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_fw_error_event_rp0 *rp0 = (aci_hal_fw_error_event_rp0 *)buffer_in;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	60bb      	str	r3, [r7, #8]
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	7818      	ldrb	r0, [r3, #0]
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	7859      	ldrb	r1, [r3, #1]
                         rp0->Data_Length,
                         rp0->Data);
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	3302      	adds	r3, #2
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 8006d18:	461a      	mov	r2, r3
 8006d1a:	f001 f923 	bl	8007f64 <aci_hal_fw_error_event>

  return status;
 8006d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3710      	adds	r7, #16
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}

08006d28 <aci_gap_limited_discoverable_event_process>:
 *        discoverable mode ends due to timeout. The timeout is 180 seconds.
 * @retval None
 */

tBleStatus aci_gap_limited_discoverable_event_process(uint8_t *buffer_in)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b084      	sub	sp, #16
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006d30:	2300      	movs	r3, #0
 8006d32:	73fb      	strb	r3, [r7, #15]
  aci_gap_limited_discoverable_event();
 8006d34:	f000 ff32 	bl	8007b9c <aci_gap_limited_discoverable_event>

  return status;
 8006d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3710      	adds	r7, #16
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}

08006d42 <aci_gap_pairing_complete_event_process>:
 *        - 0x0C: SMP_SC_NUMCOMPARISON_FAILED
 * @retval None
 */

tBleStatus aci_gap_pairing_complete_event_process(uint8_t *buffer_in)
{
 8006d42:	b580      	push	{r7, lr}
 8006d44:	b084      	sub	sp, #16
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pairing_complete_event_rp0 *rp0 = (aci_gap_pairing_complete_event_rp0 *)buffer_in;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	60bb      	str	r3, [r7, #8]
  aci_gap_pairing_complete_event(rp0->Connection_Handle,
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	881b      	ldrh	r3, [r3, #0]
 8006d56:	b298      	uxth	r0, r3
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	7899      	ldrb	r1, [r3, #2]
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	78db      	ldrb	r3, [r3, #3]
 8006d60:	461a      	mov	r2, r3
 8006d62:	f000 ff22 	bl	8007baa <aci_gap_pairing_complete_event>
                                 rp0->Status,
                                 rp0->Reason);

  return status;
 8006d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3710      	adds	r7, #16
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}

08006d70 <aci_gap_pass_key_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_pass_key_req_event_process(uint8_t *buffer_in)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pass_key_req_event_rp0 *rp0 = (aci_gap_pass_key_req_event_rp0 *)buffer_in;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	60bb      	str	r3, [r7, #8]
  aci_gap_pass_key_req_event(rp0->Connection_Handle);
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	881b      	ldrh	r3, [r3, #0]
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	4618      	mov	r0, r3
 8006d88:	f000 ff1e 	bl	8007bc8 <aci_gap_pass_key_req_event>

  return status;
 8006d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3710      	adds	r7, #16
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}

08006d96 <aci_gap_authorization_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_authorization_req_event_process(uint8_t *buffer_in)
{
 8006d96:	b580      	push	{r7, lr}
 8006d98:	b084      	sub	sp, #16
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_authorization_req_event_rp0 *rp0 = (aci_gap_authorization_req_event_rp0 *)buffer_in;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	60bb      	str	r3, [r7, #8]
  aci_gap_authorization_req_event(rp0->Connection_Handle);
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	881b      	ldrh	r3, [r3, #0]
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	4618      	mov	r0, r3
 8006dae:	f000 ff16 	bl	8007bde <aci_gap_authorization_req_event>

  return status;
 8006db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	3710      	adds	r7, #16
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}

08006dbc <aci_gap_slave_security_initiated_event_process>:
 *        successfully sent to the master.
 * @retval None
 */

tBleStatus aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b084      	sub	sp, #16
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	73fb      	strb	r3, [r7, #15]
  aci_gap_slave_security_initiated_event();
 8006dc8:	f000 ff14 	bl	8007bf4 <aci_gap_slave_security_initiated_event>

  return status;
 8006dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3710      	adds	r7, #16
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}

08006dd6 <aci_gap_bond_lost_event_process>:
 *        force_rebond set to 1.
 * @retval None
 */

tBleStatus aci_gap_bond_lost_event_process(uint8_t *buffer_in)
{
 8006dd6:	b580      	push	{r7, lr}
 8006dd8:	b084      	sub	sp, #16
 8006dda:	af00      	add	r7, sp, #0
 8006ddc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006dde:	2300      	movs	r3, #0
 8006de0:	73fb      	strb	r3, [r7, #15]
  aci_gap_bond_lost_event();
 8006de2:	f000 ff0e 	bl	8007c02 <aci_gap_bond_lost_event>

  return status;
 8006de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3710      	adds	r7, #16
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <aci_gap_proc_complete_event_process>:
 *        of the peer device if the procedure completed successfully.
 * @retval None
 */

tBleStatus aci_gap_proc_complete_event_process(uint8_t *buffer_in)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b084      	sub	sp, #16
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_proc_complete_event_rp0 *rp0 = (aci_gap_proc_complete_event_rp0 *)buffer_in;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	60bb      	str	r3, [r7, #8]
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	7818      	ldrb	r0, [r3, #0]
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	7859      	ldrb	r1, [r3, #1]
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	789a      	ldrb	r2, [r3, #2]
                              rp0->Status,
                              rp0->Data_Length,
                              rp0->Data);
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	3303      	adds	r3, #3
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 8006e10:	f7fa f9e4 	bl	80011dc <aci_gap_proc_complete_event>

  return status;
 8006e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3710      	adds	r7, #16
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}

08006e1e <aci_gap_addr_not_resolved_event_process>:
 *        could not be resolved with any of the stored IRK's.
 * @retval None
 */

tBleStatus aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in)
{
 8006e1e:	b580      	push	{r7, lr}
 8006e20:	b084      	sub	sp, #16
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006e26:	2300      	movs	r3, #0
 8006e28:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_addr_not_resolved_event_rp0 *rp0 = (aci_gap_addr_not_resolved_event_rp0 *)buffer_in;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	60bb      	str	r3, [r7, #8]
  aci_gap_addr_not_resolved_event(rp0->Connection_Handle);
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	881b      	ldrh	r3, [r3, #0]
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	4618      	mov	r0, r3
 8006e36:	f000 feeb 	bl	8007c10 <aci_gap_addr_not_resolved_event>

  return status;
 8006e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	3710      	adds	r7, #16
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}

08006e44 <aci_gap_numeric_comparison_value_event_process>:
 * @param Numeric_Value
 * @retval None
 */

tBleStatus aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b084      	sub	sp, #16
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_numeric_comparison_value_event_rp0 *rp0 = (aci_gap_numeric_comparison_value_event_rp0 *)buffer_in;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	60bb      	str	r3, [r7, #8]
  aci_gap_numeric_comparison_value_event(rp0->Connection_Handle,
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	881b      	ldrh	r3, [r3, #0]
 8006e58:	b29a      	uxth	r2, r3
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8006e60:	4619      	mov	r1, r3
 8006e62:	4610      	mov	r0, r2
 8006e64:	f000 fedf 	bl	8007c26 <aci_gap_numeric_comparison_value_event>
                                         rp0->Numeric_Value);

  return status;
 8006e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3710      	adds	r7, #16
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}

08006e72 <aci_gap_keypress_notification_event_process>:
 *        - 0x04: PASSKEY_ENTRY_COMPLETED
 * @retval None
 */

tBleStatus aci_gap_keypress_notification_event_process(uint8_t *buffer_in)
{
 8006e72:	b580      	push	{r7, lr}
 8006e74:	b084      	sub	sp, #16
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_keypress_notification_event_rp0 *rp0 = (aci_gap_keypress_notification_event_rp0 *)buffer_in;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	60bb      	str	r3, [r7, #8]
  aci_gap_keypress_notification_event(rp0->Connection_Handle,
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	881b      	ldrh	r3, [r3, #0]
 8006e86:	b29a      	uxth	r2, r3
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	789b      	ldrb	r3, [r3, #2]
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	4610      	mov	r0, r2
 8006e90:	f000 fed5 	bl	8007c3e <aci_gap_keypress_notification_event>
                                      rp0->Notification_Type);

  return status;
 8006e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3710      	adds	r7, #16
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}

08006e9e <aci_l2cap_connection_update_resp_event_process>:
 * @param Result
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in)
{
 8006e9e:	b580      	push	{r7, lr}
 8006ea0:	b084      	sub	sp, #16
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_resp_event_rp0 *rp0 = (aci_l2cap_connection_update_resp_event_rp0 *)buffer_in;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_resp_event(rp0->Connection_Handle,
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	881b      	ldrh	r3, [r3, #0]
 8006eb2:	b29a      	uxth	r2, r3
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	885b      	ldrh	r3, [r3, #2]
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	4619      	mov	r1, r3
 8006ebc:	4610      	mov	r0, r2
 8006ebe:	f000 ffce 	bl	8007e5e <aci_l2cap_connection_update_resp_event>
                                         rp0->Result);

  return status;
 8006ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3710      	adds	r7, #16
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}

08006ecc <aci_l2cap_proc_timeout_event_process>:
 * @param Data
 * @retval None
 */

tBleStatus aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b084      	sub	sp, #16
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_proc_timeout_event_rp0 *rp0 = (aci_l2cap_proc_timeout_event_rp0 *)buffer_in;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	60bb      	str	r3, [r7, #8]
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	881b      	ldrh	r3, [r3, #0]
 8006ee0:	b298      	uxth	r0, r3
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	7899      	ldrb	r1, [r3, #2]
                               rp0->Data_Length,
                               rp0->Data);
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	3303      	adds	r3, #3
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 8006eea:	461a      	mov	r2, r3
 8006eec:	f000 ffc5 	bl	8007e7a <aci_l2cap_proc_timeout_event>

  return status;
 8006ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3710      	adds	r7, #16
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}

08006efa <aci_l2cap_connection_update_req_event_process>:
 *        - 10 (100 ms)  ... 3200 (32000 ms) 
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in)
{
 8006efa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006efc:	b089      	sub	sp, #36	; 0x24
 8006efe:	af04      	add	r7, sp, #16
 8006f00:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006f02:	2300      	movs	r3, #0
 8006f04:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_req_event_rp0 *rp0 = (aci_l2cap_connection_update_req_event_rp0 *)buffer_in;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	881b      	ldrh	r3, [r3, #0]
 8006f0e:	b298      	uxth	r0, r3
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	789c      	ldrb	r4, [r3, #2]
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8006f1a:	b29d      	uxth	r5, r3
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8006f22:	b29e      	uxth	r6, r3
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	68ba      	ldr	r2, [r7, #8]
 8006f2e:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8006f32:	b292      	uxth	r2, r2
 8006f34:	68b9      	ldr	r1, [r7, #8]
 8006f36:	f8b1 100b 	ldrh.w	r1, [r1, #11]
 8006f3a:	b289      	uxth	r1, r1
 8006f3c:	9102      	str	r1, [sp, #8]
 8006f3e:	9201      	str	r2, [sp, #4]
 8006f40:	9300      	str	r3, [sp, #0]
 8006f42:	4633      	mov	r3, r6
 8006f44:	462a      	mov	r2, r5
 8006f46:	4621      	mov	r1, r4
 8006f48:	f000 ffa5 	bl	8007e96 <aci_l2cap_connection_update_req_event>
                                        rp0->Interval_Min,
                                        rp0->Interval_Max,
                                        rp0->Slave_Latency,
                                        rp0->Timeout_Multiplier);

  return status;
 8006f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3714      	adds	r7, #20
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006f56 <aci_l2cap_command_reject_event_process>:
 * @param Data Data field associated with Reason
 * @retval None
 */

tBleStatus aci_l2cap_command_reject_event_process(uint8_t *buffer_in)
{
 8006f56:	b590      	push	{r4, r7, lr}
 8006f58:	b087      	sub	sp, #28
 8006f5a:	af02      	add	r7, sp, #8
 8006f5c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_command_reject_event_rp0 *rp0 = (aci_l2cap_command_reject_event_rp0 *)buffer_in;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	60bb      	str	r3, [r7, #8]
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	881b      	ldrh	r3, [r3, #0]
 8006f6a:	b298      	uxth	r0, r3
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	7899      	ldrb	r1, [r3, #2]
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8006f76:	b29a      	uxth	r2, r3
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	795c      	ldrb	r4, [r3, #5]
                                 rp0->Identifier,
                                 rp0->Reason,
                                 rp0->Data_Length,
                                 rp0->Data);
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	3306      	adds	r3, #6
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 8006f80:	9300      	str	r3, [sp, #0]
 8006f82:	4623      	mov	r3, r4
 8006f84:	f000 ff9b 	bl	8007ebe <aci_l2cap_command_reject_event>

  return status;
 8006f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3714      	adds	r7, #20
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd90      	pop	{r4, r7, pc}

08006f92 <aci_gatt_attribute_modified_event_process>:
 * @param Attr_Data The modified value
 * @retval None
 */

tBleStatus aci_gatt_attribute_modified_event_process(uint8_t *buffer_in)
{
 8006f92:	b590      	push	{r4, r7, lr}
 8006f94:	b087      	sub	sp, #28
 8006f96:	af02      	add	r7, sp, #8
 8006f98:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_attribute_modified_event_rp0 *rp0 = (aci_gatt_attribute_modified_event_rp0 *)buffer_in;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	60bb      	str	r3, [r7, #8]
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	881b      	ldrh	r3, [r3, #0]
 8006fa6:	b298      	uxth	r0, r3
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	885b      	ldrh	r3, [r3, #2]
 8006fac:	b299      	uxth	r1, r3
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	889b      	ldrh	r3, [r3, #4]
 8006fb2:	b29a      	uxth	r2, r3
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	88db      	ldrh	r3, [r3, #6]
 8006fb8:	b29c      	uxth	r4, r3
                                    rp0->Attr_Handle,
                                    rp0->Offset,
                                    rp0->Attr_Data_Length,
                                    rp0->Attr_Data);
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	3308      	adds	r3, #8
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 8006fbe:	9300      	str	r3, [sp, #0]
 8006fc0:	4623      	mov	r3, r4
 8006fc2:	f7fa f935 	bl	8001230 <aci_gatt_attribute_modified_event>

  return status;
 8006fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3714      	adds	r7, #20
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd90      	pop	{r4, r7, pc}

08006fd0 <aci_gatt_proc_timeout_event_process>:
 *        timed out
 * @retval None
 */

tBleStatus aci_gatt_proc_timeout_event_process(uint8_t *buffer_in)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_timeout_event_rp0 *rp0 = (aci_gatt_proc_timeout_event_rp0 *)buffer_in;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_timeout_event(rp0->Connection_Handle);
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	881b      	ldrh	r3, [r3, #0]
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f000 fe37 	bl	8007c5a <aci_gatt_proc_timeout_event>

  return status;
 8006fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3710      	adds	r7, #16
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}

08006ff6 <aci_att_exchange_mtu_resp_event_process>:
 * @param Server_RX_MTU ATT_MTU value agreed between server and client
 * @retval None
 */

tBleStatus aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in)
{
 8006ff6:	b580      	push	{r7, lr}
 8006ff8:	b084      	sub	sp, #16
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006ffe:	2300      	movs	r3, #0
 8007000:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exchange_mtu_resp_event_rp0 *rp0 = (aci_att_exchange_mtu_resp_event_rp0 *)buffer_in;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	60bb      	str	r3, [r7, #8]
  aci_att_exchange_mtu_resp_event(rp0->Connection_Handle,
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	881b      	ldrh	r3, [r3, #0]
 800700a:	b29a      	uxth	r2, r3
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	885b      	ldrh	r3, [r3, #2]
 8007010:	b29b      	uxth	r3, r3
 8007012:	4619      	mov	r1, r3
 8007014:	4610      	mov	r0, r2
 8007016:	f7fa f9c5 	bl	80013a4 <aci_att_exchange_mtu_resp_event>
                                  rp0->Server_RX_MTU);

  return status;
 800701a:	7bfb      	ldrb	r3, [r7, #15]
}
 800701c:	4618      	mov	r0, r3
 800701e:	3710      	adds	r7, #16
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <aci_att_find_info_resp_event_process>:
 *        pair is:[2 octets for handle, 16 octets for UUIDs]
 * @retval None
 */

tBleStatus aci_att_find_info_resp_event_process(uint8_t *buffer_in)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800702c:	2300      	movs	r3, #0
 800702e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_find_info_resp_event_rp0 *rp0 = (aci_att_find_info_resp_event_rp0 *)buffer_in;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	60bb      	str	r3, [r7, #8]
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	881b      	ldrh	r3, [r3, #0]
 8007038:	b298      	uxth	r0, r3
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	7899      	ldrb	r1, [r3, #2]
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	78da      	ldrb	r2, [r3, #3]
                               rp0->Format,
                               rp0->Event_Data_Length,
                               rp0->Handle_UUID_Pair);
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	3304      	adds	r3, #4
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 8007046:	f000 fe13 	bl	8007c70 <aci_att_find_info_resp_event>

  return status;
 800704a:	7bfb      	ldrb	r3, [r7, #15]
}
 800704c:	4618      	mov	r0, r3
 800704e:	3710      	adds	r7, #16
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <aci_att_find_by_type_value_resp_event_process>:
 * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t
 * @retval None
 */

tBleStatus aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b0a6      	sub	sp, #152	; 0x98
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800705c:	2300      	movs	r3, #0
 800705e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  aci_att_find_by_type_value_resp_event_rp0 *rp0 = (aci_att_find_by_type_value_resp_event_rp0 *)buffer_in;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 3;
 8007068:	2303      	movs	r3, #3
 800706a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[HCI_MAX_PAYLOAD_SIZE/sizeof(Attribute_Group_Handle_Pair_t)];
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 800706e:	2300      	movs	r3, #0
 8007070:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007074:	e02e      	b.n	80070d4 <aci_att_find_by_type_value_resp_event_process+0x80>
    Attribute_Group_Handle_Pair[i].Found_Attribute_Handle = rp0->Attribute_Group_Handle_Pair[i].Found_Attribute_Handle;
 8007076:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800707a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	4413      	add	r3, r2
 8007082:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8007086:	b29a      	uxth	r2, r3
 8007088:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800708c:	009b      	lsls	r3, r3, #2
 800708e:	3398      	adds	r3, #152	; 0x98
 8007090:	443b      	add	r3, r7
 8007092:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 8007096:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800709a:	3302      	adds	r3, #2
 800709c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Attribute_Group_Handle_Pair[i].Group_End_Handle = rp0->Attribute_Group_Handle_Pair[i].Group_End_Handle;
 80070a0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80070a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	4413      	add	r3, r2
 80070ac:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80070b0:	b29a      	uxth	r2, r3
 80070b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80070b6:	009b      	lsls	r3, r3, #2
 80070b8:	3398      	adds	r3, #152	; 0x98
 80070ba:	443b      	add	r3, r7
 80070bc:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 80070c0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80070c4:	3302      	adds	r3, #2
 80070c6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 80070ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80070ce:	3301      	adds	r3, #1
 80070d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80070d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80070d8:	789b      	ldrb	r3, [r3, #2]
 80070da:	461a      	mov	r2, r3
 80070dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80070e0:	4293      	cmp	r3, r2
 80070e2:	dbc8      	blt.n	8007076 <aci_att_find_by_type_value_resp_event_process+0x22>
  }
  aci_att_find_by_type_value_resp_event(rp0->Connection_Handle,
 80070e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80070e8:	881b      	ldrh	r3, [r3, #0]
 80070ea:	b298      	uxth	r0, r3
 80070ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80070f0:	789b      	ldrb	r3, [r3, #2]
 80070f2:	f107 0208 	add.w	r2, r7, #8
 80070f6:	4619      	mov	r1, r3
 80070f8:	f000 fdca 	bl	8007c90 <aci_att_find_by_type_value_resp_event>
                                        rp0->Num_of_Handle_Pair,
                                        Attribute_Group_Handle_Pair);

  return status;
 80070fc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 8007100:	4618      	mov	r0, r3
 8007102:	3798      	adds	r7, #152	; 0x98
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}

08007108 <aci_att_read_by_type_resp_event_process>:
 *        Value]
 * @retval None
 */

tBleStatus aci_att_read_by_type_resp_event_process(uint8_t *buffer_in)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007110:	2300      	movs	r3, #0
 8007112:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_type_resp_event_rp0 *rp0 = (aci_att_read_by_type_resp_event_rp0 *)buffer_in;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	881b      	ldrh	r3, [r3, #0]
 800711c:	b298      	uxth	r0, r3
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	7899      	ldrb	r1, [r3, #2]
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	78da      	ldrb	r2, [r3, #3]
                                  rp0->Handle_Value_Pair_Length,
                                  rp0->Data_Length,
                                  rp0->Handle_Value_Pair_Data);
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	3304      	adds	r3, #4
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 800712a:	f000 fdbf 	bl	8007cac <aci_att_read_by_type_resp_event>

  return status;
 800712e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007130:	4618      	mov	r0, r3
 8007132:	3710      	adds	r7, #16
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}

08007138 <aci_att_read_resp_event_process>:
 * @param Attribute_Value The value of the attribute.
 * @retval None
 */

tBleStatus aci_att_read_resp_event_process(uint8_t *buffer_in)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b084      	sub	sp, #16
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007140:	2300      	movs	r3, #0
 8007142:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_resp_event_rp0 *rp0 = (aci_att_read_resp_event_rp0 *)buffer_in;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	60bb      	str	r3, [r7, #8]
  aci_att_read_resp_event(rp0->Connection_Handle,
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	881b      	ldrh	r3, [r3, #0]
 800714c:	b298      	uxth	r0, r3
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	7899      	ldrb	r1, [r3, #2]
                          rp0->Event_Data_Length,
                          rp0->Attribute_Value);
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	3303      	adds	r3, #3
  aci_att_read_resp_event(rp0->Connection_Handle,
 8007156:	461a      	mov	r2, r3
 8007158:	f000 fdb8 	bl	8007ccc <aci_att_read_resp_event>

  return status;
 800715c:	7bfb      	ldrb	r3, [r7, #15]
}
 800715e:	4618      	mov	r0, r3
 8007160:	3710      	adds	r7, #16
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}

08007166 <aci_att_read_blob_resp_event_process>:
 * @param Attribute_Value Part of the attribute value.
 * @retval None
 */

tBleStatus aci_att_read_blob_resp_event_process(uint8_t *buffer_in)
{
 8007166:	b580      	push	{r7, lr}
 8007168:	b084      	sub	sp, #16
 800716a:	af00      	add	r7, sp, #0
 800716c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800716e:	2300      	movs	r3, #0
 8007170:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_blob_resp_event_rp0 *rp0 = (aci_att_read_blob_resp_event_rp0 *)buffer_in;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	60bb      	str	r3, [r7, #8]
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	881b      	ldrh	r3, [r3, #0]
 800717a:	b298      	uxth	r0, r3
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	7899      	ldrb	r1, [r3, #2]
                               rp0->Event_Data_Length,
                               rp0->Attribute_Value);
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	3303      	adds	r3, #3
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 8007184:	461a      	mov	r2, r3
 8007186:	f000 fdaf 	bl	8007ce8 <aci_att_read_blob_resp_event>

  return status;
 800718a:	7bfb      	ldrb	r3, [r7, #15]
}
 800718c:	4618      	mov	r0, r3
 800718e:	3710      	adds	r7, #16
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}

08007194 <aci_att_read_multiple_resp_event_process>:
 *        the order that they were requested.
 * @retval None
 */

tBleStatus aci_att_read_multiple_resp_event_process(uint8_t *buffer_in)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b084      	sub	sp, #16
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800719c:	2300      	movs	r3, #0
 800719e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_multiple_resp_event_rp0 *rp0 = (aci_att_read_multiple_resp_event_rp0 *)buffer_in;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	60bb      	str	r3, [r7, #8]
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	881b      	ldrh	r3, [r3, #0]
 80071a8:	b298      	uxth	r0, r3
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	7899      	ldrb	r1, [r3, #2]
                                   rp0->Event_Data_Length,
                                   rp0->Set_Of_Values);
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	3303      	adds	r3, #3
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 80071b2:	461a      	mov	r2, r3
 80071b4:	f000 fda6 	bl	8007d04 <aci_att_read_multiple_resp_event>

  return status;
 80071b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3710      	adds	r7, #16
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}

080071c2 <aci_att_read_by_group_type_resp_event_process>:
 *        Handle, (Attribute_Data_Length - 4 octets) for Attribute Value]
 * @retval None
 */

tBleStatus aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in)
{
 80071c2:	b580      	push	{r7, lr}
 80071c4:	b084      	sub	sp, #16
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80071ca:	2300      	movs	r3, #0
 80071cc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_group_type_resp_event_rp0 *rp0 = (aci_att_read_by_group_type_resp_event_rp0 *)buffer_in;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	881b      	ldrh	r3, [r3, #0]
 80071d6:	b298      	uxth	r0, r3
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	7899      	ldrb	r1, [r3, #2]
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	78da      	ldrb	r2, [r3, #3]
                                        rp0->Attribute_Data_Length,
                                        rp0->Data_Length,
                                        rp0->Attribute_Data_List);
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	3304      	adds	r3, #4
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 80071e4:	f000 fd9c 	bl	8007d20 <aci_att_read_by_group_type_resp_event>

  return status;
 80071e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3710      	adds	r7, #16
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}

080071f2 <aci_att_prepare_write_resp_event_process>:
 * @param Part_Attribute_Value The value of the attribute to be written
 * @retval None
 */

tBleStatus aci_att_prepare_write_resp_event_process(uint8_t *buffer_in)
{
 80071f2:	b590      	push	{r4, r7, lr}
 80071f4:	b087      	sub	sp, #28
 80071f6:	af02      	add	r7, sp, #8
 80071f8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80071fa:	2300      	movs	r3, #0
 80071fc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_prepare_write_resp_event_rp0 *rp0 = (aci_att_prepare_write_resp_event_rp0 *)buffer_in;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	60bb      	str	r3, [r7, #8]
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	881b      	ldrh	r3, [r3, #0]
 8007206:	b298      	uxth	r0, r3
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	885b      	ldrh	r3, [r3, #2]
 800720c:	b299      	uxth	r1, r3
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	889b      	ldrh	r3, [r3, #4]
 8007212:	b29a      	uxth	r2, r3
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	799c      	ldrb	r4, [r3, #6]
                                   rp0->Attribute_Handle,
                                   rp0->Offset,
                                   rp0->Part_Attribute_Value_Length,
                                   rp0->Part_Attribute_Value);
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	3307      	adds	r3, #7
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 800721c:	9300      	str	r3, [sp, #0]
 800721e:	4623      	mov	r3, r4
 8007220:	f000 fd8e 	bl	8007d40 <aci_att_prepare_write_resp_event>

  return status;
 8007224:	7bfb      	ldrb	r3, [r7, #15]
}
 8007226:	4618      	mov	r0, r3
 8007228:	3714      	adds	r7, #20
 800722a:	46bd      	mov	sp, r7
 800722c:	bd90      	pop	{r4, r7, pc}

0800722e <aci_att_exec_write_resp_event_process>:
 * @param Connection_Handle Connection handle related to the response
 * @retval None
 */

tBleStatus aci_att_exec_write_resp_event_process(uint8_t *buffer_in)
{
 800722e:	b580      	push	{r7, lr}
 8007230:	b084      	sub	sp, #16
 8007232:	af00      	add	r7, sp, #0
 8007234:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007236:	2300      	movs	r3, #0
 8007238:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exec_write_resp_event_rp0 *rp0 = (aci_att_exec_write_resp_event_rp0 *)buffer_in;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	60bb      	str	r3, [r7, #8]
  aci_att_exec_write_resp_event(rp0->Connection_Handle);
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	881b      	ldrh	r3, [r3, #0]
 8007242:	b29b      	uxth	r3, r3
 8007244:	4618      	mov	r0, r3
 8007246:	f000 fd8f 	bl	8007d68 <aci_att_exec_write_resp_event>

  return status;
 800724a:	7bfb      	ldrb	r3, [r7, #15]
}
 800724c:	4618      	mov	r0, r3
 800724e:	3710      	adds	r7, #16
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <aci_gatt_indication_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_indication_event_process(uint8_t *buffer_in)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b084      	sub	sp, #16
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800725c:	2300      	movs	r3, #0
 800725e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_indication_event_rp0 *rp0 = (aci_gatt_indication_event_rp0 *)buffer_in;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	60bb      	str	r3, [r7, #8]
  aci_gatt_indication_event(rp0->Connection_Handle,
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	881b      	ldrh	r3, [r3, #0]
 8007268:	b298      	uxth	r0, r3
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	885b      	ldrh	r3, [r3, #2]
 800726e:	b299      	uxth	r1, r3
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	791a      	ldrb	r2, [r3, #4]
                            rp0->Attribute_Handle,
                            rp0->Attribute_Value_Length,
                            rp0->Attribute_Value);
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	3305      	adds	r3, #5
  aci_gatt_indication_event(rp0->Connection_Handle,
 8007278:	f000 fd81 	bl	8007d7e <aci_gatt_indication_event>

  return status;
 800727c:	7bfb      	ldrb	r3, [r7, #15]
}
 800727e:	4618      	mov	r0, r3
 8007280:	3710      	adds	r7, #16
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}

08007286 <aci_gatt_notification_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_notification_event_process(uint8_t *buffer_in)
{
 8007286:	b580      	push	{r7, lr}
 8007288:	b084      	sub	sp, #16
 800728a:	af00      	add	r7, sp, #0
 800728c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800728e:	2300      	movs	r3, #0
 8007290:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_notification_event_rp0 *rp0 = (aci_gatt_notification_event_rp0 *)buffer_in;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	60bb      	str	r3, [r7, #8]
  aci_gatt_notification_event(rp0->Connection_Handle,
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	881b      	ldrh	r3, [r3, #0]
 800729a:	b298      	uxth	r0, r3
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	885b      	ldrh	r3, [r3, #2]
 80072a0:	b299      	uxth	r1, r3
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	791a      	ldrb	r2, [r3, #4]
                              rp0->Attribute_Handle,
                              rp0->Attribute_Value_Length,
                              rp0->Attribute_Value);
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	3305      	adds	r3, #5
  aci_gatt_notification_event(rp0->Connection_Handle,
 80072aa:	f7f9 ffdb 	bl	8001264 <aci_gatt_notification_event>

  return status;
 80072ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3710      	adds	r7, #16
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}

080072b8 <aci_gatt_proc_complete_event_process>:
 *        was successful.
 * @retval None
 */

tBleStatus aci_gatt_proc_complete_event_process(uint8_t *buffer_in)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b084      	sub	sp, #16
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80072c0:	2300      	movs	r3, #0
 80072c2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_complete_event_rp0 *rp0 = (aci_gatt_proc_complete_event_rp0 *)buffer_in;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_complete_event(rp0->Connection_Handle,
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	881b      	ldrh	r3, [r3, #0]
 80072cc:	b29a      	uxth	r2, r3
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	789b      	ldrb	r3, [r3, #2]
 80072d2:	4619      	mov	r1, r3
 80072d4:	4610      	mov	r0, r2
 80072d6:	f7fa f823 	bl	8001320 <aci_gatt_proc_complete_event>
                               rp0->Error_Code);

  return status;
 80072da:	7bfb      	ldrb	r3, [r7, #15]
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3710      	adds	r7, #16
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <aci_gatt_error_resp_event_process>:
 *        - 0x11: Insufficient resources
 * @retval None
 */

tBleStatus aci_gatt_error_resp_event_process(uint8_t *buffer_in)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b084      	sub	sp, #16
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80072ec:	2300      	movs	r3, #0
 80072ee:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_error_resp_event_rp0 *rp0 = (aci_gatt_error_resp_event_rp0 *)buffer_in;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	60bb      	str	r3, [r7, #8]
  aci_gatt_error_resp_event(rp0->Connection_Handle,
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	881b      	ldrh	r3, [r3, #0]
 80072f8:	b298      	uxth	r0, r3
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	7899      	ldrb	r1, [r3, #2]
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8007304:	b29a      	uxth	r2, r3
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	795b      	ldrb	r3, [r3, #5]
 800730a:	f000 fd48 	bl	8007d9e <aci_gatt_error_resp_event>
                            rp0->Req_Opcode,
                            rp0->Attribute_Handle,
                            rp0->Error_Code);

  return status;
 800730e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007310:	4618      	mov	r0, r3
 8007312:	3710      	adds	r7, #16
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}

08007318 <aci_gatt_disc_read_char_by_uuid_resp_event_process>:
 *        been performed.
 * @retval None
 */

tBleStatus aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b084      	sub	sp, #16
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007320:	2300      	movs	r3, #0
 8007322:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *rp0 = (aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *)buffer_in;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	60bb      	str	r3, [r7, #8]
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	881b      	ldrh	r3, [r3, #0]
 800732c:	b298      	uxth	r0, r3
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	885b      	ldrh	r3, [r3, #2]
 8007332:	b299      	uxth	r1, r3
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	791a      	ldrb	r2, [r3, #4]
                                             rp0->Attribute_Handle,
                                             rp0->Attribute_Value_Length,
                                             rp0->Attribute_Value);
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	3305      	adds	r3, #5
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 800733c:	f7f9 ffae 	bl	800129c <aci_gatt_disc_read_char_by_uuid_resp_event>

  return status;
 8007340:	7bfb      	ldrb	r3, [r7, #15]
}
 8007342:	4618      	mov	r0, r3
 8007344:	3710      	adds	r7, #16
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}

0800734a <aci_gatt_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_write_permit_req_event_process(uint8_t *buffer_in)
{
 800734a:	b580      	push	{r7, lr}
 800734c:	b084      	sub	sp, #16
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007352:	2300      	movs	r3, #0
 8007354:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_write_permit_req_event_rp0 *rp0 = (aci_gatt_write_permit_req_event_rp0 *)buffer_in;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	60bb      	str	r3, [r7, #8]
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	881b      	ldrh	r3, [r3, #0]
 800735e:	b298      	uxth	r0, r3
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	885b      	ldrh	r3, [r3, #2]
 8007364:	b299      	uxth	r1, r3
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	791a      	ldrb	r2, [r3, #4]
                                  rp0->Attribute_Handle,
                                  rp0->Data_Length,
                                  rp0->Data);
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	3305      	adds	r3, #5
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 800736e:	f000 fd2a 	bl	8007dc6 <aci_gatt_write_permit_req_event>

  return status;
 8007372:	7bfb      	ldrb	r3, [r7, #15]
}
 8007374:	4618      	mov	r0, r3
 8007376:	3710      	adds	r7, #16
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <aci_gatt_read_permit_req_event_process>:
 * @param Offset Contains the offset from which the read has been requested
 * @retval None
 */

tBleStatus aci_gatt_read_permit_req_event_process(uint8_t *buffer_in)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b084      	sub	sp, #16
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007384:	2300      	movs	r3, #0
 8007386:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_read_permit_req_event_rp0 *rp0 = (aci_gatt_read_permit_req_event_rp0 *)buffer_in;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	60bb      	str	r3, [r7, #8]
  aci_gatt_read_permit_req_event(rp0->Connection_Handle,
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	881b      	ldrh	r3, [r3, #0]
 8007390:	b298      	uxth	r0, r3
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	885b      	ldrh	r3, [r3, #2]
 8007396:	b299      	uxth	r1, r3
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	889b      	ldrh	r3, [r3, #4]
 800739c:	b29b      	uxth	r3, r3
 800739e:	461a      	mov	r2, r3
 80073a0:	f000 fd21 	bl	8007de6 <aci_gatt_read_permit_req_event>
                                 rp0->Attribute_Handle,
                                 rp0->Offset);

  return status;
 80073a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3710      	adds	r7, #16
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}

080073ae <aci_gatt_read_multi_permit_req_event_process>:
 * @param Handle_Item See @ref Handle_Item_t
 * @retval None
 */

tBleStatus aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in)
{
 80073ae:	b580      	push	{r7, lr}
 80073b0:	b0a6      	sub	sp, #152	; 0x98
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80073b6:	2300      	movs	r3, #0
 80073b8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  aci_gatt_read_multi_permit_req_event_rp0 *rp0 = (aci_gatt_read_multi_permit_req_event_rp0 *)buffer_in;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 3;
 80073c2:	2303      	movs	r3, #3
 80073c4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Handle_Item_t Handle_Item[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Item_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 80073c8:	2300      	movs	r3, #0
 80073ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80073ce:	e019      	b.n	8007404 <aci_gatt_read_multi_permit_req_event_process+0x56>
    Handle_Item[i].Handle = rp0->Handle_Item[i].Handle;
 80073d0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80073d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80073d8:	005b      	lsls	r3, r3, #1
 80073da:	4413      	add	r3, r2
 80073dc:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80073e0:	b29a      	uxth	r2, r3
 80073e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80073e6:	005b      	lsls	r3, r3, #1
 80073e8:	3398      	adds	r3, #152	; 0x98
 80073ea:	443b      	add	r3, r7
 80073ec:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 80073f0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80073f4:	3302      	adds	r3, #2
 80073f6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 80073fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80073fe:	3301      	adds	r3, #1
 8007400:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007404:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007408:	789b      	ldrb	r3, [r3, #2]
 800740a:	461a      	mov	r2, r3
 800740c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007410:	4293      	cmp	r3, r2
 8007412:	dbdd      	blt.n	80073d0 <aci_gatt_read_multi_permit_req_event_process+0x22>
  }
  aci_gatt_read_multi_permit_req_event(rp0->Connection_Handle,
 8007414:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007418:	881b      	ldrh	r3, [r3, #0]
 800741a:	b298      	uxth	r0, r3
 800741c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007420:	789b      	ldrb	r3, [r3, #2]
 8007422:	f107 0208 	add.w	r2, r7, #8
 8007426:	4619      	mov	r1, r3
 8007428:	f000 fcec 	bl	8007e04 <aci_gatt_read_multi_permit_req_event>
                                       rp0->Number_of_Handles,
                                       Handle_Item);

  return status;
 800742c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 8007430:	4618      	mov	r0, r3
 8007432:	3798      	adds	r7, #152	; 0x98
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}

08007438 <aci_gatt_tx_pool_available_event_process>:
 * @param Available_Buffers Not used.
 * @retval None
 */

tBleStatus aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007440:	2300      	movs	r3, #0
 8007442:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_tx_pool_available_event_rp0 *rp0 = (aci_gatt_tx_pool_available_event_rp0 *)buffer_in;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	60bb      	str	r3, [r7, #8]
  aci_gatt_tx_pool_available_event(rp0->Connection_Handle,
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	881b      	ldrh	r3, [r3, #0]
 800744c:	b29a      	uxth	r2, r3
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	885b      	ldrh	r3, [r3, #2]
 8007452:	b29b      	uxth	r3, r3
 8007454:	4619      	mov	r1, r3
 8007456:	4610      	mov	r0, r2
 8007458:	f7f9 ff90 	bl	800137c <aci_gatt_tx_pool_available_event>
                                   rp0->Available_Buffers);

  return status;
 800745c:	7bfb      	ldrb	r3, [r7, #15]
}
 800745e:	4618      	mov	r0, r3
 8007460:	3710      	adds	r7, #16
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}

08007466 <aci_gatt_server_confirmation_event_process>:
 * @param Connection_Handle Connection handle related to the event
 * @retval None
 */

tBleStatus aci_gatt_server_confirmation_event_process(uint8_t *buffer_in)
{
 8007466:	b580      	push	{r7, lr}
 8007468:	b084      	sub	sp, #16
 800746a:	af00      	add	r7, sp, #0
 800746c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800746e:	2300      	movs	r3, #0
 8007470:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_server_confirmation_event_rp0 *rp0 = (aci_gatt_server_confirmation_event_rp0 *)buffer_in;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	60bb      	str	r3, [r7, #8]
  aci_gatt_server_confirmation_event(rp0->Connection_Handle);
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	881b      	ldrh	r3, [r3, #0]
 800747a:	b29b      	uxth	r3, r3
 800747c:	4618      	mov	r0, r3
 800747e:	f000 fccf 	bl	8007e20 <aci_gatt_server_confirmation_event>

  return status;
 8007482:	7bfb      	ldrb	r3, [r7, #15]
}
 8007484:	4618      	mov	r0, r3
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <aci_gatt_prepare_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in)
{
 800748c:	b590      	push	{r4, r7, lr}
 800748e:	b087      	sub	sp, #28
 8007490:	af02      	add	r7, sp, #8
 8007492:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007494:	2300      	movs	r3, #0
 8007496:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_prepare_write_permit_req_event_rp0 *rp0 = (aci_gatt_prepare_write_permit_req_event_rp0 *)buffer_in;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	60bb      	str	r3, [r7, #8]
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	881b      	ldrh	r3, [r3, #0]
 80074a0:	b298      	uxth	r0, r3
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	885b      	ldrh	r3, [r3, #2]
 80074a6:	b299      	uxth	r1, r3
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	889b      	ldrh	r3, [r3, #4]
 80074ac:	b29a      	uxth	r2, r3
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	799c      	ldrb	r4, [r3, #6]
                                          rp0->Attribute_Handle,
                                          rp0->Offset,
                                          rp0->Data_Length,
                                          rp0->Data);
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	3307      	adds	r3, #7
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 80074b6:	9300      	str	r3, [sp, #0]
 80074b8:	4623      	mov	r3, r4
 80074ba:	f000 fcbc 	bl	8007e36 <aci_gatt_prepare_write_permit_req_event>

  return status;
 80074be:	7bfb      	ldrb	r3, [r7, #15]
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	3714      	adds	r7, #20
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd90      	pop	{r4, r7, pc}

080074c8 <hci_le_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_connection_complete_event_process(uint8_t *buffer_in)
{
 80074c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074ca:	b08b      	sub	sp, #44	; 0x2c
 80074cc:	af06      	add	r7, sp, #24
 80074ce:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80074d0:	2300      	movs	r3, #0
 80074d2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_complete_event_rp0 *rp0 = (hci_le_connection_complete_event_rp0 *)buffer_in;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	60bb      	str	r3, [r7, #8]
  hci_le_connection_complete_event(rp0->Status,
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	781d      	ldrb	r5, [r3, #0]
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80074e2:	b29e      	uxth	r6, r3
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	f893 c003 	ldrb.w	ip, [r3, #3]
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	f893 e004 	ldrb.w	lr, [r3, #4]
                                   rp0->Connection_Handle,
                                   rp0->Role,
                                   rp0->Peer_Address_Type,
                                   rp0->Peer_Address,
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	3305      	adds	r3, #5
  hci_le_connection_complete_event(rp0->Status,
 80074f4:	68ba      	ldr	r2, [r7, #8]
 80074f6:	f8b2 200b 	ldrh.w	r2, [r2, #11]
 80074fa:	b292      	uxth	r2, r2
 80074fc:	68b9      	ldr	r1, [r7, #8]
 80074fe:	f8b1 100d 	ldrh.w	r1, [r1, #13]
 8007502:	b289      	uxth	r1, r1
 8007504:	68b8      	ldr	r0, [r7, #8]
 8007506:	f8b0 000f 	ldrh.w	r0, [r0, #15]
 800750a:	b280      	uxth	r0, r0
 800750c:	68bc      	ldr	r4, [r7, #8]
 800750e:	7c64      	ldrb	r4, [r4, #17]
 8007510:	9404      	str	r4, [sp, #16]
 8007512:	9003      	str	r0, [sp, #12]
 8007514:	9102      	str	r1, [sp, #8]
 8007516:	9201      	str	r2, [sp, #4]
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	4673      	mov	r3, lr
 800751c:	4662      	mov	r2, ip
 800751e:	4631      	mov	r1, r6
 8007520:	4628      	mov	r0, r5
 8007522:	f7f9 fda3 	bl	800106c <hci_le_connection_complete_event>
                                   rp0->Conn_Interval,
                                   rp0->Conn_Latency,
                                   rp0->Supervision_Timeout,
                                   rp0->Master_Clock_Accuracy);

  return status;
 8007526:	7bfb      	ldrb	r3, [r7, #15]
}
 8007528:	4618      	mov	r0, r3
 800752a:	3714      	adds	r7, #20
 800752c:	46bd      	mov	sp, r7
 800752e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007530 <hci_le_advertising_report_event_process>:
 * @param Advertising_Report See @ref Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_advertising_report_event_process(uint8_t *buffer_in)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b0a4      	sub	sp, #144	; 0x90
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007538:	2300      	movs	r3, #0
 800753a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  /* Input params */
  hci_le_advertising_report_event_rp0 *rp0 = (hci_le_advertising_report_event_rp0 *)buffer_in;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint8_t size = 1;
 8007544:	2301      	movs	r3, #1
 8007546:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  int i;
  Advertising_Report_t Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 800754a:	2300      	movs	r3, #0
 800754c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007550:	e0b3      	b.n	80076ba <hci_le_advertising_report_event_process+0x18a>
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 8007552:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8007556:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800755a:	4613      	mov	r3, r2
 800755c:	009b      	lsls	r3, r3, #2
 800755e:	4413      	add	r3, r2
 8007560:	005b      	lsls	r3, r3, #1
 8007562:	4413      	add	r3, r2
 8007564:	440b      	add	r3, r1
 8007566:	3301      	adds	r3, #1
 8007568:	7819      	ldrb	r1, [r3, #0]
 800756a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800756e:	4613      	mov	r3, r2
 8007570:	009b      	lsls	r3, r3, #2
 8007572:	4413      	add	r3, r2
 8007574:	009b      	lsls	r3, r3, #2
 8007576:	3390      	adds	r3, #144	; 0x90
 8007578:	443b      	add	r3, r7
 800757a:	3b88      	subs	r3, #136	; 0x88
 800757c:	460a      	mov	r2, r1
 800757e:	701a      	strb	r2, [r3, #0]
    size += 1;
 8007580:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8007584:	3301      	adds	r3, #1
 8007586:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 800758a:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800758e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007592:	4613      	mov	r3, r2
 8007594:	009b      	lsls	r3, r3, #2
 8007596:	4413      	add	r3, r2
 8007598:	005b      	lsls	r3, r3, #1
 800759a:	4413      	add	r3, r2
 800759c:	440b      	add	r3, r1
 800759e:	3302      	adds	r3, #2
 80075a0:	7819      	ldrb	r1, [r3, #0]
 80075a2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80075a6:	4613      	mov	r3, r2
 80075a8:	009b      	lsls	r3, r3, #2
 80075aa:	4413      	add	r3, r2
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	3390      	adds	r3, #144	; 0x90
 80075b0:	443b      	add	r3, r7
 80075b2:	3b87      	subs	r3, #135	; 0x87
 80075b4:	460a      	mov	r2, r1
 80075b6:	701a      	strb	r2, [r3, #0]
    size += 1;
 80075b8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80075bc:	3301      	adds	r3, #1
 80075be:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 80075c2:	f107 0108 	add.w	r1, r7, #8
 80075c6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80075ca:	4613      	mov	r3, r2
 80075cc:	009b      	lsls	r3, r3, #2
 80075ce:	4413      	add	r3, r2
 80075d0:	009b      	lsls	r3, r3, #2
 80075d2:	440b      	add	r3, r1
 80075d4:	1c98      	adds	r0, r3, #2
 80075d6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80075da:	4613      	mov	r3, r2
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	4413      	add	r3, r2
 80075e0:	005b      	lsls	r3, r3, #1
 80075e2:	4413      	add	r3, r2
 80075e4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80075e8:	4413      	add	r3, r2
 80075ea:	3303      	adds	r3, #3
 80075ec:	2206      	movs	r2, #6
 80075ee:	4619      	mov	r1, r3
 80075f0:	f001 fb82 	bl	8008cf8 <memcpy>
    size += 6;
 80075f4:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80075f8:	3306      	adds	r3, #6
 80075fa:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 80075fe:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8007602:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007606:	4613      	mov	r3, r2
 8007608:	009b      	lsls	r3, r3, #2
 800760a:	4413      	add	r3, r2
 800760c:	005b      	lsls	r3, r3, #1
 800760e:	4413      	add	r3, r2
 8007610:	440b      	add	r3, r1
 8007612:	3309      	adds	r3, #9
 8007614:	7819      	ldrb	r1, [r3, #0]
 8007616:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800761a:	4613      	mov	r3, r2
 800761c:	009b      	lsls	r3, r3, #2
 800761e:	4413      	add	r3, r2
 8007620:	009b      	lsls	r3, r3, #2
 8007622:	3390      	adds	r3, #144	; 0x90
 8007624:	443b      	add	r3, r7
 8007626:	3b80      	subs	r3, #128	; 0x80
 8007628:	460a      	mov	r2, r1
 800762a:	701a      	strb	r2, [r3, #0]
    size += 1;
 800762c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8007630:	3301      	adds	r3, #1
 8007632:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Data = rp0->Advertising_Report[i].Data;
 8007636:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800763a:	4613      	mov	r3, r2
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	4413      	add	r3, r2
 8007640:	005b      	lsls	r3, r3, #1
 8007642:	4413      	add	r3, r2
 8007644:	3308      	adds	r3, #8
 8007646:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800764a:	4413      	add	r3, r2
 800764c:	1c99      	adds	r1, r3, #2
 800764e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007652:	4613      	mov	r3, r2
 8007654:	009b      	lsls	r3, r3, #2
 8007656:	4413      	add	r3, r2
 8007658:	009b      	lsls	r3, r3, #2
 800765a:	3390      	adds	r3, #144	; 0x90
 800765c:	443b      	add	r3, r7
 800765e:	3b7c      	subs	r3, #124	; 0x7c
 8007660:	6019      	str	r1, [r3, #0]
    size += rp0->Advertising_Report[i].Length_Data;
 8007662:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8007666:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800766a:	4613      	mov	r3, r2
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	4413      	add	r3, r2
 8007670:	005b      	lsls	r3, r3, #1
 8007672:	4413      	add	r3, r2
 8007674:	440b      	add	r3, r1
 8007676:	3309      	adds	r3, #9
 8007678:	781a      	ldrb	r2, [r3, #0]
 800767a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800767e:	4413      	add	r3, r2
 8007680:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].RSSI = (uint8_t)buffer_in[size];
 8007684:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	4413      	add	r3, r2
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	b259      	sxtb	r1, r3
 8007690:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007694:	4613      	mov	r3, r2
 8007696:	009b      	lsls	r3, r3, #2
 8007698:	4413      	add	r3, r2
 800769a:	009b      	lsls	r3, r3, #2
 800769c:	3390      	adds	r3, #144	; 0x90
 800769e:	443b      	add	r3, r7
 80076a0:	3b78      	subs	r3, #120	; 0x78
 80076a2:	460a      	mov	r2, r1
 80076a4:	701a      	strb	r2, [r3, #0]
    size += 1;
 80076a6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80076aa:	3301      	adds	r3, #1
 80076ac:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  for (i = 0; i < rp0->Num_Reports; i++) {
 80076b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80076b4:	3301      	adds	r3, #1
 80076b6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80076ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	461a      	mov	r2, r3
 80076c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80076c6:	4293      	cmp	r3, r2
 80076c8:	f6ff af43 	blt.w	8007552 <hci_le_advertising_report_event_process+0x22>
  }
  hci_le_advertising_report_event(rp0->Num_Reports,
 80076cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80076d0:	781b      	ldrb	r3, [r3, #0]
 80076d2:	f107 0208 	add.w	r2, r7, #8
 80076d6:	4611      	mov	r1, r2
 80076d8:	4618      	mov	r0, r3
 80076da:	f7f9 fd2f 	bl	800113c <hci_le_advertising_report_event>
                                  Advertising_Report);

  return status;
 80076de:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3790      	adds	r7, #144	; 0x90
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}

080076ea <hci_le_connection_update_complete_event_process>:
 *        - 0x000A (100 ms)  ... 0x0C80 (32000 ms) 
 * @retval None
 */

tBleStatus hci_le_connection_update_complete_event_process(uint8_t *buffer_in)
{
 80076ea:	b590      	push	{r4, r7, lr}
 80076ec:	b087      	sub	sp, #28
 80076ee:	af02      	add	r7, sp, #8
 80076f0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80076f2:	2300      	movs	r3, #0
 80076f4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_update_complete_event_rp0 *rp0 = (hci_le_connection_update_complete_event_rp0 *)buffer_in;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	60bb      	str	r3, [r7, #8]
  hci_le_connection_update_complete_event(rp0->Status,
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	7818      	ldrb	r0, [r3, #0]
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007704:	b299      	uxth	r1, r3
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800770c:	b29a      	uxth	r2, r3
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8007714:	b29c      	uxth	r4, r3
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800771c:	b29b      	uxth	r3, r3
 800771e:	9300      	str	r3, [sp, #0]
 8007720:	4623      	mov	r3, r4
 8007722:	f000 f9bf 	bl	8007aa4 <hci_le_connection_update_complete_event>
                                          rp0->Connection_Handle,
                                          rp0->Conn_Interval,
                                          rp0->Conn_Latency,
                                          rp0->Supervision_Timeout);

  return status;
 8007726:	7bfb      	ldrb	r3, [r7, #15]
}
 8007728:	4618      	mov	r0, r3
 800772a:	3714      	adds	r7, #20
 800772c:	46bd      	mov	sp, r7
 800772e:	bd90      	pop	{r4, r7, pc}

08007730 <hci_le_read_remote_used_features_complete_event_process>:
 *        Layer specification.
 * @retval None
 */

tBleStatus hci_le_read_remote_used_features_complete_event_process(uint8_t *buffer_in)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b084      	sub	sp, #16
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007738:	2300      	movs	r3, #0
 800773a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_remote_used_features_complete_event_rp0 *rp0 = (hci_le_read_remote_used_features_complete_event_rp0 *)buffer_in;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	60bb      	str	r3, [r7, #8]
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	7818      	ldrb	r0, [r3, #0]
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800774a:	b299      	uxth	r1, r3
                                                  rp0->Connection_Handle,
                                                  rp0->LE_Features);
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	3303      	adds	r3, #3
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 8007750:	461a      	mov	r2, r3
 8007752:	f000 f9bb 	bl	8007acc <hci_le_read_remote_used_features_complete_event>

  return status;
 8007756:	7bfb      	ldrb	r3, [r7, #15]
}
 8007758:	4618      	mov	r0, r3
 800775a:	3710      	adds	r7, #16
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}

08007760 <hci_le_long_term_key_request_event_process>:
 * @param Encrypted_Diversifier 16-bit encrypted diversifier
 * @retval None
 */

tBleStatus hci_le_long_term_key_request_event_process(uint8_t *buffer_in)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b084      	sub	sp, #16
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007768:	2300      	movs	r3, #0
 800776a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_long_term_key_request_event_rp0 *rp0 = (hci_le_long_term_key_request_event_rp0 *)buffer_in;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	60bb      	str	r3, [r7, #8]
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	881b      	ldrh	r3, [r3, #0]
 8007774:	b298      	uxth	r0, r3
                                     rp0->Random_Number,
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	1c99      	adds	r1, r3, #2
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	895b      	ldrh	r3, [r3, #10]
 800777e:	b29b      	uxth	r3, r3
 8007780:	461a      	mov	r2, r3
 8007782:	f000 f9b1 	bl	8007ae8 <hci_le_long_term_key_request_event>
                                     rp0->Encrypted_Diversifier);

  return status;
 8007786:	7bfb      	ldrb	r3, [r7, #15]
}
 8007788:	4618      	mov	r0, r3
 800778a:	3710      	adds	r7, #16
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <hci_le_data_length_change_event_process>:
 *        future use)
 * @retval None
 */

tBleStatus hci_le_data_length_change_event_process(uint8_t *buffer_in)
{
 8007790:	b590      	push	{r4, r7, lr}
 8007792:	b087      	sub	sp, #28
 8007794:	af02      	add	r7, sp, #8
 8007796:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007798:	2300      	movs	r3, #0
 800779a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_data_length_change_event_rp0 *rp0 = (hci_le_data_length_change_event_rp0 *)buffer_in;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	60bb      	str	r3, [r7, #8]
  hci_le_data_length_change_event(rp0->Connection_Handle,
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	881b      	ldrh	r3, [r3, #0]
 80077a4:	b298      	uxth	r0, r3
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	885b      	ldrh	r3, [r3, #2]
 80077aa:	b299      	uxth	r1, r3
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	889b      	ldrh	r3, [r3, #4]
 80077b0:	b29a      	uxth	r2, r3
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	88db      	ldrh	r3, [r3, #6]
 80077b6:	b29c      	uxth	r4, r3
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	891b      	ldrh	r3, [r3, #8]
 80077bc:	b29b      	uxth	r3, r3
 80077be:	9300      	str	r3, [sp, #0]
 80077c0:	4623      	mov	r3, r4
 80077c2:	f000 f99f 	bl	8007b04 <hci_le_data_length_change_event>
                                  rp0->MaxTxOctets,
                                  rp0->MaxTxTime,
                                  rp0->MaxRxOctets,
                                  rp0->MaxRxTime);

  return status;
 80077c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3714      	adds	r7, #20
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd90      	pop	{r4, r7, pc}

080077d0 <hci_le_read_local_p256_public_key_complete_event_process>:
 * @param Local_P256_Public_Key Local P-256 public key.
 * @retval None
 */

tBleStatus hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80077d8:	2300      	movs	r3, #0
 80077da:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_local_p256_public_key_complete_event_rp0 *rp0 = (hci_le_read_local_p256_public_key_complete_event_rp0 *)buffer_in;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	60bb      	str	r3, [r7, #8]
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	781a      	ldrb	r2, [r3, #0]
                                                   rp0->Local_P256_Public_Key);
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	3301      	adds	r3, #1
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 80077e8:	4619      	mov	r1, r3
 80077ea:	4610      	mov	r0, r2
 80077ec:	f000 f99e 	bl	8007b2c <hci_le_read_local_p256_public_key_complete_event>

  return status;
 80077f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3710      	adds	r7, #16
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}

080077fa <hci_le_generate_dhkey_complete_event_process>:
 * @param DHKey Diffie Hellman Key
 * @retval None
 */

tBleStatus hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in)
{
 80077fa:	b580      	push	{r7, lr}
 80077fc:	b084      	sub	sp, #16
 80077fe:	af00      	add	r7, sp, #0
 8007800:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007802:	2300      	movs	r3, #0
 8007804:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_generate_dhkey_complete_event_rp0 *rp0 = (hci_le_generate_dhkey_complete_event_rp0 *)buffer_in;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	60bb      	str	r3, [r7, #8]
  hci_le_generate_dhkey_complete_event(rp0->Status,
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	781a      	ldrb	r2, [r3, #0]
                                       rp0->DHKey);
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	3301      	adds	r3, #1
  hci_le_generate_dhkey_complete_event(rp0->Status,
 8007812:	4619      	mov	r1, r3
 8007814:	4610      	mov	r0, r2
 8007816:	f000 f995 	bl	8007b44 <hci_le_generate_dhkey_complete_event>

  return status;
 800781a:	7bfb      	ldrb	r3, [r7, #15]
}
 800781c:	4618      	mov	r0, r3
 800781e:	3710      	adds	r7, #16
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}

08007824 <hci_le_enhanced_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in)
{
 8007824:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007828:	b08d      	sub	sp, #52	; 0x34
 800782a:	af08      	add	r7, sp, #32
 800782c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800782e:	2300      	movs	r3, #0
 8007830:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_enhanced_connection_complete_event_rp0 *rp0 = (hci_le_enhanced_connection_complete_event_rp0 *)buffer_in;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	60bb      	str	r3, [r7, #8]
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	f893 c000 	ldrb.w	ip, [r3]
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007842:	fa1f fe83 	uxth.w	lr, r3
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	f893 8003 	ldrb.w	r8, [r3, #3]
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	f893 9004 	ldrb.w	r9, [r3, #4]
                                            rp0->Connection_Handle,
                                            rp0->Role,
                                            rp0->Peer_Address_Type,
                                            rp0->Peer_Address,
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	3305      	adds	r3, #5
                                            rp0->Local_Resolvable_Private_Address,
 8007856:	68ba      	ldr	r2, [r7, #8]
 8007858:	320b      	adds	r2, #11
                                            rp0->Peer_Resolvable_Private_Address,
 800785a:	68b9      	ldr	r1, [r7, #8]
 800785c:	3111      	adds	r1, #17
  hci_le_enhanced_connection_complete_event(rp0->Status,
 800785e:	68b8      	ldr	r0, [r7, #8]
 8007860:	f8b0 0017 	ldrh.w	r0, [r0, #23]
 8007864:	b280      	uxth	r0, r0
 8007866:	68bc      	ldr	r4, [r7, #8]
 8007868:	f8b4 4019 	ldrh.w	r4, [r4, #25]
 800786c:	b2a4      	uxth	r4, r4
 800786e:	68bd      	ldr	r5, [r7, #8]
 8007870:	f8b5 501b 	ldrh.w	r5, [r5, #27]
 8007874:	b2ad      	uxth	r5, r5
 8007876:	68be      	ldr	r6, [r7, #8]
 8007878:	7f76      	ldrb	r6, [r6, #29]
 800787a:	9606      	str	r6, [sp, #24]
 800787c:	9505      	str	r5, [sp, #20]
 800787e:	9404      	str	r4, [sp, #16]
 8007880:	9003      	str	r0, [sp, #12]
 8007882:	9102      	str	r1, [sp, #8]
 8007884:	9201      	str	r2, [sp, #4]
 8007886:	9300      	str	r3, [sp, #0]
 8007888:	464b      	mov	r3, r9
 800788a:	4642      	mov	r2, r8
 800788c:	4671      	mov	r1, lr
 800788e:	4660      	mov	r0, ip
 8007890:	f000 f964 	bl	8007b5c <hci_le_enhanced_connection_complete_event>
                                            rp0->Conn_Interval,
                                            rp0->Conn_Latency,
                                            rp0->Supervision_Timeout,
                                            rp0->Master_Clock_Accuracy);

  return status;
 8007894:	7bfb      	ldrb	r3, [r7, #15]
}
 8007896:	4618      	mov	r0, r3
 8007898:	3714      	adds	r7, #20
 800789a:	46bd      	mov	sp, r7
 800789c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080078a0 <hci_le_direct_advertising_report_event_process>:
 * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_direct_advertising_report_event_process(uint8_t *buffer_in)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b0a6      	sub	sp, #152	; 0x98
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80078a8:	2300      	movs	r3, #0
 80078aa:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  hci_le_direct_advertising_report_event_rp0 *rp0 = (hci_le_direct_advertising_report_event_rp0 *)buffer_in;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 1;
 80078b4:	2301      	movs	r3, #1
 80078b6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Direct_Advertising_Report_t Direct_Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Direct_Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 80078ba:	2300      	movs	r3, #0
 80078bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80078c0:	e085      	b.n	80079ce <hci_le_direct_advertising_report_event_process+0x12e>
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 80078c2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80078c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80078ca:	011b      	lsls	r3, r3, #4
 80078cc:	4413      	add	r3, r2
 80078ce:	3301      	adds	r3, #1
 80078d0:	781a      	ldrb	r2, [r3, #0]
 80078d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80078d6:	011b      	lsls	r3, r3, #4
 80078d8:	3398      	adds	r3, #152	; 0x98
 80078da:	443b      	add	r3, r7
 80078dc:	3b90      	subs	r3, #144	; 0x90
 80078de:	701a      	strb	r2, [r3, #0]
    size += 1;
 80078e0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80078e4:	3301      	adds	r3, #1
 80078e6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 80078ea:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80078ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80078f2:	011b      	lsls	r3, r3, #4
 80078f4:	4413      	add	r3, r2
 80078f6:	3302      	adds	r3, #2
 80078f8:	781a      	ldrb	r2, [r3, #0]
 80078fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80078fe:	011b      	lsls	r3, r3, #4
 8007900:	3398      	adds	r3, #152	; 0x98
 8007902:	443b      	add	r3, r7
 8007904:	3b8f      	subs	r3, #143	; 0x8f
 8007906:	701a      	strb	r2, [r3, #0]
    size += 1;
 8007908:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800790c:	3301      	adds	r3, #1
 800790e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 8007912:	f107 0208 	add.w	r2, r7, #8
 8007916:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800791a:	011b      	lsls	r3, r3, #4
 800791c:	4413      	add	r3, r2
 800791e:	1c98      	adds	r0, r3, #2
 8007920:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007924:	011b      	lsls	r3, r3, #4
 8007926:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800792a:	4413      	add	r3, r2
 800792c:	3303      	adds	r3, #3
 800792e:	2206      	movs	r2, #6
 8007930:	4619      	mov	r1, r3
 8007932:	f001 f9e1 	bl	8008cf8 <memcpy>
    size += 6;
 8007936:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800793a:	3306      	adds	r3, #6
 800793c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 8007940:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007944:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007948:	011b      	lsls	r3, r3, #4
 800794a:	4413      	add	r3, r2
 800794c:	3309      	adds	r3, #9
 800794e:	781a      	ldrb	r2, [r3, #0]
 8007950:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007954:	011b      	lsls	r3, r3, #4
 8007956:	3398      	adds	r3, #152	; 0x98
 8007958:	443b      	add	r3, r7
 800795a:	3b88      	subs	r3, #136	; 0x88
 800795c:	701a      	strb	r2, [r3, #0]
    size += 1;
 800795e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8007962:	3301      	adds	r3, #1
 8007964:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8007968:	f107 0208 	add.w	r2, r7, #8
 800796c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007970:	011b      	lsls	r3, r3, #4
 8007972:	3308      	adds	r3, #8
 8007974:	4413      	add	r3, r2
 8007976:	1c58      	adds	r0, r3, #1
 8007978:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800797c:	011b      	lsls	r3, r3, #4
 800797e:	3308      	adds	r3, #8
 8007980:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007984:	4413      	add	r3, r2
 8007986:	3302      	adds	r3, #2
 8007988:	2206      	movs	r2, #6
 800798a:	4619      	mov	r1, r3
 800798c:	f001 f9b4 	bl	8008cf8 <memcpy>
    size += 6;
 8007990:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8007994:	3306      	adds	r3, #6
 8007996:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 800799a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800799e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80079a2:	011b      	lsls	r3, r3, #4
 80079a4:	4413      	add	r3, r2
 80079a6:	3310      	adds	r3, #16
 80079a8:	f993 2000 	ldrsb.w	r2, [r3]
 80079ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80079b0:	011b      	lsls	r3, r3, #4
 80079b2:	3398      	adds	r3, #152	; 0x98
 80079b4:	443b      	add	r3, r7
 80079b6:	3b81      	subs	r3, #129	; 0x81
 80079b8:	701a      	strb	r2, [r3, #0]
    size += 1;
 80079ba:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80079be:	3301      	adds	r3, #1
 80079c0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Num_Reports; i++) {
 80079c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80079c8:	3301      	adds	r3, #1
 80079ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80079ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	461a      	mov	r2, r3
 80079d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80079da:	4293      	cmp	r3, r2
 80079dc:	f6ff af71 	blt.w	80078c2 <hci_le_direct_advertising_report_event_process+0x22>
  }
  hci_le_direct_advertising_report_event(rp0->Num_Reports,
 80079e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80079e4:	781b      	ldrb	r3, [r3, #0]
 80079e6:	f107 0208 	add.w	r2, r7, #8
 80079ea:	4611      	mov	r1, r2
 80079ec:	4618      	mov	r0, r3
 80079ee:	f000 f8c9 	bl	8007b84 <hci_le_direct_advertising_report_event>
                                         Direct_Advertising_Report);

  return status;
 80079f2:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3798      	adds	r7, #152	; 0x98
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}

080079fe <hci_encryption_change_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_change_event(uint8_t Status,
                                 uint16_t Connection_Handle,
                                 uint8_t Encryption_Enabled))
{
 80079fe:	b480      	push	{r7}
 8007a00:	b083      	sub	sp, #12
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	4603      	mov	r3, r0
 8007a06:	71fb      	strb	r3, [r7, #7]
 8007a08:	460b      	mov	r3, r1
 8007a0a:	80bb      	strh	r3, [r7, #4]
 8007a0c:	4613      	mov	r3, r2
 8007a0e:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_change_event\r\n");
}
 8007a10:	bf00      	nop
 8007a12:	370c      	adds	r7, #12
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr

08007a1c <hci_read_remote_version_information_complete_event>:
WEAK_FUNCTION(void hci_read_remote_version_information_complete_event(uint8_t Status,
                                                        uint16_t Connection_Handle,
                                                        uint8_t Version,
                                                        uint16_t Manufacturer_Name,
                                                        uint16_t Subversion))
{
 8007a1c:	b490      	push	{r4, r7}
 8007a1e:	b082      	sub	sp, #8
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	4604      	mov	r4, r0
 8007a24:	4608      	mov	r0, r1
 8007a26:	4611      	mov	r1, r2
 8007a28:	461a      	mov	r2, r3
 8007a2a:	4623      	mov	r3, r4
 8007a2c:	71fb      	strb	r3, [r7, #7]
 8007a2e:	4603      	mov	r3, r0
 8007a30:	80bb      	strh	r3, [r7, #4]
 8007a32:	460b      	mov	r3, r1
 8007a34:	71bb      	strb	r3, [r7, #6]
 8007a36:	4613      	mov	r3, r2
 8007a38:	807b      	strh	r3, [r7, #2]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_read_remote_version_information_complete_event\r\n");
}
 8007a3a:	bf00      	nop
 8007a3c:	3708      	adds	r7, #8
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bc90      	pop	{r4, r7}
 8007a42:	4770      	bx	lr

08007a44 <hci_hardware_error_event>:
  - 0x02: Timer overrun error
  - 0x03: Internal queue overflow error
  * @retval None
*/
WEAK_FUNCTION(void hci_hardware_error_event(uint8_t Hardware_Code))
{
 8007a44:	b480      	push	{r7}
 8007a46:	b083      	sub	sp, #12
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_hardware_error_event\r\n");
}
 8007a4e:	bf00      	nop
 8007a50:	370c      	adds	r7, #12
 8007a52:	46bd      	mov	sp, r7
 8007a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a58:	4770      	bx	lr

08007a5a <hci_number_of_completed_packets_event>:
  * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
  * @retval None
*/
WEAK_FUNCTION(void hci_number_of_completed_packets_event(uint8_t Number_of_Handles,
                                           Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[]))
{
 8007a5a:	b480      	push	{r7}
 8007a5c:	b083      	sub	sp, #12
 8007a5e:	af00      	add	r7, sp, #0
 8007a60:	4603      	mov	r3, r0
 8007a62:	6039      	str	r1, [r7, #0]
 8007a64:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_number_of_completed_packets_event\r\n");
}
 8007a66:	bf00      	nop
 8007a68:	370c      	adds	r7, #12
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr

08007a72 <hci_data_buffer_overflow_event>:
  * Values:
  - 0x01: ACL Buffer Overflow
  * @retval None
*/
WEAK_FUNCTION(void hci_data_buffer_overflow_event(uint8_t Link_Type))
{
 8007a72:	b480      	push	{r7}
 8007a74:	b083      	sub	sp, #12
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	4603      	mov	r3, r0
 8007a7a:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_data_buffer_overflow_event\r\n");
}
 8007a7c:	bf00      	nop
 8007a7e:	370c      	adds	r7, #12
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr

08007a88 <hci_encryption_key_refresh_complete_event>:
  - 0x0000 ... 0x0EFF
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_key_refresh_complete_event(uint8_t Status,
                                               uint16_t Connection_Handle))
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	4603      	mov	r3, r0
 8007a90:	460a      	mov	r2, r1
 8007a92:	71fb      	strb	r3, [r7, #7]
 8007a94:	4613      	mov	r3, r2
 8007a96:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_key_refresh_complete_event\r\n");
}
 8007a98:	bf00      	nop
 8007a9a:	370c      	adds	r7, #12
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <hci_le_connection_update_complete_event>:
WEAK_FUNCTION(void hci_le_connection_update_complete_event(uint8_t Status,
                                             uint16_t Connection_Handle,
                                             uint16_t Conn_Interval,
                                             uint16_t Conn_Latency,
                                             uint16_t Supervision_Timeout))
{
 8007aa4:	b490      	push	{r4, r7}
 8007aa6:	b082      	sub	sp, #8
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	4604      	mov	r4, r0
 8007aac:	4608      	mov	r0, r1
 8007aae:	4611      	mov	r1, r2
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	4623      	mov	r3, r4
 8007ab4:	71fb      	strb	r3, [r7, #7]
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	80bb      	strh	r3, [r7, #4]
 8007aba:	460b      	mov	r3, r1
 8007abc:	807b      	strh	r3, [r7, #2]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_connection_update_complete_event\r\n");
}
 8007ac2:	bf00      	nop
 8007ac4:	3708      	adds	r7, #8
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bc90      	pop	{r4, r7}
 8007aca:	4770      	bx	lr

08007acc <hci_le_read_remote_used_features_complete_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_remote_used_features_complete_event(uint8_t Status,
                                                     uint16_t Connection_Handle,
                                                     uint8_t LE_Features[8]))
{
 8007acc:	b480      	push	{r7}
 8007ace:	b083      	sub	sp, #12
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	603a      	str	r2, [r7, #0]
 8007ad6:	71fb      	strb	r3, [r7, #7]
 8007ad8:	460b      	mov	r3, r1
 8007ada:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_remote_used_features_complete_event\r\n");
}
 8007adc:	bf00      	nop
 8007ade:	370c      	adds	r7, #12
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr

08007ae8 <hci_le_long_term_key_request_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_long_term_key_request_event(uint16_t Connection_Handle,
                                        uint8_t Random_Number[8],
                                        uint16_t Encrypted_Diversifier))
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	4603      	mov	r3, r0
 8007af0:	6039      	str	r1, [r7, #0]
 8007af2:	80fb      	strh	r3, [r7, #6]
 8007af4:	4613      	mov	r3, r2
 8007af6:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_long_term_key_request_event\r\n");
}
 8007af8:	bf00      	nop
 8007afa:	370c      	adds	r7, #12
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr

08007b04 <hci_le_data_length_change_event>:
WEAK_FUNCTION(void hci_le_data_length_change_event(uint16_t Connection_Handle,
                                     uint16_t MaxTxOctets,
                                     uint16_t MaxTxTime,
                                     uint16_t MaxRxOctets,
                                     uint16_t MaxRxTime))
{
 8007b04:	b490      	push	{r4, r7}
 8007b06:	b082      	sub	sp, #8
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	4604      	mov	r4, r0
 8007b0c:	4608      	mov	r0, r1
 8007b0e:	4611      	mov	r1, r2
 8007b10:	461a      	mov	r2, r3
 8007b12:	4623      	mov	r3, r4
 8007b14:	80fb      	strh	r3, [r7, #6]
 8007b16:	4603      	mov	r3, r0
 8007b18:	80bb      	strh	r3, [r7, #4]
 8007b1a:	460b      	mov	r3, r1
 8007b1c:	807b      	strh	r3, [r7, #2]
 8007b1e:	4613      	mov	r3, r2
 8007b20:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_data_length_change_event\r\n");
}
 8007b22:	bf00      	nop
 8007b24:	3708      	adds	r7, #8
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bc90      	pop	{r4, r7}
 8007b2a:	4770      	bx	lr

08007b2c <hci_le_read_local_p256_public_key_complete_event>:
  * @param Local_P256_Public_Key Local P-256 public key.
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_local_p256_public_key_complete_event(uint8_t Status,
                                                      uint8_t Local_P256_Public_Key[64]))
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	4603      	mov	r3, r0
 8007b34:	6039      	str	r1, [r7, #0]
 8007b36:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_local_p256_public_key_complete_event\r\n");
}
 8007b38:	bf00      	nop
 8007b3a:	370c      	adds	r7, #12
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <hci_le_generate_dhkey_complete_event>:
  * @param DHKey Diffie Hellman Key
  * @retval None
*/
WEAK_FUNCTION(void hci_le_generate_dhkey_complete_event(uint8_t Status,
                                          uint8_t DHKey[32]))
{
 8007b44:	b480      	push	{r7}
 8007b46:	b083      	sub	sp, #12
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	6039      	str	r1, [r7, #0]
 8007b4e:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_generate_dhkey_complete_event\r\n");
}
 8007b50:	bf00      	nop
 8007b52:	370c      	adds	r7, #12
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <hci_le_enhanced_connection_complete_event>:
                                               uint8_t Peer_Resolvable_Private_Address[6],
                                               uint16_t Conn_Interval,
                                               uint16_t Conn_Latency,
                                               uint16_t Supervision_Timeout,
                                               uint8_t Master_Clock_Accuracy))
{
 8007b5c:	b490      	push	{r4, r7}
 8007b5e:	b082      	sub	sp, #8
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	4604      	mov	r4, r0
 8007b64:	4608      	mov	r0, r1
 8007b66:	4611      	mov	r1, r2
 8007b68:	461a      	mov	r2, r3
 8007b6a:	4623      	mov	r3, r4
 8007b6c:	71fb      	strb	r3, [r7, #7]
 8007b6e:	4603      	mov	r3, r0
 8007b70:	80bb      	strh	r3, [r7, #4]
 8007b72:	460b      	mov	r3, r1
 8007b74:	71bb      	strb	r3, [r7, #6]
 8007b76:	4613      	mov	r3, r2
 8007b78:	70fb      	strb	r3, [r7, #3]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_enhanced_connection_complete_event\r\n");
}
 8007b7a:	bf00      	nop
 8007b7c:	3708      	adds	r7, #8
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bc90      	pop	{r4, r7}
 8007b82:	4770      	bx	lr

08007b84 <hci_le_direct_advertising_report_event>:
  * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_direct_advertising_report_event(uint8_t Num_Reports,
                                            Direct_Advertising_Report_t Direct_Advertising_Report[]))
{
 8007b84:	b480      	push	{r7}
 8007b86:	b083      	sub	sp, #12
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	6039      	str	r1, [r7, #0]
 8007b8e:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_direct_advertising_report_event\r\n");
}
 8007b90:	bf00      	nop
 8007b92:	370c      	adds	r7, #12
 8007b94:	46bd      	mov	sp, r7
 8007b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9a:	4770      	bx	lr

08007b9c <aci_gap_limited_discoverable_event>:
  * @brief This event is generated by the controller when the limited discoverable mode ends due to
timeout. The timeout is 180 seconds.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_limited_discoverable_event(void))
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_limited_discoverable_event\r\n");
}
 8007ba0:	bf00      	nop
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr

08007baa <aci_gap_pairing_complete_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_pairing_complete_event(uint16_t Connection_Handle,
                                    uint8_t Status,
                                    uint8_t Reason))
{
 8007baa:	b480      	push	{r7}
 8007bac:	b083      	sub	sp, #12
 8007bae:	af00      	add	r7, sp, #0
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	80fb      	strh	r3, [r7, #6]
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	717b      	strb	r3, [r7, #5]
 8007bb8:	4613      	mov	r3, r2
 8007bba:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pairing_complete_event\r\n");
}
 8007bbc:	bf00      	nop
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <aci_gap_pass_key_req_event>:
@ref aci_gap_pass_key_resp command.
  * @param Connection_Handle Connection handle for which the passkey has been requested.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_pass_key_req_event(uint16_t Connection_Handle))
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	4603      	mov	r3, r0
 8007bd0:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pass_key_req_event\r\n");
}
 8007bd2:	bf00      	nop
 8007bd4:	370c      	adds	r7, #12
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bdc:	4770      	bx	lr

08007bde <aci_gap_authorization_req_event>:
@ref aci_gap_authorization_resp command should be used to respond by the application.
  * @param Connection_Handle Connection handle for which authorization has been requested.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_authorization_req_event(uint16_t Connection_Handle))
{
 8007bde:	b480      	push	{r7}
 8007be0:	b083      	sub	sp, #12
 8007be2:	af00      	add	r7, sp, #0
 8007be4:	4603      	mov	r3, r0
 8007be6:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_authorization_req_event\r\n");
}
 8007be8:	bf00      	nop
 8007bea:	370c      	adds	r7, #12
 8007bec:	46bd      	mov	sp, r7
 8007bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf2:	4770      	bx	lr

08007bf4 <aci_gap_slave_security_initiated_event>:
/**
  * @brief This event is generated when the slave security request is successfully sent to the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_slave_security_initiated_event(void))
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_slave_security_initiated_event\r\n");
}
 8007bf8:	bf00      	nop
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr

08007c02 <aci_gap_bond_lost_event>:
received, the upper layer has to issue the command @ref aci_gap_allow_rebond in order to
allow the slave to continue the pairing process with the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_bond_lost_event(void))
{
 8007c02:	b480      	push	{r7}
 8007c04:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_bond_lost_event\r\n");
}
 8007c06:	bf00      	nop
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr

08007c10 <aci_gap_addr_not_resolved_event>:
  * @param Connection_Handle Connection handle for which the private address could not be
resolved with any of the stored IRK's.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_addr_not_resolved_event(uint16_t Connection_Handle))
{
 8007c10:	b480      	push	{r7}
 8007c12:	b083      	sub	sp, #12
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	4603      	mov	r3, r0
 8007c18:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_addr_not_resolved_event\r\n");
}
 8007c1a:	bf00      	nop
 8007c1c:	370c      	adds	r7, #12
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c24:	4770      	bx	lr

08007c26 <aci_gap_numeric_comparison_value_event>:
  * @param Numeric_Value 
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_numeric_comparison_value_event(uint16_t Connection_Handle,
                                            uint32_t Numeric_Value))
{
 8007c26:	b480      	push	{r7}
 8007c28:	b083      	sub	sp, #12
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	6039      	str	r1, [r7, #0]
 8007c30:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_numeric_comparison_value_event\r\n");
}
 8007c32:	bf00      	nop
 8007c34:	370c      	adds	r7, #12
 8007c36:	46bd      	mov	sp, r7
 8007c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3c:	4770      	bx	lr

08007c3e <aci_gap_keypress_notification_event>:
  * @param Notification_Type Type of Keypress input notified/signaled by peer device (having Keyboard only I/O capabilities
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_keypress_notification_event(uint16_t Connection_Handle,
                                         uint8_t Notification_Type))
{
 8007c3e:	b480      	push	{r7}
 8007c40:	b083      	sub	sp, #12
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	4603      	mov	r3, r0
 8007c46:	460a      	mov	r2, r1
 8007c48:	80fb      	strh	r3, [r7, #6]
 8007c4a:	4613      	mov	r3, r2
 8007c4c:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_keypress_notification_event\r\n");
}
 8007c4e:	bf00      	nop
 8007c50:	370c      	adds	r7, #12
 8007c52:	46bd      	mov	sp, r7
 8007c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c58:	4770      	bx	lr

08007c5a <aci_gatt_proc_timeout_event>:
seconds). This is a critical event that should not happen during normal operating conditions. It is an indication of either a major disruption in the communication link or a mistake in the application which does not provide a reply to GATT procedures. After this event, the GATT channel is closed and no more GATT communication can be performed. The applications is exptected to issue an @ref aci_gap_terminate to disconnect from the peer device. It is important to leave an 100 ms blank window before sending the @ref aci_gap_terminate, since immediately after this event, system could save important information in non volatile memory.
  * @param Connection_Handle Connection handle on which the GATT procedure has timed out
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_timeout_event(uint16_t Connection_Handle))
{
 8007c5a:	b480      	push	{r7}
 8007c5c:	b083      	sub	sp, #12
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	4603      	mov	r3, r0
 8007c62:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_timeout_event\r\n");
}
 8007c64:	bf00      	nop
 8007c66:	370c      	adds	r7, #12
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr

08007c70 <aci_att_find_info_resp_event>:
*/
WEAK_FUNCTION(void aci_att_find_info_resp_event(uint16_t Connection_Handle,
                                  uint8_t Format,
                                  uint8_t Event_Data_Length,
                                  uint8_t Handle_UUID_Pair[]))
{
 8007c70:	b480      	push	{r7}
 8007c72:	b083      	sub	sp, #12
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	603b      	str	r3, [r7, #0]
 8007c78:	4603      	mov	r3, r0
 8007c7a:	80fb      	strh	r3, [r7, #6]
 8007c7c:	460b      	mov	r3, r1
 8007c7e:	717b      	strb	r3, [r7, #5]
 8007c80:	4613      	mov	r3, r2
 8007c82:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_info_resp_event\r\n");
}
 8007c84:	bf00      	nop
 8007c86:	370c      	adds	r7, #12
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8e:	4770      	bx	lr

08007c90 <aci_att_find_by_type_value_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_find_by_type_value_resp_event(uint16_t Connection_Handle,
                                           uint8_t Num_of_Handle_Pair,
                                           Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[]))
{
 8007c90:	b480      	push	{r7}
 8007c92:	b083      	sub	sp, #12
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	4603      	mov	r3, r0
 8007c98:	603a      	str	r2, [r7, #0]
 8007c9a:	80fb      	strh	r3, [r7, #6]
 8007c9c:	460b      	mov	r3, r1
 8007c9e:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_by_type_value_resp_event\r\n");
}
 8007ca0:	bf00      	nop
 8007ca2:	370c      	adds	r7, #12
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr

08007cac <aci_att_read_by_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_type_resp_event(uint16_t Connection_Handle,
                                     uint8_t Handle_Value_Pair_Length,
                                     uint8_t Data_Length,
                                     uint8_t Handle_Value_Pair_Data[]))
{
 8007cac:	b480      	push	{r7}
 8007cae:	b083      	sub	sp, #12
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	603b      	str	r3, [r7, #0]
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	80fb      	strh	r3, [r7, #6]
 8007cb8:	460b      	mov	r3, r1
 8007cba:	717b      	strb	r3, [r7, #5]
 8007cbc:	4613      	mov	r3, r2
 8007cbe:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_type_resp_event\r\n");
}
 8007cc0:	bf00      	nop
 8007cc2:	370c      	adds	r7, #12
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr

08007ccc <aci_att_read_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_resp_event(uint16_t Connection_Handle,
                             uint8_t Event_Data_Length,
                             uint8_t Attribute_Value[]))
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	603a      	str	r2, [r7, #0]
 8007cd6:	80fb      	strh	r3, [r7, #6]
 8007cd8:	460b      	mov	r3, r1
 8007cda:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_resp_event\r\n");
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <aci_att_read_blob_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_blob_resp_event(uint16_t Connection_Handle,
                                  uint8_t Event_Data_Length,
                                  uint8_t Attribute_Value[]))
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b083      	sub	sp, #12
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	4603      	mov	r3, r0
 8007cf0:	603a      	str	r2, [r7, #0]
 8007cf2:	80fb      	strh	r3, [r7, #6]
 8007cf4:	460b      	mov	r3, r1
 8007cf6:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_blob_resp_event\r\n");
}
 8007cf8:	bf00      	nop
 8007cfa:	370c      	adds	r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <aci_att_read_multiple_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_multiple_resp_event(uint16_t Connection_Handle,
                                      uint8_t Event_Data_Length,
                                      uint8_t Set_Of_Values[]))
{
 8007d04:	b480      	push	{r7}
 8007d06:	b083      	sub	sp, #12
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	603a      	str	r2, [r7, #0]
 8007d0e:	80fb      	strh	r3, [r7, #6]
 8007d10:	460b      	mov	r3, r1
 8007d12:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_multiple_resp_event\r\n");
}
 8007d14:	bf00      	nop
 8007d16:	370c      	adds	r7, #12
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr

08007d20 <aci_att_read_by_group_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_group_type_resp_event(uint16_t Connection_Handle,
                                           uint8_t Attribute_Data_Length,
                                           uint8_t Data_Length,
                                           uint8_t Attribute_Data_List[]))
{
 8007d20:	b480      	push	{r7}
 8007d22:	b083      	sub	sp, #12
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	603b      	str	r3, [r7, #0]
 8007d28:	4603      	mov	r3, r0
 8007d2a:	80fb      	strh	r3, [r7, #6]
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	717b      	strb	r3, [r7, #5]
 8007d30:	4613      	mov	r3, r2
 8007d32:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_group_type_resp_event\r\n");
}
 8007d34:	bf00      	nop
 8007d36:	370c      	adds	r7, #12
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr

08007d40 <aci_att_prepare_write_resp_event>:
WEAK_FUNCTION(void aci_att_prepare_write_resp_event(uint16_t Connection_Handle,
                                      uint16_t Attribute_Handle,
                                      uint16_t Offset,
                                      uint8_t Part_Attribute_Value_Length,
                                      uint8_t Part_Attribute_Value[]))
{
 8007d40:	b490      	push	{r4, r7}
 8007d42:	b082      	sub	sp, #8
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	4604      	mov	r4, r0
 8007d48:	4608      	mov	r0, r1
 8007d4a:	4611      	mov	r1, r2
 8007d4c:	461a      	mov	r2, r3
 8007d4e:	4623      	mov	r3, r4
 8007d50:	80fb      	strh	r3, [r7, #6]
 8007d52:	4603      	mov	r3, r0
 8007d54:	80bb      	strh	r3, [r7, #4]
 8007d56:	460b      	mov	r3, r1
 8007d58:	807b      	strh	r3, [r7, #2]
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_prepare_write_resp_event\r\n");
}
 8007d5e:	bf00      	nop
 8007d60:	3708      	adds	r7, #8
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bc90      	pop	{r4, r7}
 8007d66:	4770      	bx	lr

08007d68 <aci_att_exec_write_resp_event>:
  * @brief This event is generated in response to an Execute Write Request.
  * @param Connection_Handle Connection handle related to the response
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exec_write_resp_event(uint16_t Connection_Handle))
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	4603      	mov	r3, r0
 8007d70:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exec_write_resp_event\r\n");
}
 8007d72:	bf00      	nop
 8007d74:	370c      	adds	r7, #12
 8007d76:	46bd      	mov	sp, r7
 8007d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7c:	4770      	bx	lr

08007d7e <aci_gatt_indication_event>:
*/
WEAK_FUNCTION(void aci_gatt_indication_event(uint16_t Connection_Handle,
                               uint16_t Attribute_Handle,
                               uint8_t Attribute_Value_Length,
                               uint8_t Attribute_Value[]))
{
 8007d7e:	b480      	push	{r7}
 8007d80:	b085      	sub	sp, #20
 8007d82:	af00      	add	r7, sp, #0
 8007d84:	607b      	str	r3, [r7, #4]
 8007d86:	4603      	mov	r3, r0
 8007d88:	81fb      	strh	r3, [r7, #14]
 8007d8a:	460b      	mov	r3, r1
 8007d8c:	81bb      	strh	r3, [r7, #12]
 8007d8e:	4613      	mov	r3, r2
 8007d90:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_indication_event\r\n");
}
 8007d92:	bf00      	nop
 8007d94:	3714      	adds	r7, #20
 8007d96:	46bd      	mov	sp, r7
 8007d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9c:	4770      	bx	lr

08007d9e <aci_gatt_error_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_error_resp_event(uint16_t Connection_Handle,
                               uint8_t Req_Opcode,
                               uint16_t Attribute_Handle,
                               uint8_t Error_Code))
{
 8007d9e:	b490      	push	{r4, r7}
 8007da0:	b082      	sub	sp, #8
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	4604      	mov	r4, r0
 8007da6:	4608      	mov	r0, r1
 8007da8:	4611      	mov	r1, r2
 8007daa:	461a      	mov	r2, r3
 8007dac:	4623      	mov	r3, r4
 8007dae:	80fb      	strh	r3, [r7, #6]
 8007db0:	4603      	mov	r3, r0
 8007db2:	717b      	strb	r3, [r7, #5]
 8007db4:	460b      	mov	r3, r1
 8007db6:	807b      	strh	r3, [r7, #2]
 8007db8:	4613      	mov	r3, r2
 8007dba:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_error_resp_event\r\n");
}
 8007dbc:	bf00      	nop
 8007dbe:	3708      	adds	r7, #8
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bc90      	pop	{r4, r7}
 8007dc4:	4770      	bx	lr

08007dc6 <aci_gatt_write_permit_req_event>:
*/
WEAK_FUNCTION(void aci_gatt_write_permit_req_event(uint16_t Connection_Handle,
                                     uint16_t Attribute_Handle,
                                     uint8_t Data_Length,
                                     uint8_t Data[]))
{
 8007dc6:	b480      	push	{r7}
 8007dc8:	b085      	sub	sp, #20
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	607b      	str	r3, [r7, #4]
 8007dce:	4603      	mov	r3, r0
 8007dd0:	81fb      	strh	r3, [r7, #14]
 8007dd2:	460b      	mov	r3, r1
 8007dd4:	81bb      	strh	r3, [r7, #12]
 8007dd6:	4613      	mov	r3, r2
 8007dd8:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_write_permit_req_event\r\n");
}
 8007dda:	bf00      	nop
 8007ddc:	3714      	adds	r7, #20
 8007dde:	46bd      	mov	sp, r7
 8007de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de4:	4770      	bx	lr

08007de6 <aci_gatt_read_permit_req_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_read_permit_req_event(uint16_t Connection_Handle,
                                    uint16_t Attribute_Handle,
                                    uint16_t Offset))
{
 8007de6:	b480      	push	{r7}
 8007de8:	b083      	sub	sp, #12
 8007dea:	af00      	add	r7, sp, #0
 8007dec:	4603      	mov	r3, r0
 8007dee:	80fb      	strh	r3, [r7, #6]
 8007df0:	460b      	mov	r3, r1
 8007df2:	80bb      	strh	r3, [r7, #4]
 8007df4:	4613      	mov	r3, r2
 8007df6:	807b      	strh	r3, [r7, #2]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_permit_req_event\r\n");
}
 8007df8:	bf00      	nop
 8007dfa:	370c      	adds	r7, #12
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e02:	4770      	bx	lr

08007e04 <aci_gatt_read_multi_permit_req_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_read_multi_permit_req_event(uint16_t Connection_Handle,
                                          uint8_t Number_of_Handles,
                                          Handle_Item_t Handle_Item[]))
{
 8007e04:	b480      	push	{r7}
 8007e06:	b083      	sub	sp, #12
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	603a      	str	r2, [r7, #0]
 8007e0e:	80fb      	strh	r3, [r7, #6]
 8007e10:	460b      	mov	r3, r1
 8007e12:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_multi_permit_req_event\r\n");
}
 8007e14:	bf00      	nop
 8007e16:	370c      	adds	r7, #12
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <aci_gatt_server_confirmation_event>:
  * @brief This event is generated when the client has sent the confirmation to a previously sent indication
  * @param Connection_Handle Connection handle related to the event
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_server_confirmation_event(uint16_t Connection_Handle))
{
 8007e20:	b480      	push	{r7}
 8007e22:	b083      	sub	sp, #12
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	4603      	mov	r3, r0
 8007e28:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_server_confirmation_event\r\n");
}
 8007e2a:	bf00      	nop
 8007e2c:	370c      	adds	r7, #12
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr

08007e36 <aci_gatt_prepare_write_permit_req_event>:
WEAK_FUNCTION(void aci_gatt_prepare_write_permit_req_event(uint16_t Connection_Handle,
                                             uint16_t Attribute_Handle,
                                             uint16_t Offset,
                                             uint8_t Data_Length,
                                             uint8_t Data[]))
{
 8007e36:	b490      	push	{r4, r7}
 8007e38:	b082      	sub	sp, #8
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	4604      	mov	r4, r0
 8007e3e:	4608      	mov	r0, r1
 8007e40:	4611      	mov	r1, r2
 8007e42:	461a      	mov	r2, r3
 8007e44:	4623      	mov	r3, r4
 8007e46:	80fb      	strh	r3, [r7, #6]
 8007e48:	4603      	mov	r3, r0
 8007e4a:	80bb      	strh	r3, [r7, #4]
 8007e4c:	460b      	mov	r3, r1
 8007e4e:	807b      	strh	r3, [r7, #2]
 8007e50:	4613      	mov	r3, r2
 8007e52:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_prepare_write_permit_req_event\r\n");
}
 8007e54:	bf00      	nop
 8007e56:	3708      	adds	r7, #8
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bc90      	pop	{r4, r7}
 8007e5c:	4770      	bx	lr

08007e5e <aci_l2cap_connection_update_resp_event>:
  * @param Result 
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_connection_update_resp_event(uint16_t Connection_Handle,
                                            uint16_t Result))
{
 8007e5e:	b480      	push	{r7}
 8007e60:	b083      	sub	sp, #12
 8007e62:	af00      	add	r7, sp, #0
 8007e64:	4603      	mov	r3, r0
 8007e66:	460a      	mov	r2, r1
 8007e68:	80fb      	strh	r3, [r7, #6]
 8007e6a:	4613      	mov	r3, r2
 8007e6c:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_resp_event\r\n");
}
 8007e6e:	bf00      	nop
 8007e70:	370c      	adds	r7, #12
 8007e72:	46bd      	mov	sp, r7
 8007e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e78:	4770      	bx	lr

08007e7a <aci_l2cap_proc_timeout_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_proc_timeout_event(uint16_t Connection_Handle,
                                  uint8_t Data_Length,
                                  uint8_t Data[]))
{
 8007e7a:	b480      	push	{r7}
 8007e7c:	b083      	sub	sp, #12
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	4603      	mov	r3, r0
 8007e82:	603a      	str	r2, [r7, #0]
 8007e84:	80fb      	strh	r3, [r7, #6]
 8007e86:	460b      	mov	r3, r1
 8007e88:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_proc_timeout_event\r\n");
}
 8007e8a:	bf00      	nop
 8007e8c:	370c      	adds	r7, #12
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e94:	4770      	bx	lr

08007e96 <aci_l2cap_connection_update_req_event>:
                                           uint16_t L2CAP_Length,
                                           uint16_t Interval_Min,
                                           uint16_t Interval_Max,
                                           uint16_t Slave_Latency,
                                           uint16_t Timeout_Multiplier))
{
 8007e96:	b490      	push	{r4, r7}
 8007e98:	b082      	sub	sp, #8
 8007e9a:	af00      	add	r7, sp, #0
 8007e9c:	4604      	mov	r4, r0
 8007e9e:	4608      	mov	r0, r1
 8007ea0:	4611      	mov	r1, r2
 8007ea2:	461a      	mov	r2, r3
 8007ea4:	4623      	mov	r3, r4
 8007ea6:	80fb      	strh	r3, [r7, #6]
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	717b      	strb	r3, [r7, #5]
 8007eac:	460b      	mov	r3, r1
 8007eae:	807b      	strh	r3, [r7, #2]
 8007eb0:	4613      	mov	r3, r2
 8007eb2:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_req_event\r\n");
}
 8007eb4:	bf00      	nop
 8007eb6:	3708      	adds	r7, #8
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bc90      	pop	{r4, r7}
 8007ebc:	4770      	bx	lr

08007ebe <aci_l2cap_command_reject_event>:
WEAK_FUNCTION(void aci_l2cap_command_reject_event(uint16_t Connection_Handle,
                                    uint8_t Identifier,
                                    uint16_t Reason,
                                    uint8_t Data_Length,
                                    uint8_t Data[]))
{
 8007ebe:	b490      	push	{r4, r7}
 8007ec0:	b082      	sub	sp, #8
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	4604      	mov	r4, r0
 8007ec6:	4608      	mov	r0, r1
 8007ec8:	4611      	mov	r1, r2
 8007eca:	461a      	mov	r2, r3
 8007ecc:	4623      	mov	r3, r4
 8007ece:	80fb      	strh	r3, [r7, #6]
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	717b      	strb	r3, [r7, #5]
 8007ed4:	460b      	mov	r3, r1
 8007ed6:	807b      	strh	r3, [r7, #2]
 8007ed8:	4613      	mov	r3, r2
 8007eda:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_command_reject_event\r\n");
}
 8007edc:	bf00      	nop
 8007ede:	3708      	adds	r7, #8
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bc90      	pop	{r4, r7}
 8007ee4:	4770      	bx	lr

08007ee6 <aci_blue_initialized_event>:
  - 0x08: System reset due to crash
  - 0x09: System reset due to ECC error
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_initialized_event(uint8_t Reason_Code))
{
 8007ee6:	b480      	push	{r7}
 8007ee8:	b083      	sub	sp, #12
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	4603      	mov	r3, r0
 8007eee:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_initialized_event Reason_Code=%x\r\n",Reason_Code);
}
 8007ef0:	bf00      	nop
 8007ef2:	370c      	adds	r7, #12
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr

08007efc <aci_blue_events_lost_event>:
  - 0x0040000000000000: ACI_GAP_NUMERIC_COMPARISON_VALUE_EVENT
  - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_events_lost_event(uint8_t Lost_Events[8]))
{
 8007efc:	b480      	push	{r7}
 8007efe:	b083      	sub	sp, #12
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_events_lost_event\r\n");
}
 8007f04:	bf00      	nop
 8007f06:	370c      	adds	r7, #12
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0e:	4770      	bx	lr

08007f10 <aci_blue_crash_info_event>:
                               uint32_t LR,
                               uint32_t PC,
                               uint32_t xPSR,
                               uint8_t Debug_Data_Length,
                               uint8_t Debug_Data[]))
{
 8007f10:	b480      	push	{r7}
 8007f12:	b085      	sub	sp, #20
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	60b9      	str	r1, [r7, #8]
 8007f18:	607a      	str	r2, [r7, #4]
 8007f1a:	603b      	str	r3, [r7, #0]
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	73fb      	strb	r3, [r7, #15]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_crash_info_event\r\n");
}
 8007f20:	bf00      	nop
 8007f22:	3714      	adds	r7, #20
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <aci_hal_end_of_radio_activity_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_end_of_radio_activity_event(uint8_t Last_State,
                                         uint8_t Next_State,
                                         uint32_t Next_State_SysTime))
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b083      	sub	sp, #12
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	4603      	mov	r3, r0
 8007f34:	603a      	str	r2, [r7, #0]
 8007f36:	71fb      	strb	r3, [r7, #7]
 8007f38:	460b      	mov	r3, r1
 8007f3a:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_end_of_radio_activity_event\r\n");
}
 8007f3c:	bf00      	nop
 8007f3e:	370c      	adds	r7, #12
 8007f40:	46bd      	mov	sp, r7
 8007f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f46:	4770      	bx	lr

08007f48 <aci_hal_scan_req_report_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_scan_req_report_event(int8_t RSSI,
                                   uint8_t Peer_Address_Type,
                                   uint8_t Peer_Address[6]))
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	4603      	mov	r3, r0
 8007f50:	603a      	str	r2, [r7, #0]
 8007f52:	71fb      	strb	r3, [r7, #7]
 8007f54:	460b      	mov	r3, r1
 8007f56:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_scan_req_report_event\r\n");
}
 8007f58:	bf00      	nop
 8007f5a:	370c      	adds	r7, #12
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr

08007f64 <aci_hal_fw_error_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_fw_error_event(uint8_t FW_Error_Type,
                            uint8_t Data_Length,
                            uint8_t Data[]))
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	603a      	str	r2, [r7, #0]
 8007f6e:	71fb      	strb	r3, [r7, #7]
 8007f70:	460b      	mov	r3, r1
 8007f72:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_fw_error_event\r\n");
}
 8007f74:	bf00      	nop
 8007f76:	370c      	adds	r7, #12
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr

08007f80 <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b088      	sub	sp, #32
 8007f84:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8007f86:	2300      	movs	r3, #0
 8007f88:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007f8a:	f107 0308 	add.w	r3, r7, #8
 8007f8e:	2218      	movs	r2, #24
 8007f90:	2100      	movs	r1, #0
 8007f92:	4618      	mov	r0, r3
 8007f94:	f000 fe36 	bl	8008c04 <memset>
  rq.ogf = 0x03;
 8007f98:	2303      	movs	r3, #3
 8007f9a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8007f9c:	2303      	movs	r3, #3
 8007f9e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8007fa0:	1dfb      	adds	r3, r7, #7
 8007fa2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8007fa8:	f107 0308 	add.w	r3, r7, #8
 8007fac:	2100      	movs	r1, #0
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f000 f97a 	bl	80082a8 <hci_send_req>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	da01      	bge.n	8007fbe <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8007fba:	23ff      	movs	r3, #255	; 0xff
 8007fbc:	e005      	b.n	8007fca <hci_reset+0x4a>
  if (status) {
 8007fbe:	79fb      	ldrb	r3, [r7, #7]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d001      	beq.n	8007fc8 <hci_reset+0x48>
    return status;
 8007fc4:	79fb      	ldrb	r3, [r7, #7]
 8007fc6:	e000      	b.n	8007fca <hci_reset+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3720      	adds	r7, #32
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}

08007fd2 <hci_read_rssi>:
  BLUENRG_memcpy((void *) BD_ADDR, (const void *) resp.BD_ADDR, 6);
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_read_rssi(uint16_t Connection_Handle,
                         int8_t *RSSI)
{
 8007fd2:	b580      	push	{r7, lr}
 8007fd4:	b0cc      	sub	sp, #304	; 0x130
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	4602      	mov	r2, r0
 8007fda:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fde:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007fe2:	6019      	str	r1, [r3, #0]
 8007fe4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fe8:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8007fec:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  hci_read_rssi_cp0 *cp0 = (hci_read_rssi_cp0*)(cmd_buffer);
 8007fee:	f107 030c 	add.w	r3, r7, #12
 8007ff2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  hci_read_rssi_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007ff6:	f107 0308 	add.w	r3, r7, #8
 8007ffa:	2204      	movs	r2, #4
 8007ffc:	2100      	movs	r1, #0
 8007ffe:	4618      	mov	r0, r3
 8008000:	f000 fe00 	bl	8008c04 <memset>
  uint8_t index_input = 0;
 8008004:	2300      	movs	r3, #0
 8008006:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800800a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800800e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008012:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8008016:	8812      	ldrh	r2, [r2, #0]
 8008018:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800801a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800801e:	3302      	adds	r3, #2
 8008020:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008024:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008028:	2218      	movs	r2, #24
 800802a:	2100      	movs	r1, #0
 800802c:	4618      	mov	r0, r3
 800802e:	f000 fde9 	bl	8008c04 <memset>
  rq.ogf = 0x05;
 8008032:	2305      	movs	r3, #5
 8008034:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x005;
 8008038:	2305      	movs	r3, #5
 800803a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800803e:	f107 030c 	add.w	r3, r7, #12
 8008042:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008046:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800804a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800804e:	f107 0308 	add.w	r3, r7, #8
 8008052:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 8008056:	2304      	movs	r3, #4
 8008058:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800805c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008060:	2100      	movs	r1, #0
 8008062:	4618      	mov	r0, r3
 8008064:	f000 f920 	bl	80082a8 <hci_send_req>
 8008068:	4603      	mov	r3, r0
 800806a:	2b00      	cmp	r3, #0
 800806c:	da01      	bge.n	8008072 <hci_read_rssi+0xa0>
    return BLE_STATUS_TIMEOUT;
 800806e:	23ff      	movs	r3, #255	; 0xff
 8008070:	e019      	b.n	80080a6 <hci_read_rssi+0xd4>
  if (resp.Status) {
 8008072:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008076:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800807a:	781b      	ldrb	r3, [r3, #0]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d005      	beq.n	800808c <hci_read_rssi+0xba>
    return resp.Status;
 8008080:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008084:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	e00c      	b.n	80080a6 <hci_read_rssi+0xd4>
  }
  *RSSI = btoh(resp.RSSI, 1);
 800808c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008090:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8008094:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8008098:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800809c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80080a4:	2300      	movs	r3, #0
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b085      	sub	sp, #20
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	3308      	adds	r3, #8
 80080bc:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	781b      	ldrb	r3, [r3, #0]
 80080c2:	2b04      	cmp	r3, #4
 80080c4:	d001      	beq.n	80080ca <verify_packet+0x1a>
    return 1; /* Incorrect type */
 80080c6:	2301      	movs	r3, #1
 80080c8:	e00c      	b.n	80080e4 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	3302      	adds	r3, #2
 80080ce:	781b      	ldrb	r3, [r3, #0]
 80080d0:	461a      	mov	r2, r3
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80080d8:	3b03      	subs	r3, #3
 80080da:	429a      	cmp	r2, r3
 80080dc:	d001      	beq.n	80080e2 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 80080de:	2302      	movs	r3, #2
 80080e0:	e000      	b.n	80080e4 <verify_packet+0x34>
  
  return 0;      
 80080e2:	2300      	movs	r3, #0
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3714      	adds	r7, #20
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr

080080f0 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b0a6      	sub	sp, #152	; 0x98
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	607b      	str	r3, [r7, #4]
 80080f8:	4603      	mov	r3, r0
 80080fa:	81fb      	strh	r3, [r7, #14]
 80080fc:	460b      	mov	r3, r1
 80080fe:	81bb      	strh	r3, [r7, #12]
 8008100:	4613      	mov	r3, r2
 8008102:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8008104:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008108:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800810c:	b21a      	sxth	r2, r3
 800810e:	89fb      	ldrh	r3, [r7, #14]
 8008110:	029b      	lsls	r3, r3, #10
 8008112:	b21b      	sxth	r3, r3
 8008114:	4313      	orrs	r3, r2
 8008116:	b21b      	sxth	r3, r3
 8008118:	b29b      	uxth	r3, r3
 800811a:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 800811c:	7afb      	ldrb	r3, [r7, #11]
 800811e:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 8008120:	2301      	movs	r3, #1
 8008122:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8008124:	f107 0318 	add.w	r3, r7, #24
 8008128:	3301      	adds	r3, #1
 800812a:	461a      	mov	r2, r3
 800812c:	f107 0314 	add.w	r3, r7, #20
 8008130:	8819      	ldrh	r1, [r3, #0]
 8008132:	789b      	ldrb	r3, [r3, #2]
 8008134:	8011      	strh	r1, [r2, #0]
 8008136:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8008138:	f107 0318 	add.w	r3, r7, #24
 800813c:	3304      	adds	r3, #4
 800813e:	7afa      	ldrb	r2, [r7, #11]
 8008140:	6879      	ldr	r1, [r7, #4]
 8008142:	4618      	mov	r0, r3
 8008144:	f000 fdd8 	bl	8008cf8 <memcpy>
  
  if (hciContext.io.Send)
 8008148:	4b08      	ldr	r3, [pc, #32]	; (800816c <send_cmd+0x7c>)
 800814a:	691b      	ldr	r3, [r3, #16]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d009      	beq.n	8008164 <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8008150:	4b06      	ldr	r3, [pc, #24]	; (800816c <send_cmd+0x7c>)
 8008152:	691b      	ldr	r3, [r3, #16]
 8008154:	7afa      	ldrb	r2, [r7, #11]
 8008156:	b292      	uxth	r2, r2
 8008158:	3204      	adds	r2, #4
 800815a:	b291      	uxth	r1, r2
 800815c:	f107 0218 	add.w	r2, r7, #24
 8008160:	4610      	mov	r0, r2
 8008162:	4798      	blx	r3
  }
}
 8008164:	bf00      	nop
 8008166:	3798      	adds	r7, #152	; 0x98
 8008168:	46bd      	mov	sp, r7
 800816a:	bd80      	pop	{r7, pc}
 800816c:	200008bc 	.word	0x200008bc

08008170 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b084      	sub	sp, #16
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 800817a:	e00a      	b.n	8008192 <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 800817c:	f107 030c 	add.w	r3, r7, #12
 8008180:	4619      	mov	r1, r3
 8008182:	6838      	ldr	r0, [r7, #0]
 8008184:	f000 fae8 	bl	8008758 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	4619      	mov	r1, r3
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f000 fa4f 	bl	8008630 <list_insert_head>
  while (!list_is_empty(src_list))
 8008192:	6838      	ldr	r0, [r7, #0]
 8008194:	f000 fa2a 	bl	80085ec <list_is_empty>
 8008198:	4603      	mov	r3, r0
 800819a:	2b00      	cmp	r3, #0
 800819c:	d0ee      	beq.n	800817c <move_list+0xc>
  }
}
 800819e:	bf00      	nop
 80081a0:	bf00      	nop
 80081a2:	3710      	adds	r7, #16
 80081a4:	46bd      	mov	sp, r7
 80081a6:	bd80      	pop	{r7, pc}

080081a8 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b082      	sub	sp, #8
 80081ac:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 80081ae:	e009      	b.n	80081c4 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 80081b0:	1d3b      	adds	r3, r7, #4
 80081b2:	4619      	mov	r1, r3
 80081b4:	4809      	ldr	r0, [pc, #36]	; (80081dc <free_event_list+0x34>)
 80081b6:	f000 faa8 	bl	800870a <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	4619      	mov	r1, r3
 80081be:	4808      	ldr	r0, [pc, #32]	; (80081e0 <free_event_list+0x38>)
 80081c0:	f000 fa5c 	bl	800867c <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 80081c4:	4806      	ldr	r0, [pc, #24]	; (80081e0 <free_event_list+0x38>)
 80081c6:	f000 faee 	bl	80087a6 <list_get_size>
 80081ca:	4603      	mov	r3, r0
 80081cc:	2b04      	cmp	r3, #4
 80081ce:	ddef      	ble.n	80081b0 <free_event_list+0x8>
  }
}
 80081d0:	bf00      	nop
 80081d2:	bf00      	nop
 80081d4:	3708      	adds	r7, #8
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
 80081da:	bf00      	nop
 80081dc:	2000033c 	.word	0x2000033c
 80081e0:	20000334 	.word	0x20000334

080081e4 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b084      	sub	sp, #16
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
 80081ec:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d002      	beq.n	80081fa <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 80081f4:	4a18      	ldr	r2, [pc, #96]	; (8008258 <hci_init+0x74>)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 80081fa:	4818      	ldr	r0, [pc, #96]	; (800825c <hci_init+0x78>)
 80081fc:	f000 f9e6 	bl	80085cc <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8008200:	4817      	ldr	r0, [pc, #92]	; (8008260 <hci_init+0x7c>)
 8008202:	f000 f9e3 	bl	80085cc <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8008206:	f7f9 fbb3 	bl	8001970 <hci_tl_lowlevel_init>

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800820a:	2300      	movs	r3, #0
 800820c:	73fb      	strb	r3, [r7, #15]
 800820e:	e00c      	b.n	800822a <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8008210:	7bfb      	ldrb	r3, [r7, #15]
 8008212:	228c      	movs	r2, #140	; 0x8c
 8008214:	fb02 f303 	mul.w	r3, r2, r3
 8008218:	4a12      	ldr	r2, [pc, #72]	; (8008264 <hci_init+0x80>)
 800821a:	4413      	add	r3, r2
 800821c:	4619      	mov	r1, r3
 800821e:	480f      	ldr	r0, [pc, #60]	; (800825c <hci_init+0x78>)
 8008220:	f000 fa2c 	bl	800867c <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8008224:	7bfb      	ldrb	r3, [r7, #15]
 8008226:	3301      	adds	r3, #1
 8008228:	73fb      	strb	r3, [r7, #15]
 800822a:	7bfb      	ldrb	r3, [r7, #15]
 800822c:	2b09      	cmp	r3, #9
 800822e:	d9ef      	bls.n	8008210 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8008230:	4b09      	ldr	r3, [pc, #36]	; (8008258 <hci_init+0x74>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d003      	beq.n	8008240 <hci_init+0x5c>
 8008238:	4b07      	ldr	r3, [pc, #28]	; (8008258 <hci_init+0x74>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	2000      	movs	r0, #0
 800823e:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8008240:	4b05      	ldr	r3, [pc, #20]	; (8008258 <hci_init+0x74>)
 8008242:	689b      	ldr	r3, [r3, #8]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d002      	beq.n	800824e <hci_init+0x6a>
 8008248:	4b03      	ldr	r3, [pc, #12]	; (8008258 <hci_init+0x74>)
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	4798      	blx	r3
}
 800824e:	bf00      	nop
 8008250:	3710      	adds	r7, #16
 8008252:	46bd      	mov	sp, r7
 8008254:	bd80      	pop	{r7, pc}
 8008256:	bf00      	nop
 8008258:	200008bc 	.word	0x200008bc
 800825c:	20000334 	.word	0x20000334
 8008260:	2000033c 	.word	0x2000033c
 8008264:	20000344 	.word	0x20000344

08008268 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8008268:	b480      	push	{r7}
 800826a:	b083      	sub	sp, #12
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a0b      	ldr	r2, [pc, #44]	; (80082a4 <hci_register_io_bus+0x3c>)
 8008276:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	68db      	ldr	r3, [r3, #12]
 800827c:	4a09      	ldr	r2, [pc, #36]	; (80082a4 <hci_register_io_bus+0x3c>)
 800827e:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	691b      	ldr	r3, [r3, #16]
 8008284:	4a07      	ldr	r2, [pc, #28]	; (80082a4 <hci_register_io_bus+0x3c>)
 8008286:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	699b      	ldr	r3, [r3, #24]
 800828c:	4a05      	ldr	r2, [pc, #20]	; (80082a4 <hci_register_io_bus+0x3c>)
 800828e:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	4a03      	ldr	r2, [pc, #12]	; (80082a4 <hci_register_io_bus+0x3c>)
 8008296:	6093      	str	r3, [r2, #8]
}
 8008298:	bf00      	nop
 800829a:	370c      	adds	r7, #12
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr
 80082a4:	200008bc 	.word	0x200008bc

080082a8 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b08e      	sub	sp, #56	; 0x38
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	460b      	mov	r3, r1
 80082b2:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	885b      	ldrh	r3, [r3, #2]
 80082b8:	b21b      	sxth	r3, r3
 80082ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80082be:	b21a      	sxth	r2, r3
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	881b      	ldrh	r3, [r3, #0]
 80082c4:	029b      	lsls	r3, r3, #10
 80082c6:	b21b      	sxth	r3, r3
 80082c8:	4313      	orrs	r3, r2
 80082ca:	b21b      	sxth	r3, r3
 80082cc:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 80082ce:	2300      	movs	r3, #0
 80082d0:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 80082d2:	f107 0308 	add.w	r3, r7, #8
 80082d6:	4618      	mov	r0, r3
 80082d8:	f000 f978 	bl	80085cc <list_init_head>

  free_event_list();
 80082dc:	f7ff ff64 	bl	80081a8 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	8818      	ldrh	r0, [r3, #0]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	8859      	ldrh	r1, [r3, #2]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	68db      	ldr	r3, [r3, #12]
 80082ec:	b2da      	uxtb	r2, r3
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	689b      	ldr	r3, [r3, #8]
 80082f2:	f7ff fefd 	bl	80080f0 <send_cmd>
  
  if (async)
 80082f6:	78fb      	ldrb	r3, [r7, #3]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d001      	beq.n	8008300 <hci_send_req+0x58>
  {
    return 0;
 80082fc:	2300      	movs	r3, #0
 80082fe:	e0e2      	b.n	80084c6 <hci_send_req+0x21e>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8008300:	f7fa f904 	bl	800250c <HAL_GetTick>
 8008304:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8008306:	f7fa f901 	bl	800250c <HAL_GetTick>
 800830a:	4602      	mov	r2, r0
 800830c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800830e:	1ad3      	subs	r3, r2, r3
 8008310:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008314:	f200 80b3 	bhi.w	800847e <hci_send_req+0x1d6>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8008318:	486d      	ldr	r0, [pc, #436]	; (80084d0 <hci_send_req+0x228>)
 800831a:	f000 f967 	bl	80085ec <list_is_empty>
 800831e:	4603      	mov	r3, r0
 8008320:	2b00      	cmp	r3, #0
 8008322:	d000      	beq.n	8008326 <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8008324:	e7ef      	b.n	8008306 <hci_send_req+0x5e>
      {
        break;
 8008326:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8008328:	f107 0310 	add.w	r3, r7, #16
 800832c:	4619      	mov	r1, r3
 800832e:	4868      	ldr	r0, [pc, #416]	; (80084d0 <hci_send_req+0x228>)
 8008330:	f000 f9eb 	bl	800870a <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	3308      	adds	r3, #8
 8008338:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 800833a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800833c:	781b      	ldrb	r3, [r3, #0]
 800833e:	2b04      	cmp	r3, #4
 8008340:	d17f      	bne.n	8008442 <hci_send_req+0x19a>
    {
      event_pckt = (void *)(hci_hdr->data);
 8008342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008344:	3301      	adds	r3, #1
 8008346:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	3308      	adds	r3, #8
 800834c:	3303      	adds	r3, #3
 800834e:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8008356:	3b03      	subs	r3, #3
 8008358:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 800835a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800835c:	781b      	ldrb	r3, [r3, #0]
 800835e:	2b3e      	cmp	r3, #62	; 0x3e
 8008360:	d04c      	beq.n	80083fc <hci_send_req+0x154>
 8008362:	2b3e      	cmp	r3, #62	; 0x3e
 8008364:	dc68      	bgt.n	8008438 <hci_send_req+0x190>
 8008366:	2b10      	cmp	r3, #16
 8008368:	f000 808b 	beq.w	8008482 <hci_send_req+0x1da>
 800836c:	2b10      	cmp	r3, #16
 800836e:	dc63      	bgt.n	8008438 <hci_send_req+0x190>
 8008370:	2b0e      	cmp	r3, #14
 8008372:	d023      	beq.n	80083bc <hci_send_req+0x114>
 8008374:	2b0f      	cmp	r3, #15
 8008376:	d15f      	bne.n	8008438 <hci_send_req+0x190>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8008378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800837a:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 800837c:	69bb      	ldr	r3, [r7, #24]
 800837e:	885b      	ldrh	r3, [r3, #2]
 8008380:	b29b      	uxth	r3, r3
 8008382:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8008384:	429a      	cmp	r2, r3
 8008386:	d17e      	bne.n	8008486 <hci_send_req+0x1de>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	2b0f      	cmp	r3, #15
 800838e:	d004      	beq.n	800839a <hci_send_req+0xf2>
          if (cs->status) {
 8008390:	69bb      	ldr	r3, [r7, #24]
 8008392:	781b      	ldrb	r3, [r3, #0]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d051      	beq.n	800843c <hci_send_req+0x194>
            goto failed;
 8008398:	e078      	b.n	800848c <hci_send_req+0x1e4>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	695a      	ldr	r2, [r3, #20]
 800839e:	6a3b      	ldr	r3, [r7, #32]
 80083a0:	429a      	cmp	r2, r3
 80083a2:	bf28      	it	cs
 80083a4:	461a      	movcs	r2, r3
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6918      	ldr	r0, [r3, #16]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	695b      	ldr	r3, [r3, #20]
 80083b2:	461a      	mov	r2, r3
 80083b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80083b6:	f000 fc9f 	bl	8008cf8 <memcpy>
        goto done;
 80083ba:	e078      	b.n	80084ae <hci_send_req+0x206>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 80083bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083be:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80083ca:	429a      	cmp	r2, r3
 80083cc:	d15d      	bne.n	800848a <hci_send_req+0x1e2>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 80083ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d0:	3303      	adds	r3, #3
 80083d2:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 80083d4:	6a3b      	ldr	r3, [r7, #32]
 80083d6:	3b03      	subs	r3, #3
 80083d8:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	695a      	ldr	r2, [r3, #20]
 80083de:	6a3b      	ldr	r3, [r7, #32]
 80083e0:	429a      	cmp	r2, r3
 80083e2:	bf28      	it	cs
 80083e4:	461a      	movcs	r2, r3
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6918      	ldr	r0, [r3, #16]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	695b      	ldr	r3, [r3, #20]
 80083f2:	461a      	mov	r2, r3
 80083f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80083f6:	f000 fc7f 	bl	8008cf8 <memcpy>
        goto done;
 80083fa:	e058      	b.n	80084ae <hci_send_req+0x206>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 80083fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083fe:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 8008400:	69fb      	ldr	r3, [r7, #28]
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	461a      	mov	r2, r3
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	429a      	cmp	r2, r3
 800840c:	d118      	bne.n	8008440 <hci_send_req+0x198>
          break;
      
        len -= 1;
 800840e:	6a3b      	ldr	r3, [r7, #32]
 8008410:	3b01      	subs	r3, #1
 8008412:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	695a      	ldr	r2, [r3, #20]
 8008418:	6a3b      	ldr	r3, [r7, #32]
 800841a:	429a      	cmp	r2, r3
 800841c:	bf28      	it	cs
 800841e:	461a      	movcs	r2, r3
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6918      	ldr	r0, [r3, #16]
 8008428:	69fb      	ldr	r3, [r7, #28]
 800842a:	1c59      	adds	r1, r3, #1
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	695b      	ldr	r3, [r3, #20]
 8008430:	461a      	mov	r2, r3
 8008432:	f000 fc61 	bl	8008cf8 <memcpy>
        goto done;
 8008436:	e03a      	b.n	80084ae <hci_send_req+0x206>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 8008438:	bf00      	nop
 800843a:	e002      	b.n	8008442 <hci_send_req+0x19a>
          break;
 800843c:	bf00      	nop
 800843e:	e000      	b.n	8008442 <hci_send_req+0x19a>
          break;
 8008440:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8008442:	4824      	ldr	r0, [pc, #144]	; (80084d4 <hci_send_req+0x22c>)
 8008444:	f000 f8d2 	bl	80085ec <list_is_empty>
 8008448:	4603      	mov	r3, r0
 800844a:	2b00      	cmp	r3, #0
 800844c:	d00d      	beq.n	800846a <hci_send_req+0x1c2>
 800844e:	4820      	ldr	r0, [pc, #128]	; (80084d0 <hci_send_req+0x228>)
 8008450:	f000 f8cc 	bl	80085ec <list_is_empty>
 8008454:	4603      	mov	r3, r0
 8008456:	2b00      	cmp	r3, #0
 8008458:	d007      	beq.n	800846a <hci_send_req+0x1c2>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	4619      	mov	r1, r3
 800845e:	481d      	ldr	r0, [pc, #116]	; (80084d4 <hci_send_req+0x22c>)
 8008460:	f000 f90c 	bl	800867c <list_insert_tail>
      hciReadPacket=NULL;
 8008464:	2300      	movs	r3, #0
 8008466:	613b      	str	r3, [r7, #16]
 8008468:	e008      	b.n	800847c <hci_send_req+0x1d4>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800846a:	693a      	ldr	r2, [r7, #16]
 800846c:	f107 0308 	add.w	r3, r7, #8
 8008470:	4611      	mov	r1, r2
 8008472:	4618      	mov	r0, r3
 8008474:	f000 f902 	bl	800867c <list_insert_tail>
      hciReadPacket=NULL;
 8008478:	2300      	movs	r3, #0
 800847a:	613b      	str	r3, [r7, #16]
  {
 800847c:	e740      	b.n	8008300 <hci_send_req+0x58>
        goto failed;
 800847e:	bf00      	nop
 8008480:	e004      	b.n	800848c <hci_send_req+0x1e4>
        goto failed;
 8008482:	bf00      	nop
 8008484:	e002      	b.n	800848c <hci_send_req+0x1e4>
          goto failed;
 8008486:	bf00      	nop
 8008488:	e000      	b.n	800848c <hci_send_req+0x1e4>
          goto failed;
 800848a:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d004      	beq.n	800849c <hci_send_req+0x1f4>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	4619      	mov	r1, r3
 8008496:	480f      	ldr	r0, [pc, #60]	; (80084d4 <hci_send_req+0x22c>)
 8008498:	f000 f8ca 	bl	8008630 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800849c:	f107 0308 	add.w	r3, r7, #8
 80084a0:	4619      	mov	r1, r3
 80084a2:	480b      	ldr	r0, [pc, #44]	; (80084d0 <hci_send_req+0x228>)
 80084a4:	f7ff fe64 	bl	8008170 <move_list>

  return -1;
 80084a8:	f04f 33ff 	mov.w	r3, #4294967295
 80084ac:	e00b      	b.n	80084c6 <hci_send_req+0x21e>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	4619      	mov	r1, r3
 80084b2:	4808      	ldr	r0, [pc, #32]	; (80084d4 <hci_send_req+0x22c>)
 80084b4:	f000 f8bc 	bl	8008630 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 80084b8:	f107 0308 	add.w	r3, r7, #8
 80084bc:	4619      	mov	r1, r3
 80084be:	4804      	ldr	r0, [pc, #16]	; (80084d0 <hci_send_req+0x228>)
 80084c0:	f7ff fe56 	bl	8008170 <move_list>

  return 0;
 80084c4:	2300      	movs	r3, #0
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3738      	adds	r7, #56	; 0x38
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}
 80084ce:	bf00      	nop
 80084d0:	2000033c 	.word	0x2000033c
 80084d4:	20000334 	.word	0x20000334

080084d8 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b082      	sub	sp, #8
 80084dc:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 80084de:	2300      	movs	r3, #0
 80084e0:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80084e2:	e013      	b.n	800850c <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 80084e4:	1d3b      	adds	r3, r7, #4
 80084e6:	4619      	mov	r1, r3
 80084e8:	480e      	ldr	r0, [pc, #56]	; (8008524 <hci_user_evt_proc+0x4c>)
 80084ea:	f000 f90e 	bl	800870a <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 80084ee:	4b0e      	ldr	r3, [pc, #56]	; (8008528 <hci_user_evt_proc+0x50>)
 80084f0:	69db      	ldr	r3, [r3, #28]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d005      	beq.n	8008502 <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 80084f6:	4b0c      	ldr	r3, [pc, #48]	; (8008528 <hci_user_evt_proc+0x50>)
 80084f8:	69db      	ldr	r3, [r3, #28]
 80084fa:	687a      	ldr	r2, [r7, #4]
 80084fc:	3208      	adds	r2, #8
 80084fe:	4610      	mov	r0, r2
 8008500:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	4619      	mov	r1, r3
 8008506:	4809      	ldr	r0, [pc, #36]	; (800852c <hci_user_evt_proc+0x54>)
 8008508:	f000 f8b8 	bl	800867c <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800850c:	4805      	ldr	r0, [pc, #20]	; (8008524 <hci_user_evt_proc+0x4c>)
 800850e:	f000 f86d 	bl	80085ec <list_is_empty>
 8008512:	4603      	mov	r3, r0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d0e5      	beq.n	80084e4 <hci_user_evt_proc+0xc>
  }
}
 8008518:	bf00      	nop
 800851a:	bf00      	nop
 800851c:	3708      	adds	r7, #8
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}
 8008522:	bf00      	nop
 8008524:	2000033c 	.word	0x2000033c
 8008528:	200008bc 	.word	0x200008bc
 800852c:	20000334 	.word	0x20000334

08008530 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b086      	sub	sp, #24
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 8008538:	2300      	movs	r3, #0
 800853a:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 800853c:	2300      	movs	r3, #0
 800853e:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 8008540:	481f      	ldr	r0, [pc, #124]	; (80085c0 <hci_notify_asynch_evt+0x90>)
 8008542:	f000 f853 	bl	80085ec <list_is_empty>
 8008546:	4603      	mov	r3, r0
 8008548:	2b00      	cmp	r3, #0
 800854a:	d132      	bne.n	80085b2 <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800854c:	f107 030c 	add.w	r3, r7, #12
 8008550:	4619      	mov	r1, r3
 8008552:	481b      	ldr	r0, [pc, #108]	; (80085c0 <hci_notify_asynch_evt+0x90>)
 8008554:	f000 f8d9 	bl	800870a <list_remove_head>
    
    if (hciContext.io.Receive)
 8008558:	4b1a      	ldr	r3, [pc, #104]	; (80085c4 <hci_notify_asynch_evt+0x94>)
 800855a:	68db      	ldr	r3, [r3, #12]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d02a      	beq.n	80085b6 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 8008560:	4b18      	ldr	r3, [pc, #96]	; (80085c4 <hci_notify_asynch_evt+0x94>)
 8008562:	68db      	ldr	r3, [r3, #12]
 8008564:	68fa      	ldr	r2, [r7, #12]
 8008566:	3208      	adds	r2, #8
 8008568:	2180      	movs	r1, #128	; 0x80
 800856a:	4610      	mov	r0, r2
 800856c:	4798      	blx	r3
 800856e:	4603      	mov	r3, r0
 8008570:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 8008572:	7cfb      	ldrb	r3, [r7, #19]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d016      	beq.n	80085a6 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	7cfa      	ldrb	r2, [r7, #19]
 800857c:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	4618      	mov	r0, r3
 8008584:	f7ff fd94 	bl	80080b0 <verify_packet>
 8008588:	4603      	mov	r3, r0
 800858a:	2b00      	cmp	r3, #0
 800858c:	d105      	bne.n	800859a <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	4619      	mov	r1, r3
 8008592:	480d      	ldr	r0, [pc, #52]	; (80085c8 <hci_notify_asynch_evt+0x98>)
 8008594:	f000 f872 	bl	800867c <list_insert_tail>
 8008598:	e00d      	b.n	80085b6 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	4619      	mov	r1, r3
 800859e:	4808      	ldr	r0, [pc, #32]	; (80085c0 <hci_notify_asynch_evt+0x90>)
 80085a0:	f000 f846 	bl	8008630 <list_insert_head>
 80085a4:	e007      	b.n	80085b6 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	4619      	mov	r1, r3
 80085aa:	4805      	ldr	r0, [pc, #20]	; (80085c0 <hci_notify_asynch_evt+0x90>)
 80085ac:	f000 f840 	bl	8008630 <list_insert_head>
 80085b0:	e001      	b.n	80085b6 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 80085b2:	2301      	movs	r3, #1
 80085b4:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80085b6:	697b      	ldr	r3, [r7, #20]
  
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3718      	adds	r7, #24
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}
 80085c0:	20000334 	.word	0x20000334
 80085c4:	200008bc 	.word	0x200008bc
 80085c8:	2000033c 	.word	0x2000033c

080085cc <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b083      	sub	sp, #12
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	605a      	str	r2, [r3, #4]
}
 80085e0:	bf00      	nop
 80085e2:	370c      	adds	r7, #12
 80085e4:	46bd      	mov	sp, r7
 80085e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ea:	4770      	bx	lr

080085ec <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b087      	sub	sp, #28
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80085f4:	f3ef 8310 	mrs	r3, PRIMASK
 80085f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80085fa:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80085fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80085fe:	b672      	cpsid	i
}
 8008600:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	687a      	ldr	r2, [r7, #4]
 8008608:	429a      	cmp	r2, r3
 800860a:	d102      	bne.n	8008612 <list_is_empty+0x26>
  {
    return_value = 1;
 800860c:	2301      	movs	r3, #1
 800860e:	75fb      	strb	r3, [r7, #23]
 8008610:	e001      	b.n	8008616 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 8008612:	2300      	movs	r3, #0
 8008614:	75fb      	strb	r3, [r7, #23]
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	f383 8810 	msr	PRIMASK, r3
}
 8008620:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 8008622:	7dfb      	ldrb	r3, [r7, #23]
}
 8008624:	4618      	mov	r0, r3
 8008626:	371c      	adds	r7, #28
 8008628:	46bd      	mov	sp, r7
 800862a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862e:	4770      	bx	lr

08008630 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8008630:	b480      	push	{r7}
 8008632:	b087      	sub	sp, #28
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
 8008638:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800863a:	f3ef 8310 	mrs	r3, PRIMASK
 800863e:	60fb      	str	r3, [r7, #12]
  return(result);
 8008640:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8008642:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008644:	b672      	cpsid	i
}
 8008646:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	687a      	ldr	r2, [r7, #4]
 8008654:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	683a      	ldr	r2, [r7, #0]
 800865a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	683a      	ldr	r2, [r7, #0]
 8008662:	605a      	str	r2, [r3, #4]
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	f383 8810 	msr	PRIMASK, r3
}
 800866e:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8008670:	bf00      	nop
 8008672:	371c      	adds	r7, #28
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr

0800867c <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800867c:	b480      	push	{r7}
 800867e:	b087      	sub	sp, #28
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008686:	f3ef 8310 	mrs	r3, PRIMASK
 800868a:	60fb      	str	r3, [r7, #12]
  return(result);
 800868c:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800868e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008690:	b672      	cpsid	i
}
 8008692:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	685a      	ldr	r2, [r3, #4]
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	683a      	ldr	r2, [r7, #0]
 80086a6:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	683a      	ldr	r2, [r7, #0]
 80086ae:	601a      	str	r2, [r3, #0]
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086b4:	693b      	ldr	r3, [r7, #16]
 80086b6:	f383 8810 	msr	PRIMASK, r3
}
 80086ba:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80086bc:	bf00      	nop
 80086be:	371c      	adds	r7, #28
 80086c0:	46bd      	mov	sp, r7
 80086c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c6:	4770      	bx	lr

080086c8 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b087      	sub	sp, #28
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086d0:	f3ef 8310 	mrs	r3, PRIMASK
 80086d4:	60fb      	str	r3, [r7, #12]
  return(result);
 80086d6:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80086d8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80086da:	b672      	cpsid	i
}
 80086dc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	6812      	ldr	r2, [r2, #0]
 80086e6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	687a      	ldr	r2, [r7, #4]
 80086ee:	6852      	ldr	r2, [r2, #4]
 80086f0:	605a      	str	r2, [r3, #4]
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	f383 8810 	msr	PRIMASK, r3
}
 80086fc:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80086fe:	bf00      	nop
 8008700:	371c      	adds	r7, #28
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr

0800870a <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800870a:	b580      	push	{r7, lr}
 800870c:	b086      	sub	sp, #24
 800870e:	af00      	add	r7, sp, #0
 8008710:	6078      	str	r0, [r7, #4]
 8008712:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008714:	f3ef 8310 	mrs	r3, PRIMASK
 8008718:	60fb      	str	r3, [r7, #12]
  return(result);
 800871a:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800871c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800871e:	b672      	cpsid	i
}
 8008720:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681a      	ldr	r2, [r3, #0]
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4618      	mov	r0, r3
 8008730:	f7ff ffca 	bl	80086c8 <list_remove_node>
  (*node)->next = NULL;
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	2200      	movs	r2, #0
 800873a:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	2200      	movs	r2, #0
 8008742:	605a      	str	r2, [r3, #4]
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	f383 8810 	msr	PRIMASK, r3
}
 800874e:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8008750:	bf00      	nop
 8008752:	3718      	adds	r7, #24
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b086      	sub	sp, #24
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008762:	f3ef 8310 	mrs	r3, PRIMASK
 8008766:	60fb      	str	r3, [r7, #12]
  return(result);
 8008768:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800876a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800876c:	b672      	cpsid	i
}
 800876e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	685a      	ldr	r2, [r3, #4]
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	4618      	mov	r0, r3
 800877e:	f7ff ffa3 	bl	80086c8 <list_remove_node>
  (*node)->next = NULL;
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	2200      	movs	r2, #0
 8008788:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	2200      	movs	r2, #0
 8008790:	605a      	str	r2, [r3, #4]
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	f383 8810 	msr	PRIMASK, r3
}
 800879c:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800879e:	bf00      	nop
 80087a0:	3718      	adds	r7, #24
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}

080087a6 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 80087a6:	b480      	push	{r7}
 80087a8:	b089      	sub	sp, #36	; 0x24
 80087aa:	af00      	add	r7, sp, #0
 80087ac:	6078      	str	r0, [r7, #4]
  int size = 0;
 80087ae:	2300      	movs	r3, #0
 80087b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087b2:	f3ef 8310 	mrs	r3, PRIMASK
 80087b6:	613b      	str	r3, [r7, #16]
  return(result);
 80087b8:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80087ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80087bc:	b672      	cpsid	i
}
 80087be:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80087c6:	e005      	b.n	80087d4 <list_get_size+0x2e>
  {
    size++;
 80087c8:	69fb      	ldr	r3, [r7, #28]
 80087ca:	3301      	adds	r3, #1
 80087cc:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 80087ce:	69bb      	ldr	r3, [r7, #24]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80087d4:	69ba      	ldr	r2, [r7, #24]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	429a      	cmp	r2, r3
 80087da:	d1f5      	bne.n	80087c8 <list_get_size+0x22>
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	f383 8810 	msr	PRIMASK, r3
}
 80087e6:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 80087e8:	69fb      	ldr	r3, [r7, #28]
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3724      	adds	r7, #36	; 0x24
 80087ee:	46bd      	mov	sp, r7
 80087f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f4:	4770      	bx	lr
	...

080087f8 <std>:
 80087f8:	2300      	movs	r3, #0
 80087fa:	b510      	push	{r4, lr}
 80087fc:	4604      	mov	r4, r0
 80087fe:	e9c0 3300 	strd	r3, r3, [r0]
 8008802:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008806:	6083      	str	r3, [r0, #8]
 8008808:	8181      	strh	r1, [r0, #12]
 800880a:	6643      	str	r3, [r0, #100]	; 0x64
 800880c:	81c2      	strh	r2, [r0, #14]
 800880e:	6183      	str	r3, [r0, #24]
 8008810:	4619      	mov	r1, r3
 8008812:	2208      	movs	r2, #8
 8008814:	305c      	adds	r0, #92	; 0x5c
 8008816:	f000 f9f5 	bl	8008c04 <memset>
 800881a:	4b05      	ldr	r3, [pc, #20]	; (8008830 <std+0x38>)
 800881c:	6263      	str	r3, [r4, #36]	; 0x24
 800881e:	4b05      	ldr	r3, [pc, #20]	; (8008834 <std+0x3c>)
 8008820:	62a3      	str	r3, [r4, #40]	; 0x28
 8008822:	4b05      	ldr	r3, [pc, #20]	; (8008838 <std+0x40>)
 8008824:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008826:	4b05      	ldr	r3, [pc, #20]	; (800883c <std+0x44>)
 8008828:	6224      	str	r4, [r4, #32]
 800882a:	6323      	str	r3, [r4, #48]	; 0x30
 800882c:	bd10      	pop	{r4, pc}
 800882e:	bf00      	nop
 8008830:	08008a35 	.word	0x08008a35
 8008834:	08008a57 	.word	0x08008a57
 8008838:	08008a8f 	.word	0x08008a8f
 800883c:	08008ab3 	.word	0x08008ab3

08008840 <stdio_exit_handler>:
 8008840:	4a02      	ldr	r2, [pc, #8]	; (800884c <stdio_exit_handler+0xc>)
 8008842:	4903      	ldr	r1, [pc, #12]	; (8008850 <stdio_exit_handler+0x10>)
 8008844:	4803      	ldr	r0, [pc, #12]	; (8008854 <stdio_exit_handler+0x14>)
 8008846:	f000 b869 	b.w	800891c <_fwalk_sglue>
 800884a:	bf00      	nop
 800884c:	20000024 	.word	0x20000024
 8008850:	080095b9 	.word	0x080095b9
 8008854:	20000030 	.word	0x20000030

08008858 <cleanup_stdio>:
 8008858:	6841      	ldr	r1, [r0, #4]
 800885a:	4b0c      	ldr	r3, [pc, #48]	; (800888c <cleanup_stdio+0x34>)
 800885c:	4299      	cmp	r1, r3
 800885e:	b510      	push	{r4, lr}
 8008860:	4604      	mov	r4, r0
 8008862:	d001      	beq.n	8008868 <cleanup_stdio+0x10>
 8008864:	f000 fea8 	bl	80095b8 <_fflush_r>
 8008868:	68a1      	ldr	r1, [r4, #8]
 800886a:	4b09      	ldr	r3, [pc, #36]	; (8008890 <cleanup_stdio+0x38>)
 800886c:	4299      	cmp	r1, r3
 800886e:	d002      	beq.n	8008876 <cleanup_stdio+0x1e>
 8008870:	4620      	mov	r0, r4
 8008872:	f000 fea1 	bl	80095b8 <_fflush_r>
 8008876:	68e1      	ldr	r1, [r4, #12]
 8008878:	4b06      	ldr	r3, [pc, #24]	; (8008894 <cleanup_stdio+0x3c>)
 800887a:	4299      	cmp	r1, r3
 800887c:	d004      	beq.n	8008888 <cleanup_stdio+0x30>
 800887e:	4620      	mov	r0, r4
 8008880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008884:	f000 be98 	b.w	80095b8 <_fflush_r>
 8008888:	bd10      	pop	{r4, pc}
 800888a:	bf00      	nop
 800888c:	200008dc 	.word	0x200008dc
 8008890:	20000944 	.word	0x20000944
 8008894:	200009ac 	.word	0x200009ac

08008898 <global_stdio_init.part.0>:
 8008898:	b510      	push	{r4, lr}
 800889a:	4b0b      	ldr	r3, [pc, #44]	; (80088c8 <global_stdio_init.part.0+0x30>)
 800889c:	4c0b      	ldr	r4, [pc, #44]	; (80088cc <global_stdio_init.part.0+0x34>)
 800889e:	4a0c      	ldr	r2, [pc, #48]	; (80088d0 <global_stdio_init.part.0+0x38>)
 80088a0:	601a      	str	r2, [r3, #0]
 80088a2:	4620      	mov	r0, r4
 80088a4:	2200      	movs	r2, #0
 80088a6:	2104      	movs	r1, #4
 80088a8:	f7ff ffa6 	bl	80087f8 <std>
 80088ac:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80088b0:	2201      	movs	r2, #1
 80088b2:	2109      	movs	r1, #9
 80088b4:	f7ff ffa0 	bl	80087f8 <std>
 80088b8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80088bc:	2202      	movs	r2, #2
 80088be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088c2:	2112      	movs	r1, #18
 80088c4:	f7ff bf98 	b.w	80087f8 <std>
 80088c8:	20000a14 	.word	0x20000a14
 80088cc:	200008dc 	.word	0x200008dc
 80088d0:	08008841 	.word	0x08008841

080088d4 <__sfp_lock_acquire>:
 80088d4:	4801      	ldr	r0, [pc, #4]	; (80088dc <__sfp_lock_acquire+0x8>)
 80088d6:	f000 ba0d 	b.w	8008cf4 <__retarget_lock_acquire_recursive>
 80088da:	bf00      	nop
 80088dc:	20000a1d 	.word	0x20000a1d

080088e0 <__sfp_lock_release>:
 80088e0:	4801      	ldr	r0, [pc, #4]	; (80088e8 <__sfp_lock_release+0x8>)
 80088e2:	f000 ba08 	b.w	8008cf6 <__retarget_lock_release_recursive>
 80088e6:	bf00      	nop
 80088e8:	20000a1d 	.word	0x20000a1d

080088ec <__sinit>:
 80088ec:	b510      	push	{r4, lr}
 80088ee:	4604      	mov	r4, r0
 80088f0:	f7ff fff0 	bl	80088d4 <__sfp_lock_acquire>
 80088f4:	6a23      	ldr	r3, [r4, #32]
 80088f6:	b11b      	cbz	r3, 8008900 <__sinit+0x14>
 80088f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088fc:	f7ff bff0 	b.w	80088e0 <__sfp_lock_release>
 8008900:	4b04      	ldr	r3, [pc, #16]	; (8008914 <__sinit+0x28>)
 8008902:	6223      	str	r3, [r4, #32]
 8008904:	4b04      	ldr	r3, [pc, #16]	; (8008918 <__sinit+0x2c>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d1f5      	bne.n	80088f8 <__sinit+0xc>
 800890c:	f7ff ffc4 	bl	8008898 <global_stdio_init.part.0>
 8008910:	e7f2      	b.n	80088f8 <__sinit+0xc>
 8008912:	bf00      	nop
 8008914:	08008859 	.word	0x08008859
 8008918:	20000a14 	.word	0x20000a14

0800891c <_fwalk_sglue>:
 800891c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008920:	4607      	mov	r7, r0
 8008922:	4688      	mov	r8, r1
 8008924:	4614      	mov	r4, r2
 8008926:	2600      	movs	r6, #0
 8008928:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800892c:	f1b9 0901 	subs.w	r9, r9, #1
 8008930:	d505      	bpl.n	800893e <_fwalk_sglue+0x22>
 8008932:	6824      	ldr	r4, [r4, #0]
 8008934:	2c00      	cmp	r4, #0
 8008936:	d1f7      	bne.n	8008928 <_fwalk_sglue+0xc>
 8008938:	4630      	mov	r0, r6
 800893a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800893e:	89ab      	ldrh	r3, [r5, #12]
 8008940:	2b01      	cmp	r3, #1
 8008942:	d907      	bls.n	8008954 <_fwalk_sglue+0x38>
 8008944:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008948:	3301      	adds	r3, #1
 800894a:	d003      	beq.n	8008954 <_fwalk_sglue+0x38>
 800894c:	4629      	mov	r1, r5
 800894e:	4638      	mov	r0, r7
 8008950:	47c0      	blx	r8
 8008952:	4306      	orrs	r6, r0
 8008954:	3568      	adds	r5, #104	; 0x68
 8008956:	e7e9      	b.n	800892c <_fwalk_sglue+0x10>

08008958 <iprintf>:
 8008958:	b40f      	push	{r0, r1, r2, r3}
 800895a:	b507      	push	{r0, r1, r2, lr}
 800895c:	4906      	ldr	r1, [pc, #24]	; (8008978 <iprintf+0x20>)
 800895e:	ab04      	add	r3, sp, #16
 8008960:	6808      	ldr	r0, [r1, #0]
 8008962:	f853 2b04 	ldr.w	r2, [r3], #4
 8008966:	6881      	ldr	r1, [r0, #8]
 8008968:	9301      	str	r3, [sp, #4]
 800896a:	f000 faf5 	bl	8008f58 <_vfiprintf_r>
 800896e:	b003      	add	sp, #12
 8008970:	f85d eb04 	ldr.w	lr, [sp], #4
 8008974:	b004      	add	sp, #16
 8008976:	4770      	bx	lr
 8008978:	2000007c 	.word	0x2000007c

0800897c <_puts_r>:
 800897c:	6a03      	ldr	r3, [r0, #32]
 800897e:	b570      	push	{r4, r5, r6, lr}
 8008980:	6884      	ldr	r4, [r0, #8]
 8008982:	4605      	mov	r5, r0
 8008984:	460e      	mov	r6, r1
 8008986:	b90b      	cbnz	r3, 800898c <_puts_r+0x10>
 8008988:	f7ff ffb0 	bl	80088ec <__sinit>
 800898c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800898e:	07db      	lsls	r3, r3, #31
 8008990:	d405      	bmi.n	800899e <_puts_r+0x22>
 8008992:	89a3      	ldrh	r3, [r4, #12]
 8008994:	0598      	lsls	r0, r3, #22
 8008996:	d402      	bmi.n	800899e <_puts_r+0x22>
 8008998:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800899a:	f000 f9ab 	bl	8008cf4 <__retarget_lock_acquire_recursive>
 800899e:	89a3      	ldrh	r3, [r4, #12]
 80089a0:	0719      	lsls	r1, r3, #28
 80089a2:	d513      	bpl.n	80089cc <_puts_r+0x50>
 80089a4:	6923      	ldr	r3, [r4, #16]
 80089a6:	b18b      	cbz	r3, 80089cc <_puts_r+0x50>
 80089a8:	3e01      	subs	r6, #1
 80089aa:	68a3      	ldr	r3, [r4, #8]
 80089ac:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80089b0:	3b01      	subs	r3, #1
 80089b2:	60a3      	str	r3, [r4, #8]
 80089b4:	b9e9      	cbnz	r1, 80089f2 <_puts_r+0x76>
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	da2e      	bge.n	8008a18 <_puts_r+0x9c>
 80089ba:	4622      	mov	r2, r4
 80089bc:	210a      	movs	r1, #10
 80089be:	4628      	mov	r0, r5
 80089c0:	f000 f87b 	bl	8008aba <__swbuf_r>
 80089c4:	3001      	adds	r0, #1
 80089c6:	d007      	beq.n	80089d8 <_puts_r+0x5c>
 80089c8:	250a      	movs	r5, #10
 80089ca:	e007      	b.n	80089dc <_puts_r+0x60>
 80089cc:	4621      	mov	r1, r4
 80089ce:	4628      	mov	r0, r5
 80089d0:	f000 f8b0 	bl	8008b34 <__swsetup_r>
 80089d4:	2800      	cmp	r0, #0
 80089d6:	d0e7      	beq.n	80089a8 <_puts_r+0x2c>
 80089d8:	f04f 35ff 	mov.w	r5, #4294967295
 80089dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80089de:	07da      	lsls	r2, r3, #31
 80089e0:	d405      	bmi.n	80089ee <_puts_r+0x72>
 80089e2:	89a3      	ldrh	r3, [r4, #12]
 80089e4:	059b      	lsls	r3, r3, #22
 80089e6:	d402      	bmi.n	80089ee <_puts_r+0x72>
 80089e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089ea:	f000 f984 	bl	8008cf6 <__retarget_lock_release_recursive>
 80089ee:	4628      	mov	r0, r5
 80089f0:	bd70      	pop	{r4, r5, r6, pc}
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	da04      	bge.n	8008a00 <_puts_r+0x84>
 80089f6:	69a2      	ldr	r2, [r4, #24]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	dc06      	bgt.n	8008a0a <_puts_r+0x8e>
 80089fc:	290a      	cmp	r1, #10
 80089fe:	d004      	beq.n	8008a0a <_puts_r+0x8e>
 8008a00:	6823      	ldr	r3, [r4, #0]
 8008a02:	1c5a      	adds	r2, r3, #1
 8008a04:	6022      	str	r2, [r4, #0]
 8008a06:	7019      	strb	r1, [r3, #0]
 8008a08:	e7cf      	b.n	80089aa <_puts_r+0x2e>
 8008a0a:	4622      	mov	r2, r4
 8008a0c:	4628      	mov	r0, r5
 8008a0e:	f000 f854 	bl	8008aba <__swbuf_r>
 8008a12:	3001      	adds	r0, #1
 8008a14:	d1c9      	bne.n	80089aa <_puts_r+0x2e>
 8008a16:	e7df      	b.n	80089d8 <_puts_r+0x5c>
 8008a18:	6823      	ldr	r3, [r4, #0]
 8008a1a:	250a      	movs	r5, #10
 8008a1c:	1c5a      	adds	r2, r3, #1
 8008a1e:	6022      	str	r2, [r4, #0]
 8008a20:	701d      	strb	r5, [r3, #0]
 8008a22:	e7db      	b.n	80089dc <_puts_r+0x60>

08008a24 <puts>:
 8008a24:	4b02      	ldr	r3, [pc, #8]	; (8008a30 <puts+0xc>)
 8008a26:	4601      	mov	r1, r0
 8008a28:	6818      	ldr	r0, [r3, #0]
 8008a2a:	f7ff bfa7 	b.w	800897c <_puts_r>
 8008a2e:	bf00      	nop
 8008a30:	2000007c 	.word	0x2000007c

08008a34 <__sread>:
 8008a34:	b510      	push	{r4, lr}
 8008a36:	460c      	mov	r4, r1
 8008a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a3c:	f000 f90c 	bl	8008c58 <_read_r>
 8008a40:	2800      	cmp	r0, #0
 8008a42:	bfab      	itete	ge
 8008a44:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008a46:	89a3      	ldrhlt	r3, [r4, #12]
 8008a48:	181b      	addge	r3, r3, r0
 8008a4a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008a4e:	bfac      	ite	ge
 8008a50:	6563      	strge	r3, [r4, #84]	; 0x54
 8008a52:	81a3      	strhlt	r3, [r4, #12]
 8008a54:	bd10      	pop	{r4, pc}

08008a56 <__swrite>:
 8008a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a5a:	461f      	mov	r7, r3
 8008a5c:	898b      	ldrh	r3, [r1, #12]
 8008a5e:	05db      	lsls	r3, r3, #23
 8008a60:	4605      	mov	r5, r0
 8008a62:	460c      	mov	r4, r1
 8008a64:	4616      	mov	r6, r2
 8008a66:	d505      	bpl.n	8008a74 <__swrite+0x1e>
 8008a68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a6c:	2302      	movs	r3, #2
 8008a6e:	2200      	movs	r2, #0
 8008a70:	f000 f8e0 	bl	8008c34 <_lseek_r>
 8008a74:	89a3      	ldrh	r3, [r4, #12]
 8008a76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a7e:	81a3      	strh	r3, [r4, #12]
 8008a80:	4632      	mov	r2, r6
 8008a82:	463b      	mov	r3, r7
 8008a84:	4628      	mov	r0, r5
 8008a86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a8a:	f000 b8f7 	b.w	8008c7c <_write_r>

08008a8e <__sseek>:
 8008a8e:	b510      	push	{r4, lr}
 8008a90:	460c      	mov	r4, r1
 8008a92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a96:	f000 f8cd 	bl	8008c34 <_lseek_r>
 8008a9a:	1c43      	adds	r3, r0, #1
 8008a9c:	89a3      	ldrh	r3, [r4, #12]
 8008a9e:	bf15      	itete	ne
 8008aa0:	6560      	strne	r0, [r4, #84]	; 0x54
 8008aa2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008aa6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008aaa:	81a3      	strheq	r3, [r4, #12]
 8008aac:	bf18      	it	ne
 8008aae:	81a3      	strhne	r3, [r4, #12]
 8008ab0:	bd10      	pop	{r4, pc}

08008ab2 <__sclose>:
 8008ab2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ab6:	f000 b8ad 	b.w	8008c14 <_close_r>

08008aba <__swbuf_r>:
 8008aba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008abc:	460e      	mov	r6, r1
 8008abe:	4614      	mov	r4, r2
 8008ac0:	4605      	mov	r5, r0
 8008ac2:	b118      	cbz	r0, 8008acc <__swbuf_r+0x12>
 8008ac4:	6a03      	ldr	r3, [r0, #32]
 8008ac6:	b90b      	cbnz	r3, 8008acc <__swbuf_r+0x12>
 8008ac8:	f7ff ff10 	bl	80088ec <__sinit>
 8008acc:	69a3      	ldr	r3, [r4, #24]
 8008ace:	60a3      	str	r3, [r4, #8]
 8008ad0:	89a3      	ldrh	r3, [r4, #12]
 8008ad2:	071a      	lsls	r2, r3, #28
 8008ad4:	d525      	bpl.n	8008b22 <__swbuf_r+0x68>
 8008ad6:	6923      	ldr	r3, [r4, #16]
 8008ad8:	b31b      	cbz	r3, 8008b22 <__swbuf_r+0x68>
 8008ada:	6823      	ldr	r3, [r4, #0]
 8008adc:	6922      	ldr	r2, [r4, #16]
 8008ade:	1a98      	subs	r0, r3, r2
 8008ae0:	6963      	ldr	r3, [r4, #20]
 8008ae2:	b2f6      	uxtb	r6, r6
 8008ae4:	4283      	cmp	r3, r0
 8008ae6:	4637      	mov	r7, r6
 8008ae8:	dc04      	bgt.n	8008af4 <__swbuf_r+0x3a>
 8008aea:	4621      	mov	r1, r4
 8008aec:	4628      	mov	r0, r5
 8008aee:	f000 fd63 	bl	80095b8 <_fflush_r>
 8008af2:	b9e0      	cbnz	r0, 8008b2e <__swbuf_r+0x74>
 8008af4:	68a3      	ldr	r3, [r4, #8]
 8008af6:	3b01      	subs	r3, #1
 8008af8:	60a3      	str	r3, [r4, #8]
 8008afa:	6823      	ldr	r3, [r4, #0]
 8008afc:	1c5a      	adds	r2, r3, #1
 8008afe:	6022      	str	r2, [r4, #0]
 8008b00:	701e      	strb	r6, [r3, #0]
 8008b02:	6962      	ldr	r2, [r4, #20]
 8008b04:	1c43      	adds	r3, r0, #1
 8008b06:	429a      	cmp	r2, r3
 8008b08:	d004      	beq.n	8008b14 <__swbuf_r+0x5a>
 8008b0a:	89a3      	ldrh	r3, [r4, #12]
 8008b0c:	07db      	lsls	r3, r3, #31
 8008b0e:	d506      	bpl.n	8008b1e <__swbuf_r+0x64>
 8008b10:	2e0a      	cmp	r6, #10
 8008b12:	d104      	bne.n	8008b1e <__swbuf_r+0x64>
 8008b14:	4621      	mov	r1, r4
 8008b16:	4628      	mov	r0, r5
 8008b18:	f000 fd4e 	bl	80095b8 <_fflush_r>
 8008b1c:	b938      	cbnz	r0, 8008b2e <__swbuf_r+0x74>
 8008b1e:	4638      	mov	r0, r7
 8008b20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b22:	4621      	mov	r1, r4
 8008b24:	4628      	mov	r0, r5
 8008b26:	f000 f805 	bl	8008b34 <__swsetup_r>
 8008b2a:	2800      	cmp	r0, #0
 8008b2c:	d0d5      	beq.n	8008ada <__swbuf_r+0x20>
 8008b2e:	f04f 37ff 	mov.w	r7, #4294967295
 8008b32:	e7f4      	b.n	8008b1e <__swbuf_r+0x64>

08008b34 <__swsetup_r>:
 8008b34:	b538      	push	{r3, r4, r5, lr}
 8008b36:	4b2a      	ldr	r3, [pc, #168]	; (8008be0 <__swsetup_r+0xac>)
 8008b38:	4605      	mov	r5, r0
 8008b3a:	6818      	ldr	r0, [r3, #0]
 8008b3c:	460c      	mov	r4, r1
 8008b3e:	b118      	cbz	r0, 8008b48 <__swsetup_r+0x14>
 8008b40:	6a03      	ldr	r3, [r0, #32]
 8008b42:	b90b      	cbnz	r3, 8008b48 <__swsetup_r+0x14>
 8008b44:	f7ff fed2 	bl	80088ec <__sinit>
 8008b48:	89a3      	ldrh	r3, [r4, #12]
 8008b4a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b4e:	0718      	lsls	r0, r3, #28
 8008b50:	d422      	bmi.n	8008b98 <__swsetup_r+0x64>
 8008b52:	06d9      	lsls	r1, r3, #27
 8008b54:	d407      	bmi.n	8008b66 <__swsetup_r+0x32>
 8008b56:	2309      	movs	r3, #9
 8008b58:	602b      	str	r3, [r5, #0]
 8008b5a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008b5e:	81a3      	strh	r3, [r4, #12]
 8008b60:	f04f 30ff 	mov.w	r0, #4294967295
 8008b64:	e034      	b.n	8008bd0 <__swsetup_r+0x9c>
 8008b66:	0758      	lsls	r0, r3, #29
 8008b68:	d512      	bpl.n	8008b90 <__swsetup_r+0x5c>
 8008b6a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b6c:	b141      	cbz	r1, 8008b80 <__swsetup_r+0x4c>
 8008b6e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b72:	4299      	cmp	r1, r3
 8008b74:	d002      	beq.n	8008b7c <__swsetup_r+0x48>
 8008b76:	4628      	mov	r0, r5
 8008b78:	f000 f8cc 	bl	8008d14 <_free_r>
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	6363      	str	r3, [r4, #52]	; 0x34
 8008b80:	89a3      	ldrh	r3, [r4, #12]
 8008b82:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008b86:	81a3      	strh	r3, [r4, #12]
 8008b88:	2300      	movs	r3, #0
 8008b8a:	6063      	str	r3, [r4, #4]
 8008b8c:	6923      	ldr	r3, [r4, #16]
 8008b8e:	6023      	str	r3, [r4, #0]
 8008b90:	89a3      	ldrh	r3, [r4, #12]
 8008b92:	f043 0308 	orr.w	r3, r3, #8
 8008b96:	81a3      	strh	r3, [r4, #12]
 8008b98:	6923      	ldr	r3, [r4, #16]
 8008b9a:	b94b      	cbnz	r3, 8008bb0 <__swsetup_r+0x7c>
 8008b9c:	89a3      	ldrh	r3, [r4, #12]
 8008b9e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ba2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ba6:	d003      	beq.n	8008bb0 <__swsetup_r+0x7c>
 8008ba8:	4621      	mov	r1, r4
 8008baa:	4628      	mov	r0, r5
 8008bac:	f000 fd52 	bl	8009654 <__smakebuf_r>
 8008bb0:	89a0      	ldrh	r0, [r4, #12]
 8008bb2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008bb6:	f010 0301 	ands.w	r3, r0, #1
 8008bba:	d00a      	beq.n	8008bd2 <__swsetup_r+0x9e>
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	60a3      	str	r3, [r4, #8]
 8008bc0:	6963      	ldr	r3, [r4, #20]
 8008bc2:	425b      	negs	r3, r3
 8008bc4:	61a3      	str	r3, [r4, #24]
 8008bc6:	6923      	ldr	r3, [r4, #16]
 8008bc8:	b943      	cbnz	r3, 8008bdc <__swsetup_r+0xa8>
 8008bca:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008bce:	d1c4      	bne.n	8008b5a <__swsetup_r+0x26>
 8008bd0:	bd38      	pop	{r3, r4, r5, pc}
 8008bd2:	0781      	lsls	r1, r0, #30
 8008bd4:	bf58      	it	pl
 8008bd6:	6963      	ldrpl	r3, [r4, #20]
 8008bd8:	60a3      	str	r3, [r4, #8]
 8008bda:	e7f4      	b.n	8008bc6 <__swsetup_r+0x92>
 8008bdc:	2000      	movs	r0, #0
 8008bde:	e7f7      	b.n	8008bd0 <__swsetup_r+0x9c>
 8008be0:	2000007c 	.word	0x2000007c

08008be4 <memcmp>:
 8008be4:	b510      	push	{r4, lr}
 8008be6:	3901      	subs	r1, #1
 8008be8:	4402      	add	r2, r0
 8008bea:	4290      	cmp	r0, r2
 8008bec:	d101      	bne.n	8008bf2 <memcmp+0xe>
 8008bee:	2000      	movs	r0, #0
 8008bf0:	e005      	b.n	8008bfe <memcmp+0x1a>
 8008bf2:	7803      	ldrb	r3, [r0, #0]
 8008bf4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008bf8:	42a3      	cmp	r3, r4
 8008bfa:	d001      	beq.n	8008c00 <memcmp+0x1c>
 8008bfc:	1b18      	subs	r0, r3, r4
 8008bfe:	bd10      	pop	{r4, pc}
 8008c00:	3001      	adds	r0, #1
 8008c02:	e7f2      	b.n	8008bea <memcmp+0x6>

08008c04 <memset>:
 8008c04:	4402      	add	r2, r0
 8008c06:	4603      	mov	r3, r0
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d100      	bne.n	8008c0e <memset+0xa>
 8008c0c:	4770      	bx	lr
 8008c0e:	f803 1b01 	strb.w	r1, [r3], #1
 8008c12:	e7f9      	b.n	8008c08 <memset+0x4>

08008c14 <_close_r>:
 8008c14:	b538      	push	{r3, r4, r5, lr}
 8008c16:	4d06      	ldr	r5, [pc, #24]	; (8008c30 <_close_r+0x1c>)
 8008c18:	2300      	movs	r3, #0
 8008c1a:	4604      	mov	r4, r0
 8008c1c:	4608      	mov	r0, r1
 8008c1e:	602b      	str	r3, [r5, #0]
 8008c20:	f7f9 fb87 	bl	8002332 <_close>
 8008c24:	1c43      	adds	r3, r0, #1
 8008c26:	d102      	bne.n	8008c2e <_close_r+0x1a>
 8008c28:	682b      	ldr	r3, [r5, #0]
 8008c2a:	b103      	cbz	r3, 8008c2e <_close_r+0x1a>
 8008c2c:	6023      	str	r3, [r4, #0]
 8008c2e:	bd38      	pop	{r3, r4, r5, pc}
 8008c30:	20000a18 	.word	0x20000a18

08008c34 <_lseek_r>:
 8008c34:	b538      	push	{r3, r4, r5, lr}
 8008c36:	4d07      	ldr	r5, [pc, #28]	; (8008c54 <_lseek_r+0x20>)
 8008c38:	4604      	mov	r4, r0
 8008c3a:	4608      	mov	r0, r1
 8008c3c:	4611      	mov	r1, r2
 8008c3e:	2200      	movs	r2, #0
 8008c40:	602a      	str	r2, [r5, #0]
 8008c42:	461a      	mov	r2, r3
 8008c44:	f7f9 fb9c 	bl	8002380 <_lseek>
 8008c48:	1c43      	adds	r3, r0, #1
 8008c4a:	d102      	bne.n	8008c52 <_lseek_r+0x1e>
 8008c4c:	682b      	ldr	r3, [r5, #0]
 8008c4e:	b103      	cbz	r3, 8008c52 <_lseek_r+0x1e>
 8008c50:	6023      	str	r3, [r4, #0]
 8008c52:	bd38      	pop	{r3, r4, r5, pc}
 8008c54:	20000a18 	.word	0x20000a18

08008c58 <_read_r>:
 8008c58:	b538      	push	{r3, r4, r5, lr}
 8008c5a:	4d07      	ldr	r5, [pc, #28]	; (8008c78 <_read_r+0x20>)
 8008c5c:	4604      	mov	r4, r0
 8008c5e:	4608      	mov	r0, r1
 8008c60:	4611      	mov	r1, r2
 8008c62:	2200      	movs	r2, #0
 8008c64:	602a      	str	r2, [r5, #0]
 8008c66:	461a      	mov	r2, r3
 8008c68:	f7f9 fb2a 	bl	80022c0 <_read>
 8008c6c:	1c43      	adds	r3, r0, #1
 8008c6e:	d102      	bne.n	8008c76 <_read_r+0x1e>
 8008c70:	682b      	ldr	r3, [r5, #0]
 8008c72:	b103      	cbz	r3, 8008c76 <_read_r+0x1e>
 8008c74:	6023      	str	r3, [r4, #0]
 8008c76:	bd38      	pop	{r3, r4, r5, pc}
 8008c78:	20000a18 	.word	0x20000a18

08008c7c <_write_r>:
 8008c7c:	b538      	push	{r3, r4, r5, lr}
 8008c7e:	4d07      	ldr	r5, [pc, #28]	; (8008c9c <_write_r+0x20>)
 8008c80:	4604      	mov	r4, r0
 8008c82:	4608      	mov	r0, r1
 8008c84:	4611      	mov	r1, r2
 8008c86:	2200      	movs	r2, #0
 8008c88:	602a      	str	r2, [r5, #0]
 8008c8a:	461a      	mov	r2, r3
 8008c8c:	f7f9 fb35 	bl	80022fa <_write>
 8008c90:	1c43      	adds	r3, r0, #1
 8008c92:	d102      	bne.n	8008c9a <_write_r+0x1e>
 8008c94:	682b      	ldr	r3, [r5, #0]
 8008c96:	b103      	cbz	r3, 8008c9a <_write_r+0x1e>
 8008c98:	6023      	str	r3, [r4, #0]
 8008c9a:	bd38      	pop	{r3, r4, r5, pc}
 8008c9c:	20000a18 	.word	0x20000a18

08008ca0 <__errno>:
 8008ca0:	4b01      	ldr	r3, [pc, #4]	; (8008ca8 <__errno+0x8>)
 8008ca2:	6818      	ldr	r0, [r3, #0]
 8008ca4:	4770      	bx	lr
 8008ca6:	bf00      	nop
 8008ca8:	2000007c 	.word	0x2000007c

08008cac <__libc_init_array>:
 8008cac:	b570      	push	{r4, r5, r6, lr}
 8008cae:	4d0d      	ldr	r5, [pc, #52]	; (8008ce4 <__libc_init_array+0x38>)
 8008cb0:	4c0d      	ldr	r4, [pc, #52]	; (8008ce8 <__libc_init_array+0x3c>)
 8008cb2:	1b64      	subs	r4, r4, r5
 8008cb4:	10a4      	asrs	r4, r4, #2
 8008cb6:	2600      	movs	r6, #0
 8008cb8:	42a6      	cmp	r6, r4
 8008cba:	d109      	bne.n	8008cd0 <__libc_init_array+0x24>
 8008cbc:	4d0b      	ldr	r5, [pc, #44]	; (8008cec <__libc_init_array+0x40>)
 8008cbe:	4c0c      	ldr	r4, [pc, #48]	; (8008cf0 <__libc_init_array+0x44>)
 8008cc0:	f000 fd36 	bl	8009730 <_init>
 8008cc4:	1b64      	subs	r4, r4, r5
 8008cc6:	10a4      	asrs	r4, r4, #2
 8008cc8:	2600      	movs	r6, #0
 8008cca:	42a6      	cmp	r6, r4
 8008ccc:	d105      	bne.n	8008cda <__libc_init_array+0x2e>
 8008cce:	bd70      	pop	{r4, r5, r6, pc}
 8008cd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cd4:	4798      	blx	r3
 8008cd6:	3601      	adds	r6, #1
 8008cd8:	e7ee      	b.n	8008cb8 <__libc_init_array+0xc>
 8008cda:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cde:	4798      	blx	r3
 8008ce0:	3601      	adds	r6, #1
 8008ce2:	e7f2      	b.n	8008cca <__libc_init_array+0x1e>
 8008ce4:	0800a01c 	.word	0x0800a01c
 8008ce8:	0800a01c 	.word	0x0800a01c
 8008cec:	0800a01c 	.word	0x0800a01c
 8008cf0:	0800a020 	.word	0x0800a020

08008cf4 <__retarget_lock_acquire_recursive>:
 8008cf4:	4770      	bx	lr

08008cf6 <__retarget_lock_release_recursive>:
 8008cf6:	4770      	bx	lr

08008cf8 <memcpy>:
 8008cf8:	440a      	add	r2, r1
 8008cfa:	4291      	cmp	r1, r2
 8008cfc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008d00:	d100      	bne.n	8008d04 <memcpy+0xc>
 8008d02:	4770      	bx	lr
 8008d04:	b510      	push	{r4, lr}
 8008d06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d0e:	4291      	cmp	r1, r2
 8008d10:	d1f9      	bne.n	8008d06 <memcpy+0xe>
 8008d12:	bd10      	pop	{r4, pc}

08008d14 <_free_r>:
 8008d14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008d16:	2900      	cmp	r1, #0
 8008d18:	d044      	beq.n	8008da4 <_free_r+0x90>
 8008d1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d1e:	9001      	str	r0, [sp, #4]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	f1a1 0404 	sub.w	r4, r1, #4
 8008d26:	bfb8      	it	lt
 8008d28:	18e4      	addlt	r4, r4, r3
 8008d2a:	f000 f8df 	bl	8008eec <__malloc_lock>
 8008d2e:	4a1e      	ldr	r2, [pc, #120]	; (8008da8 <_free_r+0x94>)
 8008d30:	9801      	ldr	r0, [sp, #4]
 8008d32:	6813      	ldr	r3, [r2, #0]
 8008d34:	b933      	cbnz	r3, 8008d44 <_free_r+0x30>
 8008d36:	6063      	str	r3, [r4, #4]
 8008d38:	6014      	str	r4, [r2, #0]
 8008d3a:	b003      	add	sp, #12
 8008d3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008d40:	f000 b8da 	b.w	8008ef8 <__malloc_unlock>
 8008d44:	42a3      	cmp	r3, r4
 8008d46:	d908      	bls.n	8008d5a <_free_r+0x46>
 8008d48:	6825      	ldr	r5, [r4, #0]
 8008d4a:	1961      	adds	r1, r4, r5
 8008d4c:	428b      	cmp	r3, r1
 8008d4e:	bf01      	itttt	eq
 8008d50:	6819      	ldreq	r1, [r3, #0]
 8008d52:	685b      	ldreq	r3, [r3, #4]
 8008d54:	1949      	addeq	r1, r1, r5
 8008d56:	6021      	streq	r1, [r4, #0]
 8008d58:	e7ed      	b.n	8008d36 <_free_r+0x22>
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	685b      	ldr	r3, [r3, #4]
 8008d5e:	b10b      	cbz	r3, 8008d64 <_free_r+0x50>
 8008d60:	42a3      	cmp	r3, r4
 8008d62:	d9fa      	bls.n	8008d5a <_free_r+0x46>
 8008d64:	6811      	ldr	r1, [r2, #0]
 8008d66:	1855      	adds	r5, r2, r1
 8008d68:	42a5      	cmp	r5, r4
 8008d6a:	d10b      	bne.n	8008d84 <_free_r+0x70>
 8008d6c:	6824      	ldr	r4, [r4, #0]
 8008d6e:	4421      	add	r1, r4
 8008d70:	1854      	adds	r4, r2, r1
 8008d72:	42a3      	cmp	r3, r4
 8008d74:	6011      	str	r1, [r2, #0]
 8008d76:	d1e0      	bne.n	8008d3a <_free_r+0x26>
 8008d78:	681c      	ldr	r4, [r3, #0]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	6053      	str	r3, [r2, #4]
 8008d7e:	440c      	add	r4, r1
 8008d80:	6014      	str	r4, [r2, #0]
 8008d82:	e7da      	b.n	8008d3a <_free_r+0x26>
 8008d84:	d902      	bls.n	8008d8c <_free_r+0x78>
 8008d86:	230c      	movs	r3, #12
 8008d88:	6003      	str	r3, [r0, #0]
 8008d8a:	e7d6      	b.n	8008d3a <_free_r+0x26>
 8008d8c:	6825      	ldr	r5, [r4, #0]
 8008d8e:	1961      	adds	r1, r4, r5
 8008d90:	428b      	cmp	r3, r1
 8008d92:	bf04      	itt	eq
 8008d94:	6819      	ldreq	r1, [r3, #0]
 8008d96:	685b      	ldreq	r3, [r3, #4]
 8008d98:	6063      	str	r3, [r4, #4]
 8008d9a:	bf04      	itt	eq
 8008d9c:	1949      	addeq	r1, r1, r5
 8008d9e:	6021      	streq	r1, [r4, #0]
 8008da0:	6054      	str	r4, [r2, #4]
 8008da2:	e7ca      	b.n	8008d3a <_free_r+0x26>
 8008da4:	b003      	add	sp, #12
 8008da6:	bd30      	pop	{r4, r5, pc}
 8008da8:	20000a20 	.word	0x20000a20

08008dac <sbrk_aligned>:
 8008dac:	b570      	push	{r4, r5, r6, lr}
 8008dae:	4e0e      	ldr	r6, [pc, #56]	; (8008de8 <sbrk_aligned+0x3c>)
 8008db0:	460c      	mov	r4, r1
 8008db2:	6831      	ldr	r1, [r6, #0]
 8008db4:	4605      	mov	r5, r0
 8008db6:	b911      	cbnz	r1, 8008dbe <sbrk_aligned+0x12>
 8008db8:	f000 fcaa 	bl	8009710 <_sbrk_r>
 8008dbc:	6030      	str	r0, [r6, #0]
 8008dbe:	4621      	mov	r1, r4
 8008dc0:	4628      	mov	r0, r5
 8008dc2:	f000 fca5 	bl	8009710 <_sbrk_r>
 8008dc6:	1c43      	adds	r3, r0, #1
 8008dc8:	d00a      	beq.n	8008de0 <sbrk_aligned+0x34>
 8008dca:	1cc4      	adds	r4, r0, #3
 8008dcc:	f024 0403 	bic.w	r4, r4, #3
 8008dd0:	42a0      	cmp	r0, r4
 8008dd2:	d007      	beq.n	8008de4 <sbrk_aligned+0x38>
 8008dd4:	1a21      	subs	r1, r4, r0
 8008dd6:	4628      	mov	r0, r5
 8008dd8:	f000 fc9a 	bl	8009710 <_sbrk_r>
 8008ddc:	3001      	adds	r0, #1
 8008dde:	d101      	bne.n	8008de4 <sbrk_aligned+0x38>
 8008de0:	f04f 34ff 	mov.w	r4, #4294967295
 8008de4:	4620      	mov	r0, r4
 8008de6:	bd70      	pop	{r4, r5, r6, pc}
 8008de8:	20000a24 	.word	0x20000a24

08008dec <_malloc_r>:
 8008dec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008df0:	1ccd      	adds	r5, r1, #3
 8008df2:	f025 0503 	bic.w	r5, r5, #3
 8008df6:	3508      	adds	r5, #8
 8008df8:	2d0c      	cmp	r5, #12
 8008dfa:	bf38      	it	cc
 8008dfc:	250c      	movcc	r5, #12
 8008dfe:	2d00      	cmp	r5, #0
 8008e00:	4607      	mov	r7, r0
 8008e02:	db01      	blt.n	8008e08 <_malloc_r+0x1c>
 8008e04:	42a9      	cmp	r1, r5
 8008e06:	d905      	bls.n	8008e14 <_malloc_r+0x28>
 8008e08:	230c      	movs	r3, #12
 8008e0a:	603b      	str	r3, [r7, #0]
 8008e0c:	2600      	movs	r6, #0
 8008e0e:	4630      	mov	r0, r6
 8008e10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e14:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008ee8 <_malloc_r+0xfc>
 8008e18:	f000 f868 	bl	8008eec <__malloc_lock>
 8008e1c:	f8d8 3000 	ldr.w	r3, [r8]
 8008e20:	461c      	mov	r4, r3
 8008e22:	bb5c      	cbnz	r4, 8008e7c <_malloc_r+0x90>
 8008e24:	4629      	mov	r1, r5
 8008e26:	4638      	mov	r0, r7
 8008e28:	f7ff ffc0 	bl	8008dac <sbrk_aligned>
 8008e2c:	1c43      	adds	r3, r0, #1
 8008e2e:	4604      	mov	r4, r0
 8008e30:	d155      	bne.n	8008ede <_malloc_r+0xf2>
 8008e32:	f8d8 4000 	ldr.w	r4, [r8]
 8008e36:	4626      	mov	r6, r4
 8008e38:	2e00      	cmp	r6, #0
 8008e3a:	d145      	bne.n	8008ec8 <_malloc_r+0xdc>
 8008e3c:	2c00      	cmp	r4, #0
 8008e3e:	d048      	beq.n	8008ed2 <_malloc_r+0xe6>
 8008e40:	6823      	ldr	r3, [r4, #0]
 8008e42:	4631      	mov	r1, r6
 8008e44:	4638      	mov	r0, r7
 8008e46:	eb04 0903 	add.w	r9, r4, r3
 8008e4a:	f000 fc61 	bl	8009710 <_sbrk_r>
 8008e4e:	4581      	cmp	r9, r0
 8008e50:	d13f      	bne.n	8008ed2 <_malloc_r+0xe6>
 8008e52:	6821      	ldr	r1, [r4, #0]
 8008e54:	1a6d      	subs	r5, r5, r1
 8008e56:	4629      	mov	r1, r5
 8008e58:	4638      	mov	r0, r7
 8008e5a:	f7ff ffa7 	bl	8008dac <sbrk_aligned>
 8008e5e:	3001      	adds	r0, #1
 8008e60:	d037      	beq.n	8008ed2 <_malloc_r+0xe6>
 8008e62:	6823      	ldr	r3, [r4, #0]
 8008e64:	442b      	add	r3, r5
 8008e66:	6023      	str	r3, [r4, #0]
 8008e68:	f8d8 3000 	ldr.w	r3, [r8]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d038      	beq.n	8008ee2 <_malloc_r+0xf6>
 8008e70:	685a      	ldr	r2, [r3, #4]
 8008e72:	42a2      	cmp	r2, r4
 8008e74:	d12b      	bne.n	8008ece <_malloc_r+0xe2>
 8008e76:	2200      	movs	r2, #0
 8008e78:	605a      	str	r2, [r3, #4]
 8008e7a:	e00f      	b.n	8008e9c <_malloc_r+0xb0>
 8008e7c:	6822      	ldr	r2, [r4, #0]
 8008e7e:	1b52      	subs	r2, r2, r5
 8008e80:	d41f      	bmi.n	8008ec2 <_malloc_r+0xd6>
 8008e82:	2a0b      	cmp	r2, #11
 8008e84:	d917      	bls.n	8008eb6 <_malloc_r+0xca>
 8008e86:	1961      	adds	r1, r4, r5
 8008e88:	42a3      	cmp	r3, r4
 8008e8a:	6025      	str	r5, [r4, #0]
 8008e8c:	bf18      	it	ne
 8008e8e:	6059      	strne	r1, [r3, #4]
 8008e90:	6863      	ldr	r3, [r4, #4]
 8008e92:	bf08      	it	eq
 8008e94:	f8c8 1000 	streq.w	r1, [r8]
 8008e98:	5162      	str	r2, [r4, r5]
 8008e9a:	604b      	str	r3, [r1, #4]
 8008e9c:	4638      	mov	r0, r7
 8008e9e:	f104 060b 	add.w	r6, r4, #11
 8008ea2:	f000 f829 	bl	8008ef8 <__malloc_unlock>
 8008ea6:	f026 0607 	bic.w	r6, r6, #7
 8008eaa:	1d23      	adds	r3, r4, #4
 8008eac:	1af2      	subs	r2, r6, r3
 8008eae:	d0ae      	beq.n	8008e0e <_malloc_r+0x22>
 8008eb0:	1b9b      	subs	r3, r3, r6
 8008eb2:	50a3      	str	r3, [r4, r2]
 8008eb4:	e7ab      	b.n	8008e0e <_malloc_r+0x22>
 8008eb6:	42a3      	cmp	r3, r4
 8008eb8:	6862      	ldr	r2, [r4, #4]
 8008eba:	d1dd      	bne.n	8008e78 <_malloc_r+0x8c>
 8008ebc:	f8c8 2000 	str.w	r2, [r8]
 8008ec0:	e7ec      	b.n	8008e9c <_malloc_r+0xb0>
 8008ec2:	4623      	mov	r3, r4
 8008ec4:	6864      	ldr	r4, [r4, #4]
 8008ec6:	e7ac      	b.n	8008e22 <_malloc_r+0x36>
 8008ec8:	4634      	mov	r4, r6
 8008eca:	6876      	ldr	r6, [r6, #4]
 8008ecc:	e7b4      	b.n	8008e38 <_malloc_r+0x4c>
 8008ece:	4613      	mov	r3, r2
 8008ed0:	e7cc      	b.n	8008e6c <_malloc_r+0x80>
 8008ed2:	230c      	movs	r3, #12
 8008ed4:	603b      	str	r3, [r7, #0]
 8008ed6:	4638      	mov	r0, r7
 8008ed8:	f000 f80e 	bl	8008ef8 <__malloc_unlock>
 8008edc:	e797      	b.n	8008e0e <_malloc_r+0x22>
 8008ede:	6025      	str	r5, [r4, #0]
 8008ee0:	e7dc      	b.n	8008e9c <_malloc_r+0xb0>
 8008ee2:	605b      	str	r3, [r3, #4]
 8008ee4:	deff      	udf	#255	; 0xff
 8008ee6:	bf00      	nop
 8008ee8:	20000a20 	.word	0x20000a20

08008eec <__malloc_lock>:
 8008eec:	4801      	ldr	r0, [pc, #4]	; (8008ef4 <__malloc_lock+0x8>)
 8008eee:	f7ff bf01 	b.w	8008cf4 <__retarget_lock_acquire_recursive>
 8008ef2:	bf00      	nop
 8008ef4:	20000a1c 	.word	0x20000a1c

08008ef8 <__malloc_unlock>:
 8008ef8:	4801      	ldr	r0, [pc, #4]	; (8008f00 <__malloc_unlock+0x8>)
 8008efa:	f7ff befc 	b.w	8008cf6 <__retarget_lock_release_recursive>
 8008efe:	bf00      	nop
 8008f00:	20000a1c 	.word	0x20000a1c

08008f04 <__sfputc_r>:
 8008f04:	6893      	ldr	r3, [r2, #8]
 8008f06:	3b01      	subs	r3, #1
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	b410      	push	{r4}
 8008f0c:	6093      	str	r3, [r2, #8]
 8008f0e:	da08      	bge.n	8008f22 <__sfputc_r+0x1e>
 8008f10:	6994      	ldr	r4, [r2, #24]
 8008f12:	42a3      	cmp	r3, r4
 8008f14:	db01      	blt.n	8008f1a <__sfputc_r+0x16>
 8008f16:	290a      	cmp	r1, #10
 8008f18:	d103      	bne.n	8008f22 <__sfputc_r+0x1e>
 8008f1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f1e:	f7ff bdcc 	b.w	8008aba <__swbuf_r>
 8008f22:	6813      	ldr	r3, [r2, #0]
 8008f24:	1c58      	adds	r0, r3, #1
 8008f26:	6010      	str	r0, [r2, #0]
 8008f28:	7019      	strb	r1, [r3, #0]
 8008f2a:	4608      	mov	r0, r1
 8008f2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f30:	4770      	bx	lr

08008f32 <__sfputs_r>:
 8008f32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f34:	4606      	mov	r6, r0
 8008f36:	460f      	mov	r7, r1
 8008f38:	4614      	mov	r4, r2
 8008f3a:	18d5      	adds	r5, r2, r3
 8008f3c:	42ac      	cmp	r4, r5
 8008f3e:	d101      	bne.n	8008f44 <__sfputs_r+0x12>
 8008f40:	2000      	movs	r0, #0
 8008f42:	e007      	b.n	8008f54 <__sfputs_r+0x22>
 8008f44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f48:	463a      	mov	r2, r7
 8008f4a:	4630      	mov	r0, r6
 8008f4c:	f7ff ffda 	bl	8008f04 <__sfputc_r>
 8008f50:	1c43      	adds	r3, r0, #1
 8008f52:	d1f3      	bne.n	8008f3c <__sfputs_r+0xa>
 8008f54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008f58 <_vfiprintf_r>:
 8008f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f5c:	460d      	mov	r5, r1
 8008f5e:	b09d      	sub	sp, #116	; 0x74
 8008f60:	4614      	mov	r4, r2
 8008f62:	4698      	mov	r8, r3
 8008f64:	4606      	mov	r6, r0
 8008f66:	b118      	cbz	r0, 8008f70 <_vfiprintf_r+0x18>
 8008f68:	6a03      	ldr	r3, [r0, #32]
 8008f6a:	b90b      	cbnz	r3, 8008f70 <_vfiprintf_r+0x18>
 8008f6c:	f7ff fcbe 	bl	80088ec <__sinit>
 8008f70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f72:	07d9      	lsls	r1, r3, #31
 8008f74:	d405      	bmi.n	8008f82 <_vfiprintf_r+0x2a>
 8008f76:	89ab      	ldrh	r3, [r5, #12]
 8008f78:	059a      	lsls	r2, r3, #22
 8008f7a:	d402      	bmi.n	8008f82 <_vfiprintf_r+0x2a>
 8008f7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f7e:	f7ff feb9 	bl	8008cf4 <__retarget_lock_acquire_recursive>
 8008f82:	89ab      	ldrh	r3, [r5, #12]
 8008f84:	071b      	lsls	r3, r3, #28
 8008f86:	d501      	bpl.n	8008f8c <_vfiprintf_r+0x34>
 8008f88:	692b      	ldr	r3, [r5, #16]
 8008f8a:	b99b      	cbnz	r3, 8008fb4 <_vfiprintf_r+0x5c>
 8008f8c:	4629      	mov	r1, r5
 8008f8e:	4630      	mov	r0, r6
 8008f90:	f7ff fdd0 	bl	8008b34 <__swsetup_r>
 8008f94:	b170      	cbz	r0, 8008fb4 <_vfiprintf_r+0x5c>
 8008f96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f98:	07dc      	lsls	r4, r3, #31
 8008f9a:	d504      	bpl.n	8008fa6 <_vfiprintf_r+0x4e>
 8008f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa0:	b01d      	add	sp, #116	; 0x74
 8008fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fa6:	89ab      	ldrh	r3, [r5, #12]
 8008fa8:	0598      	lsls	r0, r3, #22
 8008faa:	d4f7      	bmi.n	8008f9c <_vfiprintf_r+0x44>
 8008fac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008fae:	f7ff fea2 	bl	8008cf6 <__retarget_lock_release_recursive>
 8008fb2:	e7f3      	b.n	8008f9c <_vfiprintf_r+0x44>
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	9309      	str	r3, [sp, #36]	; 0x24
 8008fb8:	2320      	movs	r3, #32
 8008fba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008fbe:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fc2:	2330      	movs	r3, #48	; 0x30
 8008fc4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009178 <_vfiprintf_r+0x220>
 8008fc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008fcc:	f04f 0901 	mov.w	r9, #1
 8008fd0:	4623      	mov	r3, r4
 8008fd2:	469a      	mov	sl, r3
 8008fd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fd8:	b10a      	cbz	r2, 8008fde <_vfiprintf_r+0x86>
 8008fda:	2a25      	cmp	r2, #37	; 0x25
 8008fdc:	d1f9      	bne.n	8008fd2 <_vfiprintf_r+0x7a>
 8008fde:	ebba 0b04 	subs.w	fp, sl, r4
 8008fe2:	d00b      	beq.n	8008ffc <_vfiprintf_r+0xa4>
 8008fe4:	465b      	mov	r3, fp
 8008fe6:	4622      	mov	r2, r4
 8008fe8:	4629      	mov	r1, r5
 8008fea:	4630      	mov	r0, r6
 8008fec:	f7ff ffa1 	bl	8008f32 <__sfputs_r>
 8008ff0:	3001      	adds	r0, #1
 8008ff2:	f000 80a9 	beq.w	8009148 <_vfiprintf_r+0x1f0>
 8008ff6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ff8:	445a      	add	r2, fp
 8008ffa:	9209      	str	r2, [sp, #36]	; 0x24
 8008ffc:	f89a 3000 	ldrb.w	r3, [sl]
 8009000:	2b00      	cmp	r3, #0
 8009002:	f000 80a1 	beq.w	8009148 <_vfiprintf_r+0x1f0>
 8009006:	2300      	movs	r3, #0
 8009008:	f04f 32ff 	mov.w	r2, #4294967295
 800900c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009010:	f10a 0a01 	add.w	sl, sl, #1
 8009014:	9304      	str	r3, [sp, #16]
 8009016:	9307      	str	r3, [sp, #28]
 8009018:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800901c:	931a      	str	r3, [sp, #104]	; 0x68
 800901e:	4654      	mov	r4, sl
 8009020:	2205      	movs	r2, #5
 8009022:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009026:	4854      	ldr	r0, [pc, #336]	; (8009178 <_vfiprintf_r+0x220>)
 8009028:	f7f7 f8d2 	bl	80001d0 <memchr>
 800902c:	9a04      	ldr	r2, [sp, #16]
 800902e:	b9d8      	cbnz	r0, 8009068 <_vfiprintf_r+0x110>
 8009030:	06d1      	lsls	r1, r2, #27
 8009032:	bf44      	itt	mi
 8009034:	2320      	movmi	r3, #32
 8009036:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800903a:	0713      	lsls	r3, r2, #28
 800903c:	bf44      	itt	mi
 800903e:	232b      	movmi	r3, #43	; 0x2b
 8009040:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009044:	f89a 3000 	ldrb.w	r3, [sl]
 8009048:	2b2a      	cmp	r3, #42	; 0x2a
 800904a:	d015      	beq.n	8009078 <_vfiprintf_r+0x120>
 800904c:	9a07      	ldr	r2, [sp, #28]
 800904e:	4654      	mov	r4, sl
 8009050:	2000      	movs	r0, #0
 8009052:	f04f 0c0a 	mov.w	ip, #10
 8009056:	4621      	mov	r1, r4
 8009058:	f811 3b01 	ldrb.w	r3, [r1], #1
 800905c:	3b30      	subs	r3, #48	; 0x30
 800905e:	2b09      	cmp	r3, #9
 8009060:	d94d      	bls.n	80090fe <_vfiprintf_r+0x1a6>
 8009062:	b1b0      	cbz	r0, 8009092 <_vfiprintf_r+0x13a>
 8009064:	9207      	str	r2, [sp, #28]
 8009066:	e014      	b.n	8009092 <_vfiprintf_r+0x13a>
 8009068:	eba0 0308 	sub.w	r3, r0, r8
 800906c:	fa09 f303 	lsl.w	r3, r9, r3
 8009070:	4313      	orrs	r3, r2
 8009072:	9304      	str	r3, [sp, #16]
 8009074:	46a2      	mov	sl, r4
 8009076:	e7d2      	b.n	800901e <_vfiprintf_r+0xc6>
 8009078:	9b03      	ldr	r3, [sp, #12]
 800907a:	1d19      	adds	r1, r3, #4
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	9103      	str	r1, [sp, #12]
 8009080:	2b00      	cmp	r3, #0
 8009082:	bfbb      	ittet	lt
 8009084:	425b      	neglt	r3, r3
 8009086:	f042 0202 	orrlt.w	r2, r2, #2
 800908a:	9307      	strge	r3, [sp, #28]
 800908c:	9307      	strlt	r3, [sp, #28]
 800908e:	bfb8      	it	lt
 8009090:	9204      	strlt	r2, [sp, #16]
 8009092:	7823      	ldrb	r3, [r4, #0]
 8009094:	2b2e      	cmp	r3, #46	; 0x2e
 8009096:	d10c      	bne.n	80090b2 <_vfiprintf_r+0x15a>
 8009098:	7863      	ldrb	r3, [r4, #1]
 800909a:	2b2a      	cmp	r3, #42	; 0x2a
 800909c:	d134      	bne.n	8009108 <_vfiprintf_r+0x1b0>
 800909e:	9b03      	ldr	r3, [sp, #12]
 80090a0:	1d1a      	adds	r2, r3, #4
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	9203      	str	r2, [sp, #12]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	bfb8      	it	lt
 80090aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80090ae:	3402      	adds	r4, #2
 80090b0:	9305      	str	r3, [sp, #20]
 80090b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009188 <_vfiprintf_r+0x230>
 80090b6:	7821      	ldrb	r1, [r4, #0]
 80090b8:	2203      	movs	r2, #3
 80090ba:	4650      	mov	r0, sl
 80090bc:	f7f7 f888 	bl	80001d0 <memchr>
 80090c0:	b138      	cbz	r0, 80090d2 <_vfiprintf_r+0x17a>
 80090c2:	9b04      	ldr	r3, [sp, #16]
 80090c4:	eba0 000a 	sub.w	r0, r0, sl
 80090c8:	2240      	movs	r2, #64	; 0x40
 80090ca:	4082      	lsls	r2, r0
 80090cc:	4313      	orrs	r3, r2
 80090ce:	3401      	adds	r4, #1
 80090d0:	9304      	str	r3, [sp, #16]
 80090d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090d6:	4829      	ldr	r0, [pc, #164]	; (800917c <_vfiprintf_r+0x224>)
 80090d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80090dc:	2206      	movs	r2, #6
 80090de:	f7f7 f877 	bl	80001d0 <memchr>
 80090e2:	2800      	cmp	r0, #0
 80090e4:	d03f      	beq.n	8009166 <_vfiprintf_r+0x20e>
 80090e6:	4b26      	ldr	r3, [pc, #152]	; (8009180 <_vfiprintf_r+0x228>)
 80090e8:	bb1b      	cbnz	r3, 8009132 <_vfiprintf_r+0x1da>
 80090ea:	9b03      	ldr	r3, [sp, #12]
 80090ec:	3307      	adds	r3, #7
 80090ee:	f023 0307 	bic.w	r3, r3, #7
 80090f2:	3308      	adds	r3, #8
 80090f4:	9303      	str	r3, [sp, #12]
 80090f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090f8:	443b      	add	r3, r7
 80090fa:	9309      	str	r3, [sp, #36]	; 0x24
 80090fc:	e768      	b.n	8008fd0 <_vfiprintf_r+0x78>
 80090fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8009102:	460c      	mov	r4, r1
 8009104:	2001      	movs	r0, #1
 8009106:	e7a6      	b.n	8009056 <_vfiprintf_r+0xfe>
 8009108:	2300      	movs	r3, #0
 800910a:	3401      	adds	r4, #1
 800910c:	9305      	str	r3, [sp, #20]
 800910e:	4619      	mov	r1, r3
 8009110:	f04f 0c0a 	mov.w	ip, #10
 8009114:	4620      	mov	r0, r4
 8009116:	f810 2b01 	ldrb.w	r2, [r0], #1
 800911a:	3a30      	subs	r2, #48	; 0x30
 800911c:	2a09      	cmp	r2, #9
 800911e:	d903      	bls.n	8009128 <_vfiprintf_r+0x1d0>
 8009120:	2b00      	cmp	r3, #0
 8009122:	d0c6      	beq.n	80090b2 <_vfiprintf_r+0x15a>
 8009124:	9105      	str	r1, [sp, #20]
 8009126:	e7c4      	b.n	80090b2 <_vfiprintf_r+0x15a>
 8009128:	fb0c 2101 	mla	r1, ip, r1, r2
 800912c:	4604      	mov	r4, r0
 800912e:	2301      	movs	r3, #1
 8009130:	e7f0      	b.n	8009114 <_vfiprintf_r+0x1bc>
 8009132:	ab03      	add	r3, sp, #12
 8009134:	9300      	str	r3, [sp, #0]
 8009136:	462a      	mov	r2, r5
 8009138:	4b12      	ldr	r3, [pc, #72]	; (8009184 <_vfiprintf_r+0x22c>)
 800913a:	a904      	add	r1, sp, #16
 800913c:	4630      	mov	r0, r6
 800913e:	f3af 8000 	nop.w
 8009142:	4607      	mov	r7, r0
 8009144:	1c78      	adds	r0, r7, #1
 8009146:	d1d6      	bne.n	80090f6 <_vfiprintf_r+0x19e>
 8009148:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800914a:	07d9      	lsls	r1, r3, #31
 800914c:	d405      	bmi.n	800915a <_vfiprintf_r+0x202>
 800914e:	89ab      	ldrh	r3, [r5, #12]
 8009150:	059a      	lsls	r2, r3, #22
 8009152:	d402      	bmi.n	800915a <_vfiprintf_r+0x202>
 8009154:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009156:	f7ff fdce 	bl	8008cf6 <__retarget_lock_release_recursive>
 800915a:	89ab      	ldrh	r3, [r5, #12]
 800915c:	065b      	lsls	r3, r3, #25
 800915e:	f53f af1d 	bmi.w	8008f9c <_vfiprintf_r+0x44>
 8009162:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009164:	e71c      	b.n	8008fa0 <_vfiprintf_r+0x48>
 8009166:	ab03      	add	r3, sp, #12
 8009168:	9300      	str	r3, [sp, #0]
 800916a:	462a      	mov	r2, r5
 800916c:	4b05      	ldr	r3, [pc, #20]	; (8009184 <_vfiprintf_r+0x22c>)
 800916e:	a904      	add	r1, sp, #16
 8009170:	4630      	mov	r0, r6
 8009172:	f000 f879 	bl	8009268 <_printf_i>
 8009176:	e7e4      	b.n	8009142 <_vfiprintf_r+0x1ea>
 8009178:	08009fe0 	.word	0x08009fe0
 800917c:	08009fea 	.word	0x08009fea
 8009180:	00000000 	.word	0x00000000
 8009184:	08008f33 	.word	0x08008f33
 8009188:	08009fe6 	.word	0x08009fe6

0800918c <_printf_common>:
 800918c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009190:	4616      	mov	r6, r2
 8009192:	4699      	mov	r9, r3
 8009194:	688a      	ldr	r2, [r1, #8]
 8009196:	690b      	ldr	r3, [r1, #16]
 8009198:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800919c:	4293      	cmp	r3, r2
 800919e:	bfb8      	it	lt
 80091a0:	4613      	movlt	r3, r2
 80091a2:	6033      	str	r3, [r6, #0]
 80091a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80091a8:	4607      	mov	r7, r0
 80091aa:	460c      	mov	r4, r1
 80091ac:	b10a      	cbz	r2, 80091b2 <_printf_common+0x26>
 80091ae:	3301      	adds	r3, #1
 80091b0:	6033      	str	r3, [r6, #0]
 80091b2:	6823      	ldr	r3, [r4, #0]
 80091b4:	0699      	lsls	r1, r3, #26
 80091b6:	bf42      	ittt	mi
 80091b8:	6833      	ldrmi	r3, [r6, #0]
 80091ba:	3302      	addmi	r3, #2
 80091bc:	6033      	strmi	r3, [r6, #0]
 80091be:	6825      	ldr	r5, [r4, #0]
 80091c0:	f015 0506 	ands.w	r5, r5, #6
 80091c4:	d106      	bne.n	80091d4 <_printf_common+0x48>
 80091c6:	f104 0a19 	add.w	sl, r4, #25
 80091ca:	68e3      	ldr	r3, [r4, #12]
 80091cc:	6832      	ldr	r2, [r6, #0]
 80091ce:	1a9b      	subs	r3, r3, r2
 80091d0:	42ab      	cmp	r3, r5
 80091d2:	dc26      	bgt.n	8009222 <_printf_common+0x96>
 80091d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80091d8:	1e13      	subs	r3, r2, #0
 80091da:	6822      	ldr	r2, [r4, #0]
 80091dc:	bf18      	it	ne
 80091de:	2301      	movne	r3, #1
 80091e0:	0692      	lsls	r2, r2, #26
 80091e2:	d42b      	bmi.n	800923c <_printf_common+0xb0>
 80091e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80091e8:	4649      	mov	r1, r9
 80091ea:	4638      	mov	r0, r7
 80091ec:	47c0      	blx	r8
 80091ee:	3001      	adds	r0, #1
 80091f0:	d01e      	beq.n	8009230 <_printf_common+0xa4>
 80091f2:	6823      	ldr	r3, [r4, #0]
 80091f4:	6922      	ldr	r2, [r4, #16]
 80091f6:	f003 0306 	and.w	r3, r3, #6
 80091fa:	2b04      	cmp	r3, #4
 80091fc:	bf02      	ittt	eq
 80091fe:	68e5      	ldreq	r5, [r4, #12]
 8009200:	6833      	ldreq	r3, [r6, #0]
 8009202:	1aed      	subeq	r5, r5, r3
 8009204:	68a3      	ldr	r3, [r4, #8]
 8009206:	bf0c      	ite	eq
 8009208:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800920c:	2500      	movne	r5, #0
 800920e:	4293      	cmp	r3, r2
 8009210:	bfc4      	itt	gt
 8009212:	1a9b      	subgt	r3, r3, r2
 8009214:	18ed      	addgt	r5, r5, r3
 8009216:	2600      	movs	r6, #0
 8009218:	341a      	adds	r4, #26
 800921a:	42b5      	cmp	r5, r6
 800921c:	d11a      	bne.n	8009254 <_printf_common+0xc8>
 800921e:	2000      	movs	r0, #0
 8009220:	e008      	b.n	8009234 <_printf_common+0xa8>
 8009222:	2301      	movs	r3, #1
 8009224:	4652      	mov	r2, sl
 8009226:	4649      	mov	r1, r9
 8009228:	4638      	mov	r0, r7
 800922a:	47c0      	blx	r8
 800922c:	3001      	adds	r0, #1
 800922e:	d103      	bne.n	8009238 <_printf_common+0xac>
 8009230:	f04f 30ff 	mov.w	r0, #4294967295
 8009234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009238:	3501      	adds	r5, #1
 800923a:	e7c6      	b.n	80091ca <_printf_common+0x3e>
 800923c:	18e1      	adds	r1, r4, r3
 800923e:	1c5a      	adds	r2, r3, #1
 8009240:	2030      	movs	r0, #48	; 0x30
 8009242:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009246:	4422      	add	r2, r4
 8009248:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800924c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009250:	3302      	adds	r3, #2
 8009252:	e7c7      	b.n	80091e4 <_printf_common+0x58>
 8009254:	2301      	movs	r3, #1
 8009256:	4622      	mov	r2, r4
 8009258:	4649      	mov	r1, r9
 800925a:	4638      	mov	r0, r7
 800925c:	47c0      	blx	r8
 800925e:	3001      	adds	r0, #1
 8009260:	d0e6      	beq.n	8009230 <_printf_common+0xa4>
 8009262:	3601      	adds	r6, #1
 8009264:	e7d9      	b.n	800921a <_printf_common+0x8e>
	...

08009268 <_printf_i>:
 8009268:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800926c:	7e0f      	ldrb	r7, [r1, #24]
 800926e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009270:	2f78      	cmp	r7, #120	; 0x78
 8009272:	4691      	mov	r9, r2
 8009274:	4680      	mov	r8, r0
 8009276:	460c      	mov	r4, r1
 8009278:	469a      	mov	sl, r3
 800927a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800927e:	d807      	bhi.n	8009290 <_printf_i+0x28>
 8009280:	2f62      	cmp	r7, #98	; 0x62
 8009282:	d80a      	bhi.n	800929a <_printf_i+0x32>
 8009284:	2f00      	cmp	r7, #0
 8009286:	f000 80d4 	beq.w	8009432 <_printf_i+0x1ca>
 800928a:	2f58      	cmp	r7, #88	; 0x58
 800928c:	f000 80c0 	beq.w	8009410 <_printf_i+0x1a8>
 8009290:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009294:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009298:	e03a      	b.n	8009310 <_printf_i+0xa8>
 800929a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800929e:	2b15      	cmp	r3, #21
 80092a0:	d8f6      	bhi.n	8009290 <_printf_i+0x28>
 80092a2:	a101      	add	r1, pc, #4	; (adr r1, 80092a8 <_printf_i+0x40>)
 80092a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80092a8:	08009301 	.word	0x08009301
 80092ac:	08009315 	.word	0x08009315
 80092b0:	08009291 	.word	0x08009291
 80092b4:	08009291 	.word	0x08009291
 80092b8:	08009291 	.word	0x08009291
 80092bc:	08009291 	.word	0x08009291
 80092c0:	08009315 	.word	0x08009315
 80092c4:	08009291 	.word	0x08009291
 80092c8:	08009291 	.word	0x08009291
 80092cc:	08009291 	.word	0x08009291
 80092d0:	08009291 	.word	0x08009291
 80092d4:	08009419 	.word	0x08009419
 80092d8:	08009341 	.word	0x08009341
 80092dc:	080093d3 	.word	0x080093d3
 80092e0:	08009291 	.word	0x08009291
 80092e4:	08009291 	.word	0x08009291
 80092e8:	0800943b 	.word	0x0800943b
 80092ec:	08009291 	.word	0x08009291
 80092f0:	08009341 	.word	0x08009341
 80092f4:	08009291 	.word	0x08009291
 80092f8:	08009291 	.word	0x08009291
 80092fc:	080093db 	.word	0x080093db
 8009300:	682b      	ldr	r3, [r5, #0]
 8009302:	1d1a      	adds	r2, r3, #4
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	602a      	str	r2, [r5, #0]
 8009308:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800930c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009310:	2301      	movs	r3, #1
 8009312:	e09f      	b.n	8009454 <_printf_i+0x1ec>
 8009314:	6820      	ldr	r0, [r4, #0]
 8009316:	682b      	ldr	r3, [r5, #0]
 8009318:	0607      	lsls	r7, r0, #24
 800931a:	f103 0104 	add.w	r1, r3, #4
 800931e:	6029      	str	r1, [r5, #0]
 8009320:	d501      	bpl.n	8009326 <_printf_i+0xbe>
 8009322:	681e      	ldr	r6, [r3, #0]
 8009324:	e003      	b.n	800932e <_printf_i+0xc6>
 8009326:	0646      	lsls	r6, r0, #25
 8009328:	d5fb      	bpl.n	8009322 <_printf_i+0xba>
 800932a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800932e:	2e00      	cmp	r6, #0
 8009330:	da03      	bge.n	800933a <_printf_i+0xd2>
 8009332:	232d      	movs	r3, #45	; 0x2d
 8009334:	4276      	negs	r6, r6
 8009336:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800933a:	485a      	ldr	r0, [pc, #360]	; (80094a4 <_printf_i+0x23c>)
 800933c:	230a      	movs	r3, #10
 800933e:	e012      	b.n	8009366 <_printf_i+0xfe>
 8009340:	682b      	ldr	r3, [r5, #0]
 8009342:	6820      	ldr	r0, [r4, #0]
 8009344:	1d19      	adds	r1, r3, #4
 8009346:	6029      	str	r1, [r5, #0]
 8009348:	0605      	lsls	r5, r0, #24
 800934a:	d501      	bpl.n	8009350 <_printf_i+0xe8>
 800934c:	681e      	ldr	r6, [r3, #0]
 800934e:	e002      	b.n	8009356 <_printf_i+0xee>
 8009350:	0641      	lsls	r1, r0, #25
 8009352:	d5fb      	bpl.n	800934c <_printf_i+0xe4>
 8009354:	881e      	ldrh	r6, [r3, #0]
 8009356:	4853      	ldr	r0, [pc, #332]	; (80094a4 <_printf_i+0x23c>)
 8009358:	2f6f      	cmp	r7, #111	; 0x6f
 800935a:	bf0c      	ite	eq
 800935c:	2308      	moveq	r3, #8
 800935e:	230a      	movne	r3, #10
 8009360:	2100      	movs	r1, #0
 8009362:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009366:	6865      	ldr	r5, [r4, #4]
 8009368:	60a5      	str	r5, [r4, #8]
 800936a:	2d00      	cmp	r5, #0
 800936c:	bfa2      	ittt	ge
 800936e:	6821      	ldrge	r1, [r4, #0]
 8009370:	f021 0104 	bicge.w	r1, r1, #4
 8009374:	6021      	strge	r1, [r4, #0]
 8009376:	b90e      	cbnz	r6, 800937c <_printf_i+0x114>
 8009378:	2d00      	cmp	r5, #0
 800937a:	d04b      	beq.n	8009414 <_printf_i+0x1ac>
 800937c:	4615      	mov	r5, r2
 800937e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009382:	fb03 6711 	mls	r7, r3, r1, r6
 8009386:	5dc7      	ldrb	r7, [r0, r7]
 8009388:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800938c:	4637      	mov	r7, r6
 800938e:	42bb      	cmp	r3, r7
 8009390:	460e      	mov	r6, r1
 8009392:	d9f4      	bls.n	800937e <_printf_i+0x116>
 8009394:	2b08      	cmp	r3, #8
 8009396:	d10b      	bne.n	80093b0 <_printf_i+0x148>
 8009398:	6823      	ldr	r3, [r4, #0]
 800939a:	07de      	lsls	r6, r3, #31
 800939c:	d508      	bpl.n	80093b0 <_printf_i+0x148>
 800939e:	6923      	ldr	r3, [r4, #16]
 80093a0:	6861      	ldr	r1, [r4, #4]
 80093a2:	4299      	cmp	r1, r3
 80093a4:	bfde      	ittt	le
 80093a6:	2330      	movle	r3, #48	; 0x30
 80093a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80093ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 80093b0:	1b52      	subs	r2, r2, r5
 80093b2:	6122      	str	r2, [r4, #16]
 80093b4:	f8cd a000 	str.w	sl, [sp]
 80093b8:	464b      	mov	r3, r9
 80093ba:	aa03      	add	r2, sp, #12
 80093bc:	4621      	mov	r1, r4
 80093be:	4640      	mov	r0, r8
 80093c0:	f7ff fee4 	bl	800918c <_printf_common>
 80093c4:	3001      	adds	r0, #1
 80093c6:	d14a      	bne.n	800945e <_printf_i+0x1f6>
 80093c8:	f04f 30ff 	mov.w	r0, #4294967295
 80093cc:	b004      	add	sp, #16
 80093ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093d2:	6823      	ldr	r3, [r4, #0]
 80093d4:	f043 0320 	orr.w	r3, r3, #32
 80093d8:	6023      	str	r3, [r4, #0]
 80093da:	4833      	ldr	r0, [pc, #204]	; (80094a8 <_printf_i+0x240>)
 80093dc:	2778      	movs	r7, #120	; 0x78
 80093de:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80093e2:	6823      	ldr	r3, [r4, #0]
 80093e4:	6829      	ldr	r1, [r5, #0]
 80093e6:	061f      	lsls	r7, r3, #24
 80093e8:	f851 6b04 	ldr.w	r6, [r1], #4
 80093ec:	d402      	bmi.n	80093f4 <_printf_i+0x18c>
 80093ee:	065f      	lsls	r7, r3, #25
 80093f0:	bf48      	it	mi
 80093f2:	b2b6      	uxthmi	r6, r6
 80093f4:	07df      	lsls	r7, r3, #31
 80093f6:	bf48      	it	mi
 80093f8:	f043 0320 	orrmi.w	r3, r3, #32
 80093fc:	6029      	str	r1, [r5, #0]
 80093fe:	bf48      	it	mi
 8009400:	6023      	strmi	r3, [r4, #0]
 8009402:	b91e      	cbnz	r6, 800940c <_printf_i+0x1a4>
 8009404:	6823      	ldr	r3, [r4, #0]
 8009406:	f023 0320 	bic.w	r3, r3, #32
 800940a:	6023      	str	r3, [r4, #0]
 800940c:	2310      	movs	r3, #16
 800940e:	e7a7      	b.n	8009360 <_printf_i+0xf8>
 8009410:	4824      	ldr	r0, [pc, #144]	; (80094a4 <_printf_i+0x23c>)
 8009412:	e7e4      	b.n	80093de <_printf_i+0x176>
 8009414:	4615      	mov	r5, r2
 8009416:	e7bd      	b.n	8009394 <_printf_i+0x12c>
 8009418:	682b      	ldr	r3, [r5, #0]
 800941a:	6826      	ldr	r6, [r4, #0]
 800941c:	6961      	ldr	r1, [r4, #20]
 800941e:	1d18      	adds	r0, r3, #4
 8009420:	6028      	str	r0, [r5, #0]
 8009422:	0635      	lsls	r5, r6, #24
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	d501      	bpl.n	800942c <_printf_i+0x1c4>
 8009428:	6019      	str	r1, [r3, #0]
 800942a:	e002      	b.n	8009432 <_printf_i+0x1ca>
 800942c:	0670      	lsls	r0, r6, #25
 800942e:	d5fb      	bpl.n	8009428 <_printf_i+0x1c0>
 8009430:	8019      	strh	r1, [r3, #0]
 8009432:	2300      	movs	r3, #0
 8009434:	6123      	str	r3, [r4, #16]
 8009436:	4615      	mov	r5, r2
 8009438:	e7bc      	b.n	80093b4 <_printf_i+0x14c>
 800943a:	682b      	ldr	r3, [r5, #0]
 800943c:	1d1a      	adds	r2, r3, #4
 800943e:	602a      	str	r2, [r5, #0]
 8009440:	681d      	ldr	r5, [r3, #0]
 8009442:	6862      	ldr	r2, [r4, #4]
 8009444:	2100      	movs	r1, #0
 8009446:	4628      	mov	r0, r5
 8009448:	f7f6 fec2 	bl	80001d0 <memchr>
 800944c:	b108      	cbz	r0, 8009452 <_printf_i+0x1ea>
 800944e:	1b40      	subs	r0, r0, r5
 8009450:	6060      	str	r0, [r4, #4]
 8009452:	6863      	ldr	r3, [r4, #4]
 8009454:	6123      	str	r3, [r4, #16]
 8009456:	2300      	movs	r3, #0
 8009458:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800945c:	e7aa      	b.n	80093b4 <_printf_i+0x14c>
 800945e:	6923      	ldr	r3, [r4, #16]
 8009460:	462a      	mov	r2, r5
 8009462:	4649      	mov	r1, r9
 8009464:	4640      	mov	r0, r8
 8009466:	47d0      	blx	sl
 8009468:	3001      	adds	r0, #1
 800946a:	d0ad      	beq.n	80093c8 <_printf_i+0x160>
 800946c:	6823      	ldr	r3, [r4, #0]
 800946e:	079b      	lsls	r3, r3, #30
 8009470:	d413      	bmi.n	800949a <_printf_i+0x232>
 8009472:	68e0      	ldr	r0, [r4, #12]
 8009474:	9b03      	ldr	r3, [sp, #12]
 8009476:	4298      	cmp	r0, r3
 8009478:	bfb8      	it	lt
 800947a:	4618      	movlt	r0, r3
 800947c:	e7a6      	b.n	80093cc <_printf_i+0x164>
 800947e:	2301      	movs	r3, #1
 8009480:	4632      	mov	r2, r6
 8009482:	4649      	mov	r1, r9
 8009484:	4640      	mov	r0, r8
 8009486:	47d0      	blx	sl
 8009488:	3001      	adds	r0, #1
 800948a:	d09d      	beq.n	80093c8 <_printf_i+0x160>
 800948c:	3501      	adds	r5, #1
 800948e:	68e3      	ldr	r3, [r4, #12]
 8009490:	9903      	ldr	r1, [sp, #12]
 8009492:	1a5b      	subs	r3, r3, r1
 8009494:	42ab      	cmp	r3, r5
 8009496:	dcf2      	bgt.n	800947e <_printf_i+0x216>
 8009498:	e7eb      	b.n	8009472 <_printf_i+0x20a>
 800949a:	2500      	movs	r5, #0
 800949c:	f104 0619 	add.w	r6, r4, #25
 80094a0:	e7f5      	b.n	800948e <_printf_i+0x226>
 80094a2:	bf00      	nop
 80094a4:	08009ff1 	.word	0x08009ff1
 80094a8:	0800a002 	.word	0x0800a002

080094ac <__sflush_r>:
 80094ac:	898a      	ldrh	r2, [r1, #12]
 80094ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094b2:	4605      	mov	r5, r0
 80094b4:	0710      	lsls	r0, r2, #28
 80094b6:	460c      	mov	r4, r1
 80094b8:	d458      	bmi.n	800956c <__sflush_r+0xc0>
 80094ba:	684b      	ldr	r3, [r1, #4]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	dc05      	bgt.n	80094cc <__sflush_r+0x20>
 80094c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	dc02      	bgt.n	80094cc <__sflush_r+0x20>
 80094c6:	2000      	movs	r0, #0
 80094c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80094ce:	2e00      	cmp	r6, #0
 80094d0:	d0f9      	beq.n	80094c6 <__sflush_r+0x1a>
 80094d2:	2300      	movs	r3, #0
 80094d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80094d8:	682f      	ldr	r7, [r5, #0]
 80094da:	6a21      	ldr	r1, [r4, #32]
 80094dc:	602b      	str	r3, [r5, #0]
 80094de:	d032      	beq.n	8009546 <__sflush_r+0x9a>
 80094e0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80094e2:	89a3      	ldrh	r3, [r4, #12]
 80094e4:	075a      	lsls	r2, r3, #29
 80094e6:	d505      	bpl.n	80094f4 <__sflush_r+0x48>
 80094e8:	6863      	ldr	r3, [r4, #4]
 80094ea:	1ac0      	subs	r0, r0, r3
 80094ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80094ee:	b10b      	cbz	r3, 80094f4 <__sflush_r+0x48>
 80094f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80094f2:	1ac0      	subs	r0, r0, r3
 80094f4:	2300      	movs	r3, #0
 80094f6:	4602      	mov	r2, r0
 80094f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80094fa:	6a21      	ldr	r1, [r4, #32]
 80094fc:	4628      	mov	r0, r5
 80094fe:	47b0      	blx	r6
 8009500:	1c43      	adds	r3, r0, #1
 8009502:	89a3      	ldrh	r3, [r4, #12]
 8009504:	d106      	bne.n	8009514 <__sflush_r+0x68>
 8009506:	6829      	ldr	r1, [r5, #0]
 8009508:	291d      	cmp	r1, #29
 800950a:	d82b      	bhi.n	8009564 <__sflush_r+0xb8>
 800950c:	4a29      	ldr	r2, [pc, #164]	; (80095b4 <__sflush_r+0x108>)
 800950e:	410a      	asrs	r2, r1
 8009510:	07d6      	lsls	r6, r2, #31
 8009512:	d427      	bmi.n	8009564 <__sflush_r+0xb8>
 8009514:	2200      	movs	r2, #0
 8009516:	6062      	str	r2, [r4, #4]
 8009518:	04d9      	lsls	r1, r3, #19
 800951a:	6922      	ldr	r2, [r4, #16]
 800951c:	6022      	str	r2, [r4, #0]
 800951e:	d504      	bpl.n	800952a <__sflush_r+0x7e>
 8009520:	1c42      	adds	r2, r0, #1
 8009522:	d101      	bne.n	8009528 <__sflush_r+0x7c>
 8009524:	682b      	ldr	r3, [r5, #0]
 8009526:	b903      	cbnz	r3, 800952a <__sflush_r+0x7e>
 8009528:	6560      	str	r0, [r4, #84]	; 0x54
 800952a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800952c:	602f      	str	r7, [r5, #0]
 800952e:	2900      	cmp	r1, #0
 8009530:	d0c9      	beq.n	80094c6 <__sflush_r+0x1a>
 8009532:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009536:	4299      	cmp	r1, r3
 8009538:	d002      	beq.n	8009540 <__sflush_r+0x94>
 800953a:	4628      	mov	r0, r5
 800953c:	f7ff fbea 	bl	8008d14 <_free_r>
 8009540:	2000      	movs	r0, #0
 8009542:	6360      	str	r0, [r4, #52]	; 0x34
 8009544:	e7c0      	b.n	80094c8 <__sflush_r+0x1c>
 8009546:	2301      	movs	r3, #1
 8009548:	4628      	mov	r0, r5
 800954a:	47b0      	blx	r6
 800954c:	1c41      	adds	r1, r0, #1
 800954e:	d1c8      	bne.n	80094e2 <__sflush_r+0x36>
 8009550:	682b      	ldr	r3, [r5, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d0c5      	beq.n	80094e2 <__sflush_r+0x36>
 8009556:	2b1d      	cmp	r3, #29
 8009558:	d001      	beq.n	800955e <__sflush_r+0xb2>
 800955a:	2b16      	cmp	r3, #22
 800955c:	d101      	bne.n	8009562 <__sflush_r+0xb6>
 800955e:	602f      	str	r7, [r5, #0]
 8009560:	e7b1      	b.n	80094c6 <__sflush_r+0x1a>
 8009562:	89a3      	ldrh	r3, [r4, #12]
 8009564:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009568:	81a3      	strh	r3, [r4, #12]
 800956a:	e7ad      	b.n	80094c8 <__sflush_r+0x1c>
 800956c:	690f      	ldr	r7, [r1, #16]
 800956e:	2f00      	cmp	r7, #0
 8009570:	d0a9      	beq.n	80094c6 <__sflush_r+0x1a>
 8009572:	0793      	lsls	r3, r2, #30
 8009574:	680e      	ldr	r6, [r1, #0]
 8009576:	bf08      	it	eq
 8009578:	694b      	ldreq	r3, [r1, #20]
 800957a:	600f      	str	r7, [r1, #0]
 800957c:	bf18      	it	ne
 800957e:	2300      	movne	r3, #0
 8009580:	eba6 0807 	sub.w	r8, r6, r7
 8009584:	608b      	str	r3, [r1, #8]
 8009586:	f1b8 0f00 	cmp.w	r8, #0
 800958a:	dd9c      	ble.n	80094c6 <__sflush_r+0x1a>
 800958c:	6a21      	ldr	r1, [r4, #32]
 800958e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009590:	4643      	mov	r3, r8
 8009592:	463a      	mov	r2, r7
 8009594:	4628      	mov	r0, r5
 8009596:	47b0      	blx	r6
 8009598:	2800      	cmp	r0, #0
 800959a:	dc06      	bgt.n	80095aa <__sflush_r+0xfe>
 800959c:	89a3      	ldrh	r3, [r4, #12]
 800959e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095a2:	81a3      	strh	r3, [r4, #12]
 80095a4:	f04f 30ff 	mov.w	r0, #4294967295
 80095a8:	e78e      	b.n	80094c8 <__sflush_r+0x1c>
 80095aa:	4407      	add	r7, r0
 80095ac:	eba8 0800 	sub.w	r8, r8, r0
 80095b0:	e7e9      	b.n	8009586 <__sflush_r+0xda>
 80095b2:	bf00      	nop
 80095b4:	dfbffffe 	.word	0xdfbffffe

080095b8 <_fflush_r>:
 80095b8:	b538      	push	{r3, r4, r5, lr}
 80095ba:	690b      	ldr	r3, [r1, #16]
 80095bc:	4605      	mov	r5, r0
 80095be:	460c      	mov	r4, r1
 80095c0:	b913      	cbnz	r3, 80095c8 <_fflush_r+0x10>
 80095c2:	2500      	movs	r5, #0
 80095c4:	4628      	mov	r0, r5
 80095c6:	bd38      	pop	{r3, r4, r5, pc}
 80095c8:	b118      	cbz	r0, 80095d2 <_fflush_r+0x1a>
 80095ca:	6a03      	ldr	r3, [r0, #32]
 80095cc:	b90b      	cbnz	r3, 80095d2 <_fflush_r+0x1a>
 80095ce:	f7ff f98d 	bl	80088ec <__sinit>
 80095d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d0f3      	beq.n	80095c2 <_fflush_r+0xa>
 80095da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80095dc:	07d0      	lsls	r0, r2, #31
 80095de:	d404      	bmi.n	80095ea <_fflush_r+0x32>
 80095e0:	0599      	lsls	r1, r3, #22
 80095e2:	d402      	bmi.n	80095ea <_fflush_r+0x32>
 80095e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80095e6:	f7ff fb85 	bl	8008cf4 <__retarget_lock_acquire_recursive>
 80095ea:	4628      	mov	r0, r5
 80095ec:	4621      	mov	r1, r4
 80095ee:	f7ff ff5d 	bl	80094ac <__sflush_r>
 80095f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80095f4:	07da      	lsls	r2, r3, #31
 80095f6:	4605      	mov	r5, r0
 80095f8:	d4e4      	bmi.n	80095c4 <_fflush_r+0xc>
 80095fa:	89a3      	ldrh	r3, [r4, #12]
 80095fc:	059b      	lsls	r3, r3, #22
 80095fe:	d4e1      	bmi.n	80095c4 <_fflush_r+0xc>
 8009600:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009602:	f7ff fb78 	bl	8008cf6 <__retarget_lock_release_recursive>
 8009606:	e7dd      	b.n	80095c4 <_fflush_r+0xc>

08009608 <__swhatbuf_r>:
 8009608:	b570      	push	{r4, r5, r6, lr}
 800960a:	460c      	mov	r4, r1
 800960c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009610:	2900      	cmp	r1, #0
 8009612:	b096      	sub	sp, #88	; 0x58
 8009614:	4615      	mov	r5, r2
 8009616:	461e      	mov	r6, r3
 8009618:	da0d      	bge.n	8009636 <__swhatbuf_r+0x2e>
 800961a:	89a3      	ldrh	r3, [r4, #12]
 800961c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009620:	f04f 0100 	mov.w	r1, #0
 8009624:	bf0c      	ite	eq
 8009626:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800962a:	2340      	movne	r3, #64	; 0x40
 800962c:	2000      	movs	r0, #0
 800962e:	6031      	str	r1, [r6, #0]
 8009630:	602b      	str	r3, [r5, #0]
 8009632:	b016      	add	sp, #88	; 0x58
 8009634:	bd70      	pop	{r4, r5, r6, pc}
 8009636:	466a      	mov	r2, sp
 8009638:	f000 f848 	bl	80096cc <_fstat_r>
 800963c:	2800      	cmp	r0, #0
 800963e:	dbec      	blt.n	800961a <__swhatbuf_r+0x12>
 8009640:	9901      	ldr	r1, [sp, #4]
 8009642:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009646:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800964a:	4259      	negs	r1, r3
 800964c:	4159      	adcs	r1, r3
 800964e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009652:	e7eb      	b.n	800962c <__swhatbuf_r+0x24>

08009654 <__smakebuf_r>:
 8009654:	898b      	ldrh	r3, [r1, #12]
 8009656:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009658:	079d      	lsls	r5, r3, #30
 800965a:	4606      	mov	r6, r0
 800965c:	460c      	mov	r4, r1
 800965e:	d507      	bpl.n	8009670 <__smakebuf_r+0x1c>
 8009660:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009664:	6023      	str	r3, [r4, #0]
 8009666:	6123      	str	r3, [r4, #16]
 8009668:	2301      	movs	r3, #1
 800966a:	6163      	str	r3, [r4, #20]
 800966c:	b002      	add	sp, #8
 800966e:	bd70      	pop	{r4, r5, r6, pc}
 8009670:	ab01      	add	r3, sp, #4
 8009672:	466a      	mov	r2, sp
 8009674:	f7ff ffc8 	bl	8009608 <__swhatbuf_r>
 8009678:	9900      	ldr	r1, [sp, #0]
 800967a:	4605      	mov	r5, r0
 800967c:	4630      	mov	r0, r6
 800967e:	f7ff fbb5 	bl	8008dec <_malloc_r>
 8009682:	b948      	cbnz	r0, 8009698 <__smakebuf_r+0x44>
 8009684:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009688:	059a      	lsls	r2, r3, #22
 800968a:	d4ef      	bmi.n	800966c <__smakebuf_r+0x18>
 800968c:	f023 0303 	bic.w	r3, r3, #3
 8009690:	f043 0302 	orr.w	r3, r3, #2
 8009694:	81a3      	strh	r3, [r4, #12]
 8009696:	e7e3      	b.n	8009660 <__smakebuf_r+0xc>
 8009698:	89a3      	ldrh	r3, [r4, #12]
 800969a:	6020      	str	r0, [r4, #0]
 800969c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096a0:	81a3      	strh	r3, [r4, #12]
 80096a2:	9b00      	ldr	r3, [sp, #0]
 80096a4:	6163      	str	r3, [r4, #20]
 80096a6:	9b01      	ldr	r3, [sp, #4]
 80096a8:	6120      	str	r0, [r4, #16]
 80096aa:	b15b      	cbz	r3, 80096c4 <__smakebuf_r+0x70>
 80096ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096b0:	4630      	mov	r0, r6
 80096b2:	f000 f81d 	bl	80096f0 <_isatty_r>
 80096b6:	b128      	cbz	r0, 80096c4 <__smakebuf_r+0x70>
 80096b8:	89a3      	ldrh	r3, [r4, #12]
 80096ba:	f023 0303 	bic.w	r3, r3, #3
 80096be:	f043 0301 	orr.w	r3, r3, #1
 80096c2:	81a3      	strh	r3, [r4, #12]
 80096c4:	89a3      	ldrh	r3, [r4, #12]
 80096c6:	431d      	orrs	r5, r3
 80096c8:	81a5      	strh	r5, [r4, #12]
 80096ca:	e7cf      	b.n	800966c <__smakebuf_r+0x18>

080096cc <_fstat_r>:
 80096cc:	b538      	push	{r3, r4, r5, lr}
 80096ce:	4d07      	ldr	r5, [pc, #28]	; (80096ec <_fstat_r+0x20>)
 80096d0:	2300      	movs	r3, #0
 80096d2:	4604      	mov	r4, r0
 80096d4:	4608      	mov	r0, r1
 80096d6:	4611      	mov	r1, r2
 80096d8:	602b      	str	r3, [r5, #0]
 80096da:	f7f8 fe36 	bl	800234a <_fstat>
 80096de:	1c43      	adds	r3, r0, #1
 80096e0:	d102      	bne.n	80096e8 <_fstat_r+0x1c>
 80096e2:	682b      	ldr	r3, [r5, #0]
 80096e4:	b103      	cbz	r3, 80096e8 <_fstat_r+0x1c>
 80096e6:	6023      	str	r3, [r4, #0]
 80096e8:	bd38      	pop	{r3, r4, r5, pc}
 80096ea:	bf00      	nop
 80096ec:	20000a18 	.word	0x20000a18

080096f0 <_isatty_r>:
 80096f0:	b538      	push	{r3, r4, r5, lr}
 80096f2:	4d06      	ldr	r5, [pc, #24]	; (800970c <_isatty_r+0x1c>)
 80096f4:	2300      	movs	r3, #0
 80096f6:	4604      	mov	r4, r0
 80096f8:	4608      	mov	r0, r1
 80096fa:	602b      	str	r3, [r5, #0]
 80096fc:	f7f8 fe35 	bl	800236a <_isatty>
 8009700:	1c43      	adds	r3, r0, #1
 8009702:	d102      	bne.n	800970a <_isatty_r+0x1a>
 8009704:	682b      	ldr	r3, [r5, #0]
 8009706:	b103      	cbz	r3, 800970a <_isatty_r+0x1a>
 8009708:	6023      	str	r3, [r4, #0]
 800970a:	bd38      	pop	{r3, r4, r5, pc}
 800970c:	20000a18 	.word	0x20000a18

08009710 <_sbrk_r>:
 8009710:	b538      	push	{r3, r4, r5, lr}
 8009712:	4d06      	ldr	r5, [pc, #24]	; (800972c <_sbrk_r+0x1c>)
 8009714:	2300      	movs	r3, #0
 8009716:	4604      	mov	r4, r0
 8009718:	4608      	mov	r0, r1
 800971a:	602b      	str	r3, [r5, #0]
 800971c:	f7f8 fe3e 	bl	800239c <_sbrk>
 8009720:	1c43      	adds	r3, r0, #1
 8009722:	d102      	bne.n	800972a <_sbrk_r+0x1a>
 8009724:	682b      	ldr	r3, [r5, #0]
 8009726:	b103      	cbz	r3, 800972a <_sbrk_r+0x1a>
 8009728:	6023      	str	r3, [r4, #0]
 800972a:	bd38      	pop	{r3, r4, r5, pc}
 800972c:	20000a18 	.word	0x20000a18

08009730 <_init>:
 8009730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009732:	bf00      	nop
 8009734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009736:	bc08      	pop	{r3}
 8009738:	469e      	mov	lr, r3
 800973a:	4770      	bx	lr

0800973c <_fini>:
 800973c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800973e:	bf00      	nop
 8009740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009742:	bc08      	pop	{r3}
 8009744:	469e      	mov	lr, r3
 8009746:	4770      	bx	lr
