<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="axi_vip_pkg" />
            <top_module name="glbl" />
            <top_module name="std" />
            <top_module name="tb" />
            <top_module name="types_pkg" />
            <top_module name="xil_common_vip_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="563.106666 us"></ZoomStartTime>
      <ZoomEndTime time="568.026667 us"></ZoomEndTime>
      <Cursor1Time time="573.165000 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="234"></NameColumnWidth>
      <ValueColumnWidth column_width="131"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="42" />
   <wave_markers>
      <marker time="5912421" label="" />
   </wave_markers>
   <wvobject fp_name="/tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/rstn" type="logic">
      <obj_property name="ElementShortName">rstn</obj_property>
      <obj_property name="ObjectShortName">rstn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/tmp_clk" type="logic">
      <obj_property name="ElementShortName">tmp_clk</obj_property>
      <obj_property name="ObjectShortName">tmp_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/tmp_rstn" type="logic">
      <obj_property name="ElementShortName">tmp_rstn</obj_property>
      <obj_property name="ObjectShortName">tmp_rstn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/resp" type="logic">
      <obj_property name="ElementShortName">resp</obj_property>
      <obj_property name="ObjectShortName">resp</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/read_data" type="array">
      <obj_property name="ElementShortName">read_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/processing_system7_0/M_AXI_GP0_WDATA" type="array">
      <obj_property name="ElementShortName">M_AXI_GP0_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_GP0_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/controlsubsystemIP_0/riscv_resetbar" type="logic">
      <obj_property name="ElementShortName">riscv_resetbar</obj_property>
      <obj_property name="ObjectShortName">riscv_resetbar</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/controlsubsystemIP_0/riscv_clk_enable" type="logic">
      <obj_property name="ElementShortName">riscv_clk_enable</obj_property>
      <obj_property name="ObjectShortName">riscv_clk_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/clock" type="logic">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/resetbar" type="logic">
      <obj_property name="ElementShortName">resetbar</obj_property>
      <obj_property name="ObjectShortName">resetbar</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/input_0" type="array">
      <obj_property name="ElementShortName">input_0[31:0]</obj_property>
      <obj_property name="ObjectShortName">input_0[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/input_1" type="array">
      <obj_property name="ElementShortName">input_1[31:0]</obj_property>
      <obj_property name="ObjectShortName">input_1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/pc" type="array">
      <obj_property name="ElementShortName">pc[15:0]</obj_property>
      <obj_property name="ObjectShortName">pc[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/operation" type="array">
      <obj_property name="ElementShortName">operation[4:0]</obj_property>
      <obj_property name="ObjectShortName">operation[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/ALU_output" type="array">
      <obj_property name="ElementShortName">ALU_output[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_output[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/zero_flag" type="logic">
      <obj_property name="ElementShortName">zero_flag</obj_property>
      <obj_property name="ObjectShortName">zero_flag</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/JALorBRANCH" type="logic">
      <obj_property name="ElementShortName">JALorBRANCH</obj_property>
      <obj_property name="ObjectShortName">JALorBRANCH</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/result_temp" type="array">
      <obj_property name="ElementShortName">result_temp[31:0]</obj_property>
      <obj_property name="ObjectShortName">result_temp[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result" type="array">
      <obj_property name="ElementShortName">mul_result[63:0]</obj_property>
      <obj_property name="ObjectShortName">mul_result[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/branch_condition" type="logic">
      <obj_property name="ElementShortName">branch_condition</obj_property>
      <obj_property name="ObjectShortName">branch_condition</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/pc_plus_4" type="array">
      <obj_property name="ElementShortName">pc_plus_4[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_plus_4[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/is_jal_or_branch" type="logic">
      <obj_property name="ElementShortName">is_jal_or_branch</obj_property>
      <obj_property name="ObjectShortName">is_jal_or_branch</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rstbar" type="logic">
      <obj_property name="ElementShortName">rstbar</obj_property>
      <obj_property name="ObjectShortName">rstbar</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/ifidwrite" type="logic">
      <obj_property name="ElementShortName">ifidwrite</obj_property>
      <obj_property name="ObjectShortName">ifidwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/ifidflush" type="logic">
      <obj_property name="ElementShortName">ifidflush</obj_property>
      <obj_property name="ObjectShortName">ifidflush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/branch_taken" type="logic">
      <obj_property name="ElementShortName">branch_taken</obj_property>
      <obj_property name="ObjectShortName">branch_taken</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout" type="array">
      <obj_property name="ElementShortName">pcout[15:0]</obj_property>
      <obj_property name="ObjectShortName">pcout[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction" type="array">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/ifidinstructionout" type="array">
      <obj_property name="ElementShortName">ifidinstructionout[31:0]</obj_property>
      <obj_property name="ObjectShortName">ifidinstructionout[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/ifidpcout" type="array">
      <obj_property name="ElementShortName">ifidpcout[15:0]</obj_property>
      <obj_property name="ObjectShortName">ifidpcout[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs1_out" type="array">
      <obj_property name="ElementShortName">rs1_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs1_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs2_out" type="array">
      <obj_property name="ElementShortName">rs2_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs2_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rd_out" type="array">
      <obj_property name="ElementShortName">rd_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg" type="array">
      <obj_property name="ElementShortName">instruction_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction_reg[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg" type="array">
      <obj_property name="ElementShortName">pcout_reg[15:0]</obj_property>
      <obj_property name="ObjectShortName">pcout_reg[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rdout_reg" type="array">
      <obj_property name="ElementShortName">rdout_reg[4:0]</obj_property>
      <obj_property name="ObjectShortName">rdout_reg[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs1_reg" type="array">
      <obj_property name="ElementShortName">rs1_reg[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs1_reg[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rs2_reg" type="array">
      <obj_property name="ElementShortName">rs2_reg[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs2_reg[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/registerIP_0/U0/registers" type="array">
      <obj_property name="ElementShortName">registers[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">registers[0:31][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/datamemIP_0/U0/bram_mem" type="array">
      <obj_property name="ElementShortName">bram_mem[0:127][31:0]</obj_property>
      <obj_property name="ObjectShortName">bram_mem[0:127][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
</wave_config>
