#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027dcbe0 .scope module, "CPUTester" "CPUTester" 2 1;
 .timescale 0 0;
v0000000002936600_0 .var "clk", 0 0;
v0000000002936d80_0 .var "reset", 0 0;
S_00000000027dd970 .scope module, "CPU_Test1" "mipsCPUData1" 2 10, 3 1 0, S_00000000027dcbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000292c2c0_0 .net *"_s7", 3 0, L_0000000002997710;  1 drivers
v000000000292b3c0_0 .net "aluCode", 2 0, v000000000289be30_0;  1 drivers
v000000000292a600_0 .net "aluMuxOut", 31 0, v000000000289ba70_0;  1 drivers
v000000000292bfa0_0 .net "aluOut", 31 0, v000000000292b140_0;  1 drivers
v000000000292c400_0 .net "aluSource", 0 0, v000000000286db80_0;  1 drivers
v000000000292ab00_0 .net "andOut", 0 0, v000000000292aa60_0;  1 drivers
v000000000292ac40_0 .net "branch", 0 0, v000000000286c5a0_0;  1 drivers
v000000000292ad80_0 .net "branchAddOut", 31 0, v000000000292b000_0;  1 drivers
v000000000292b460_0 .net "branchMuxOut", 31 0, v000000000289bc50_0;  1 drivers
v000000000292b640_0 .net "clk", 0 0, v0000000002936600_0;  1 drivers
v000000000292b6e0_0 .net "instruction", 31 0, L_000000000293a600;  1 drivers
v000000000292b820_0 .net "jump", 0 0, v000000000286cd20_0;  1 drivers
v000000000292b8c0_0 .net "memRead", 0 0, v00000000028396f0_0;  1 drivers
v000000000292dda0_0 .net "memWrite", 0 0, v000000000292a2b0_0;  1 drivers
v000000000292e3e0_0 .net "mem_to_reg", 0 0, v0000000002929db0_0;  1 drivers
v000000000292e480_0 .net "next", 31 0, v0000000002928a50_0;  1 drivers
v000000000292f380_0 .net "pcAdd4", 31 0, L_00000000029982f0;  1 drivers
v000000000292e0c0_0 .net "pcOut", 31 0, v00000000029289b0_0;  1 drivers
v000000000292f420_0 .net "ramMuxOut", 31 0, v00000000029298b0_0;  1 drivers
v000000000292e8e0_0 .net "ramOut", 31 0, v000000000292b500_0;  1 drivers
v000000000292e840_0 .net "regMuxOut", 4 0, v0000000002928eb0_0;  1 drivers
v000000000292e160_0 .net "regOutA", 31 0, v000000000292a170_0;  1 drivers
v000000000292e020_0 .net "regOutB", 31 0, v0000000002929e50_0;  1 drivers
v000000000292d620_0 .net "reg_dst", 0 0, v0000000002928b90_0;  1 drivers
v000000000292de40_0 .net "reg_write", 0 0, v0000000002928910_0;  1 drivers
v000000000292e980_0 .net "reset", 0 0, v0000000002936d80_0;  1 drivers
v000000000292ea20_0 .net "shftLeft28Out", 27 0, v000000000292bdc0_0;  1 drivers
v000000000292dee0_0 .net "shftLeftOut", 31 0, v000000000292aba0_0;  1 drivers
v000000000292f060_0 .net "signExtOut", 31 0, v000000000292b5a0_0;  1 drivers
v000000000292e200_0 .net "unSign", 0 0, v0000000002928730_0;  1 drivers
v000000000292d6c0_0 .net "zFlag", 0 0, v000000000292bb40_0;  1 drivers
L_000000000293a6a0 .part L_000000000293a600, 26, 6;
L_0000000002997df0 .part L_000000000293a600, 16, 5;
L_0000000002997b70 .part L_000000000293a600, 11, 5;
L_0000000002997710 .part L_00000000029982f0, 28, 4;
L_00000000029966d0 .concat [ 28 4 0 0], v000000000292bdc0_0, L_0000000002997710;
L_0000000002996f90 .part L_000000000293a600, 21, 5;
L_0000000002998750 .part L_000000000293a600, 16, 5;
L_0000000002998430 .part L_000000000293a600, 0, 6;
L_0000000002998cf0 .part L_000000000293a600, 0, 16;
L_00000000029984d0 .part L_000000000293a600, 0, 26;
S_00000000027e1c00 .scope module, "ALU_Mux" "mux32" 3 74, 4 23 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000289d050_0 .net "one", 31 0, v000000000292b5a0_0;  alias, 1 drivers
v000000000289ba70_0 .var "result", 31 0;
v000000000289bb10_0 .net "s", 0 0, v000000000286db80_0;  alias, 1 drivers
v000000000289b890_0 .net "zero", 31 0, v0000000002929e50_0;  alias, 1 drivers
E_00000000028c15b0 .event edge, v000000000289bb10_0, v000000000289b890_0, v000000000289d050_0;
S_00000000027e1d80 .scope module, "Branch_Mux" "mux32" 3 76, 4 23 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000289bbb0_0 .net "one", 31 0, v000000000292b000_0;  alias, 1 drivers
v000000000289bc50_0 .var "result", 31 0;
v000000000289bcf0_0 .net "s", 0 0, v000000000292aa60_0;  alias, 1 drivers
v000000000289bd90_0 .net "zero", 31 0, L_00000000029982f0;  alias, 1 drivers
E_00000000028c13f0 .event edge, v000000000289bcf0_0, v000000000289bd90_0, v000000000289bbb0_0;
S_000000000278e8c0 .scope module, "Control_Unit" "control" 3 67, 5 1 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v000000000289be30_0 .var "aluCode", 2 0;
v000000000286db80_0 .var "alu_src", 0 0;
v000000000286c5a0_0 .var "branch", 0 0;
v000000000286c820_0 .net "clk", 0 0, v0000000002936600_0;  alias, 1 drivers
v000000000286cd20_0 .var "jump", 0 0;
v00000000028396f0_0 .var "memRead", 0 0;
v000000000292a2b0_0 .var "memWrite", 0 0;
v0000000002929db0_0 .var "mem_to_reg", 0 0;
v0000000002929770_0 .net "opcode", 5 0, L_000000000293a6a0;  1 drivers
v0000000002928b90_0 .var "reg_dst", 0 0;
v0000000002928910_0 .var "reg_write", 0 0;
v0000000002929a90_0 .net "reset", 0 0, v0000000002936d80_0;  alias, 1 drivers
v0000000002928730_0 .var "unSign", 0 0;
E_00000000028c1770 .event edge, v0000000002929a90_0, v0000000002929770_0;
S_000000000278ea40 .scope module, "Instruction_Memory" "instructMemTest1" 3 64, 5 255 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v0000000002929950_0 .net "Enable", 0 0, v0000000002936600_0;  alias, 1 drivers
v0000000002929270_0 .net "Instruction", 31 0, L_000000000293a600;  alias, 1 drivers
v000000000292a3f0 .array "Mem", 511 0, 7 0;
v0000000002928f50_0 .net "PC", 31 0, v00000000029289b0_0;  alias, 1 drivers
v000000000292a350_0 .net *"_s0", 7 0, L_000000000293a2e0;  1 drivers
v0000000002929130_0 .net *"_s10", 32 0, L_000000000293aec0;  1 drivers
v0000000002928cd0_0 .net *"_s12", 7 0, L_000000000293af60;  1 drivers
v0000000002929bd0_0 .net *"_s14", 32 0, L_000000000293b320;  1 drivers
L_000000000293e648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002928ff0_0 .net *"_s17", 0 0, L_000000000293e648;  1 drivers
L_000000000293e690 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002928550_0 .net/2u *"_s18", 32 0, L_000000000293e690;  1 drivers
v0000000002929310_0 .net *"_s2", 7 0, L_000000000293a380;  1 drivers
v00000000029299f0_0 .net *"_s20", 32 0, L_000000000293b000;  1 drivers
v00000000029291d0_0 .net *"_s22", 7 0, L_000000000293b3c0;  1 drivers
v0000000002929090_0 .net *"_s24", 32 0, L_000000000293a420;  1 drivers
L_000000000293e6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029285f0_0 .net *"_s27", 0 0, L_000000000293e6d8;  1 drivers
L_000000000293e720 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002929810_0 .net/2u *"_s28", 32 0, L_000000000293e720;  1 drivers
v00000000029293b0_0 .net *"_s30", 32 0, L_000000000293a560;  1 drivers
v0000000002929450_0 .net *"_s4", 32 0, L_000000000293b1e0;  1 drivers
L_000000000293e5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002929630_0 .net *"_s7", 0 0, L_000000000293e5b8;  1 drivers
L_000000000293e600 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002928690_0 .net/2u *"_s8", 32 0, L_000000000293e600;  1 drivers
L_000000000293a2e0 .array/port v000000000292a3f0, v00000000029289b0_0;
L_000000000293a380 .array/port v000000000292a3f0, L_000000000293aec0;
L_000000000293b1e0 .concat [ 32 1 0 0], v00000000029289b0_0, L_000000000293e5b8;
L_000000000293aec0 .arith/sum 33, L_000000000293b1e0, L_000000000293e600;
L_000000000293af60 .array/port v000000000292a3f0, L_000000000293b000;
L_000000000293b320 .concat [ 32 1 0 0], v00000000029289b0_0, L_000000000293e648;
L_000000000293b000 .arith/sum 33, L_000000000293b320, L_000000000293e690;
L_000000000293b3c0 .array/port v000000000292a3f0, L_000000000293a560;
L_000000000293a420 .concat [ 32 1 0 0], v00000000029289b0_0, L_000000000293e6d8;
L_000000000293a560 .arith/sum 33, L_000000000293a420, L_000000000293e720;
L_000000000293a600 .concat [ 8 8 8 8], L_000000000293b3c0, L_000000000293af60, L_000000000293a380, L_000000000293a2e0;
S_0000000002781c10 .scope module, "Jump_Mux" "mux32" 3 77, 4 23 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002928870_0 .net "one", 31 0, L_00000000029966d0;  1 drivers
v0000000002928a50_0 .var "result", 31 0;
v00000000029294f0_0 .net "s", 0 0, v000000000286cd20_0;  alias, 1 drivers
v0000000002929590_0 .net "zero", 31 0, v000000000289bc50_0;  alias, 1 drivers
E_00000000028c1c70 .event edge, v000000000286cd20_0, v000000000289bc50_0, v0000000002928870_0;
S_00000000027cbaf0 .scope module, "Program_Counter" "ProgramCounter" 3 60, 5 354 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v000000000292a210_0 .net "Clk", 0 0, v0000000002936600_0;  alias, 1 drivers
v00000000029296d0_0 .net "PCNext", 31 0, v0000000002928a50_0;  alias, 1 drivers
v00000000029289b0_0 .var "PCResult", 31 0;
v0000000002929b30_0 .net "Reset", 0 0, v0000000002936d80_0;  alias, 1 drivers
E_00000000028c1eb0 .event posedge, v000000000286c820_0;
S_00000000027cbc70 .scope module, "RAM_Mux" "mux32" 3 75, 4 23 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029287d0_0 .net "one", 31 0, v000000000292b140_0;  alias, 1 drivers
v00000000029298b0_0 .var "result", 31 0;
v0000000002929c70_0 .net "s", 0 0, v0000000002929db0_0;  alias, 1 drivers
v0000000002928c30_0 .net "zero", 31 0, v000000000292b500_0;  alias, 1 drivers
E_00000000028c17f0 .event edge, v0000000002929db0_0, v0000000002928c30_0, v00000000029287d0_0;
S_00000000027b2e20 .scope module, "Register_File" "RegisterFile" 3 80, 6 1 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002929d10_0 .net "A_Address", 4 0, L_0000000002996f90;  1 drivers
v000000000292a170_0 .var "A_Data", 31 0;
v0000000002928af0_0 .net "B_Address", 4 0, L_0000000002998750;  1 drivers
v0000000002929e50_0 .var "B_Data", 31 0;
v0000000002929ef0_0 .net "C_Address", 4 0, v0000000002928eb0_0;  alias, 1 drivers
v0000000002929f90_0 .net "C_Data", 31 0, v00000000029298b0_0;  alias, 1 drivers
v000000000292a030_0 .net "Clk", 0 0, v0000000002936600_0;  alias, 1 drivers
v000000000292a0d0 .array "Registers", 31 0, 31 0;
v0000000002928d70_0 .net "Write", 0 0, v0000000002929db0_0;  alias, 1 drivers
v000000000292a0d0_0 .array/port v000000000292a0d0, 0;
v000000000292a0d0_1 .array/port v000000000292a0d0, 1;
v000000000292a0d0_2 .array/port v000000000292a0d0, 2;
E_00000000028c1cb0/0 .event edge, v0000000002929d10_0, v000000000292a0d0_0, v000000000292a0d0_1, v000000000292a0d0_2;
v000000000292a0d0_3 .array/port v000000000292a0d0, 3;
v000000000292a0d0_4 .array/port v000000000292a0d0, 4;
v000000000292a0d0_5 .array/port v000000000292a0d0, 5;
v000000000292a0d0_6 .array/port v000000000292a0d0, 6;
E_00000000028c1cb0/1 .event edge, v000000000292a0d0_3, v000000000292a0d0_4, v000000000292a0d0_5, v000000000292a0d0_6;
v000000000292a0d0_7 .array/port v000000000292a0d0, 7;
v000000000292a0d0_8 .array/port v000000000292a0d0, 8;
v000000000292a0d0_9 .array/port v000000000292a0d0, 9;
v000000000292a0d0_10 .array/port v000000000292a0d0, 10;
E_00000000028c1cb0/2 .event edge, v000000000292a0d0_7, v000000000292a0d0_8, v000000000292a0d0_9, v000000000292a0d0_10;
v000000000292a0d0_11 .array/port v000000000292a0d0, 11;
v000000000292a0d0_12 .array/port v000000000292a0d0, 12;
v000000000292a0d0_13 .array/port v000000000292a0d0, 13;
v000000000292a0d0_14 .array/port v000000000292a0d0, 14;
E_00000000028c1cb0/3 .event edge, v000000000292a0d0_11, v000000000292a0d0_12, v000000000292a0d0_13, v000000000292a0d0_14;
v000000000292a0d0_15 .array/port v000000000292a0d0, 15;
v000000000292a0d0_16 .array/port v000000000292a0d0, 16;
v000000000292a0d0_17 .array/port v000000000292a0d0, 17;
v000000000292a0d0_18 .array/port v000000000292a0d0, 18;
E_00000000028c1cb0/4 .event edge, v000000000292a0d0_15, v000000000292a0d0_16, v000000000292a0d0_17, v000000000292a0d0_18;
v000000000292a0d0_19 .array/port v000000000292a0d0, 19;
v000000000292a0d0_20 .array/port v000000000292a0d0, 20;
v000000000292a0d0_21 .array/port v000000000292a0d0, 21;
v000000000292a0d0_22 .array/port v000000000292a0d0, 22;
E_00000000028c1cb0/5 .event edge, v000000000292a0d0_19, v000000000292a0d0_20, v000000000292a0d0_21, v000000000292a0d0_22;
v000000000292a0d0_23 .array/port v000000000292a0d0, 23;
v000000000292a0d0_24 .array/port v000000000292a0d0, 24;
v000000000292a0d0_25 .array/port v000000000292a0d0, 25;
v000000000292a0d0_26 .array/port v000000000292a0d0, 26;
E_00000000028c1cb0/6 .event edge, v000000000292a0d0_23, v000000000292a0d0_24, v000000000292a0d0_25, v000000000292a0d0_26;
v000000000292a0d0_27 .array/port v000000000292a0d0, 27;
v000000000292a0d0_28 .array/port v000000000292a0d0, 28;
v000000000292a0d0_29 .array/port v000000000292a0d0, 29;
v000000000292a0d0_30 .array/port v000000000292a0d0, 30;
E_00000000028c1cb0/7 .event edge, v000000000292a0d0_27, v000000000292a0d0_28, v000000000292a0d0_29, v000000000292a0d0_30;
v000000000292a0d0_31 .array/port v000000000292a0d0, 31;
E_00000000028c1cb0/8 .event edge, v000000000292a0d0_31, v0000000002928af0_0;
E_00000000028c1cb0 .event/or E_00000000028c1cb0/0, E_00000000028c1cb0/1, E_00000000028c1cb0/2, E_00000000028c1cb0/3, E_00000000028c1cb0/4, E_00000000028c1cb0/5, E_00000000028c1cb0/6, E_00000000028c1cb0/7, E_00000000028c1cb0/8;
S_00000000027b2fa0 .scope module, "Register_Mux" "mux4" 3 73, 4 13 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002928e10_0 .net "one", 4 0, L_0000000002997b70;  1 drivers
v0000000002928eb0_0 .var "result", 4 0;
v000000000292ae20_0 .net "s", 0 0, v0000000002928b90_0;  alias, 1 drivers
v000000000292c0e0_0 .net "zero", 4 0, L_0000000002997df0;  1 drivers
E_00000000028c1430 .event edge, v0000000002928b90_0, v000000000292c0e0_0, v0000000002928e10_0;
S_00000000027f1a70 .scope module, "addFour" "addplus4" 3 93, 7 3 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000293e768 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000292c180_0 .net/2u *"_s0", 31 0, L_000000000293e768;  1 drivers
v000000000292a880_0 .net "pc", 31 0, v00000000029289b0_0;  alias, 1 drivers
v000000000292b280_0 .net "result", 31 0, L_00000000029982f0;  alias, 1 drivers
L_00000000029982f0 .arith/sum 32, v00000000029289b0_0, L_000000000293e768;
S_00000000027f1bf0 .scope module, "adder" "adder" 3 94, 7 8 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v000000000292bc80_0 .net "entry0", 31 0, v000000000292aba0_0;  alias, 1 drivers
v000000000292b0a0_0 .net "entry1", 31 0, L_00000000029982f0;  alias, 1 drivers
v000000000292b000_0 .var "result", 31 0;
E_00000000028c15f0 .event edge, v000000000292bc80_0, v000000000289bd90_0;
S_00000000027f2e80 .scope module, "alu" "ALU" 3 83, 8 1 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v000000000292b140_0 .var "Result", 31 0;
v000000000292b780_0 .net "a", 31 0, v000000000292a170_0;  alias, 1 drivers
v000000000292b960_0 .net "aluCode", 2 0, v000000000289be30_0;  alias, 1 drivers
v000000000292bd20_0 .net "b", 31 0, v000000000289ba70_0;  alias, 1 drivers
v000000000292a7e0_0 .var/i "counter", 31 0;
v000000000292ace0_0 .var/i "index", 31 0;
v000000000292aec0_0 .net "operation", 5 0, L_0000000002998430;  1 drivers
v000000000292a560_0 .var "tempVar", 31 0;
v000000000292baa0_0 .var/i "var", 31 0;
v000000000292bb40_0 .var "zeroFlag", 0 0;
E_00000000028c1470 .event edge, v000000000292aec0_0, v000000000289ba70_0, v000000000292a170_0;
S_00000000027f3000 .scope module, "ram" "RAM" 3 86, 9 1 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_0000000002875310 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_0000000002875348 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_0000000002875380 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v000000000292b1e0_0 .net "address", 31 0, v000000000292b140_0;  alias, 1 drivers
v000000000292af60_0 .net "clk", 0 0, v0000000002936600_0;  alias, 1 drivers
v000000000292c040_0 .net "dataIn", 31 0, v0000000002929e50_0;  alias, 1 drivers
v000000000292b320 .array "mem", 31 0, 31 0;
v000000000292b500_0 .var "output_destination", 31 0;
v000000000292c220_0 .net "read", 0 0, v00000000028396f0_0;  alias, 1 drivers
v000000000292ba00_0 .net "write", 0 0, v000000000292a2b0_0;  alias, 1 drivers
S_000000000292cff0 .scope module, "shftJump" "shftLeft28" 3 91, 7 20 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v000000000292bbe0_0 .net "in", 25 0, L_00000000029984d0;  1 drivers
v000000000292bdc0_0 .var "result", 27 0;
E_00000000028c1af0 .event edge, v000000000292bbe0_0;
S_000000000292ce70 .scope module, "shftLeft" "shftLeft" 3 92, 7 42 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v000000000292a920_0 .net "in", 31 0, v000000000292b5a0_0;  alias, 1 drivers
v000000000292aba0_0 .var "result", 31 0;
E_00000000028c19b0 .event edge, v000000000289d050_0;
S_000000000292c570 .scope module, "signExt" "signExtender" 3 90, 7 27 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v000000000292be60_0 .net "ins", 15 0, L_0000000002998cf0;  1 drivers
v000000000292b5a0_0 .var "result", 31 0;
v000000000292bf00_0 .var "tempOnes", 15 0;
v000000000292a9c0_0 .var "tempZero", 15 0;
v000000000292c360_0 .net "unSign", 0 0, v0000000002928730_0;  alias, 1 drivers
E_00000000028c1fb0 .event edge, v000000000292be60_0;
S_000000000292c9f0 .scope module, "simpleAND" "AND" 3 95, 7 14 0, S_00000000027dd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v000000000292a740_0 .net "Z_flag", 0 0, v000000000292bb40_0;  alias, 1 drivers
v000000000292a6a0_0 .net "branch", 0 0, v000000000286c5a0_0;  alias, 1 drivers
v000000000292aa60_0 .var "result", 0 0;
E_00000000028c1730 .event edge, v000000000292bb40_0, v000000000286c5a0_0;
S_000000000292d170 .scope module, "CPU_Test2" "mipsCPUData2" 2 11, 3 106 0, S_00000000027dcbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000029347d0_0 .net *"_s7", 3 0, L_0000000002998890;  1 drivers
v00000000029344b0_0 .net "aluCode", 2 0, v000000000292f240_0;  1 drivers
v00000000029351d0_0 .net "aluMuxOut", 31 0, v000000000292f1a0_0;  1 drivers
v00000000029335b0_0 .net "aluOut", 31 0, v000000000292fbd0_0;  1 drivers
v00000000029349b0_0 .net "aluSource", 0 0, v000000000292eb60_0;  1 drivers
v0000000002934b90_0 .net "andOut", 0 0, v0000000002933650_0;  1 drivers
v00000000029336f0_0 .net "branch", 0 0, v000000000292e340_0;  1 drivers
v0000000002934ff0_0 .net "branchAddOut", 31 0, v0000000002931390_0;  1 drivers
v0000000002933830_0 .net "branchMuxOut", 31 0, v000000000292dbc0_0;  1 drivers
v0000000002934f50_0 .net "clk", 0 0, v0000000002936600_0;  alias, 1 drivers
v0000000002933f10_0 .net "instruction", 31 0, L_00000000029987f0;  1 drivers
v0000000002933b50_0 .net "jump", 0 0, v000000000292e5c0_0;  1 drivers
v0000000002934870_0 .net "memRead", 0 0, v000000000292e660_0;  1 drivers
v0000000002933fb0_0 .net "memWrite", 0 0, v000000000292e700_0;  1 drivers
v00000000029340f0_0 .net "mem_to_reg", 0 0, v000000000292d800_0;  1 drivers
v0000000002935090_0 .net "next", 31 0, v00000000029305d0_0;  1 drivers
v0000000002934550_0 .net "pcAdd4", 31 0, L_0000000002997670;  1 drivers
v00000000029342d0_0 .net "pcOut", 31 0, v00000000029307b0_0;  1 drivers
v0000000002933bf0_0 .net "ramMuxOut", 31 0, v0000000002930850_0;  1 drivers
v0000000002934cd0_0 .net "ramOut", 31 0, v0000000002934730_0;  1 drivers
v0000000002934af0_0 .net "regMuxOut", 4 0, v0000000002930490_0;  1 drivers
v0000000002933a10_0 .net "regOutA", 31 0, v000000000292f630_0;  1 drivers
v0000000002934190_0 .net "regOutB", 31 0, v0000000002930d50_0;  1 drivers
v0000000002935270_0 .net "reg_dst", 0 0, v000000000292df80_0;  1 drivers
v00000000029338d0_0 .net "reg_write", 0 0, v000000000292e7a0_0;  1 drivers
v0000000002933970_0 .net "reset", 0 0, v0000000002936d80_0;  alias, 1 drivers
v0000000002934410_0 .net "shftLeft28Out", 27 0, v0000000002935450_0;  1 drivers
v0000000002933c90_0 .net "shftLeftOut", 31 0, v0000000002933ab0_0;  1 drivers
v0000000002933d30_0 .net "signExtOut", 31 0, v0000000002934910_0;  1 drivers
v0000000002933dd0_0 .net "unSign", 0 0, v000000000292ed40_0;  1 drivers
v0000000002934230_0 .net "zFlag", 0 0, v000000000292f770_0;  1 drivers
L_0000000002996a90 .part L_00000000029987f0, 26, 6;
L_0000000002997850 .part L_00000000029987f0, 16, 5;
L_0000000002998610 .part L_00000000029987f0, 11, 5;
L_0000000002998890 .part L_0000000002997670, 28, 4;
L_00000000029970d0 .concat [ 28 4 0 0], v0000000002935450_0, L_0000000002998890;
L_0000000002997490 .part L_00000000029987f0, 21, 5;
L_00000000029981b0 .part L_00000000029987f0, 16, 5;
L_0000000002996630 .part L_00000000029987f0, 0, 6;
L_0000000002998390 .part L_00000000029987f0, 0, 16;
L_0000000002997c10 .part L_00000000029987f0, 0, 26;
S_000000000292c6f0 .scope module, "ALU_Mux" "mux32" 3 179, 4 23 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000292ec00_0 .net "one", 31 0, v0000000002934910_0;  alias, 1 drivers
v000000000292f1a0_0 .var "result", 31 0;
v000000000292e2a0_0 .net "s", 0 0, v000000000292eb60_0;  alias, 1 drivers
v000000000292dd00_0 .net "zero", 31 0, v0000000002930d50_0;  alias, 1 drivers
E_00000000028c1870 .event edge, v000000000292e2a0_0, v000000000292dd00_0, v000000000292ec00_0;
S_000000000292c870 .scope module, "Branch_Mux" "mux32" 3 181, 4 23 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000292eac0_0 .net "one", 31 0, v0000000002931390_0;  alias, 1 drivers
v000000000292dbc0_0 .var "result", 31 0;
v000000000292f2e0_0 .net "s", 0 0, v0000000002933650_0;  alias, 1 drivers
v000000000292dc60_0 .net "zero", 31 0, L_0000000002997670;  alias, 1 drivers
E_00000000028c18b0 .event edge, v000000000292f2e0_0, v000000000292dc60_0, v000000000292eac0_0;
S_000000000292cb70 .scope module, "Control_Unit" "control" 3 172, 5 1 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v000000000292f240_0 .var "aluCode", 2 0;
v000000000292eb60_0 .var "alu_src", 0 0;
v000000000292e340_0 .var "branch", 0 0;
v000000000292e520_0 .net "clk", 0 0, v0000000002936600_0;  alias, 1 drivers
v000000000292e5c0_0 .var "jump", 0 0;
v000000000292e660_0 .var "memRead", 0 0;
v000000000292e700_0 .var "memWrite", 0 0;
v000000000292d800_0 .var "mem_to_reg", 0 0;
v000000000292d760_0 .net "opcode", 5 0, L_0000000002996a90;  1 drivers
v000000000292df80_0 .var "reg_dst", 0 0;
v000000000292e7a0_0 .var "reg_write", 0 0;
v000000000292eca0_0 .net "reset", 0 0, v0000000002936d80_0;  alias, 1 drivers
v000000000292ed40_0 .var "unSign", 0 0;
E_00000000028c1a70 .event edge, v0000000002929a90_0, v000000000292d760_0;
S_000000000292ccf0 .scope module, "Instruction_Memory" "instructMemTest2" 3 169, 5 334 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v000000000292ede0_0 .net "Enable", 0 0, v0000000002936600_0;  alias, 1 drivers
v000000000292ee80_0 .net "Instruction", 31 0, L_00000000029987f0;  alias, 1 drivers
v000000000292ef20 .array "Mem", 511 0, 7 0;
v000000000292efc0_0 .net "PC", 31 0, v00000000029307b0_0;  alias, 1 drivers
v000000000292f100_0 .net *"_s0", 7 0, L_00000000029977b0;  1 drivers
v000000000292d580_0 .net *"_s10", 32 0, L_0000000002998570;  1 drivers
v000000000292d8a0_0 .net *"_s12", 7 0, L_0000000002998d90;  1 drivers
v000000000292d940_0 .net *"_s14", 32 0, L_0000000002998110;  1 drivers
L_000000000293e840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000292d9e0_0 .net *"_s17", 0 0, L_000000000293e840;  1 drivers
L_000000000293e888 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000292da80_0 .net/2u *"_s18", 32 0, L_000000000293e888;  1 drivers
v000000000292db20_0 .net *"_s2", 7 0, L_0000000002996770;  1 drivers
v0000000002930cb0_0 .net *"_s20", 32 0, L_0000000002998930;  1 drivers
v0000000002930b70_0 .net *"_s22", 7 0, L_0000000002997170;  1 drivers
v00000000029302b0_0 .net *"_s24", 32 0, L_00000000029989d0;  1 drivers
L_000000000293e8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002930530_0 .net *"_s27", 0 0, L_000000000293e8d0;  1 drivers
L_000000000293e918 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000292fc70_0 .net/2u *"_s28", 32 0, L_000000000293e918;  1 drivers
v0000000002930710_0 .net *"_s30", 32 0, L_0000000002997530;  1 drivers
v0000000002930350_0 .net *"_s4", 32 0, L_00000000029975d0;  1 drivers
L_000000000293e7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000292f810_0 .net *"_s7", 0 0, L_000000000293e7b0;  1 drivers
L_000000000293e7f8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002930990_0 .net/2u *"_s8", 32 0, L_000000000293e7f8;  1 drivers
L_00000000029977b0 .array/port v000000000292ef20, v00000000029307b0_0;
L_0000000002996770 .array/port v000000000292ef20, L_0000000002998570;
L_00000000029975d0 .concat [ 32 1 0 0], v00000000029307b0_0, L_000000000293e7b0;
L_0000000002998570 .arith/sum 33, L_00000000029975d0, L_000000000293e7f8;
L_0000000002998d90 .array/port v000000000292ef20, L_0000000002998930;
L_0000000002998110 .concat [ 32 1 0 0], v00000000029307b0_0, L_000000000293e840;
L_0000000002998930 .arith/sum 33, L_0000000002998110, L_000000000293e888;
L_0000000002997170 .array/port v000000000292ef20, L_0000000002997530;
L_00000000029989d0 .concat [ 32 1 0 0], v00000000029307b0_0, L_000000000293e8d0;
L_0000000002997530 .arith/sum 33, L_00000000029989d0, L_000000000293e918;
L_00000000029987f0 .concat [ 8 8 8 8], L_0000000002997170, L_0000000002998d90, L_0000000002996770, L_00000000029977b0;
S_000000000292d2f0 .scope module, "Jump_Mux" "mux32" 3 182, 4 23 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002930a30_0 .net "one", 31 0, L_00000000029970d0;  1 drivers
v00000000029305d0_0 .var "result", 31 0;
v0000000002930c10_0 .net "s", 0 0, v000000000292e5c0_0;  alias, 1 drivers
v000000000292ff90_0 .net "zero", 31 0, v000000000292dbc0_0;  alias, 1 drivers
E_00000000028c2030 .event edge, v000000000292e5c0_0, v000000000292dbc0_0, v0000000002930a30_0;
S_0000000002931720 .scope module, "Program_Counter" "ProgramCounter" 3 165, 5 354 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002930670_0 .net "Clk", 0 0, v0000000002936600_0;  alias, 1 drivers
v0000000002930030_0 .net "PCNext", 31 0, v00000000029305d0_0;  alias, 1 drivers
v00000000029307b0_0 .var "PCResult", 31 0;
v000000000292f8b0_0 .net "Reset", 0 0, v0000000002936d80_0;  alias, 1 drivers
S_0000000002933220 .scope module, "RAM_Mux" "mux32" 3 180, 4 23 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002931250_0 .net "one", 31 0, v000000000292fbd0_0;  alias, 1 drivers
v0000000002930850_0 .var "result", 31 0;
v000000000292fa90_0 .net "s", 0 0, v000000000292d800_0;  alias, 1 drivers
v00000000029311b0_0 .net "zero", 31 0, v0000000002934730_0;  alias, 1 drivers
E_00000000028c19f0 .event edge, v000000000292d800_0, v00000000029311b0_0, v0000000002931250_0;
S_0000000002932aa0 .scope module, "Register_File" "RegisterFile" 3 185, 6 1 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000029312f0_0 .net "A_Address", 4 0, L_0000000002997490;  1 drivers
v000000000292f630_0 .var "A_Data", 31 0;
v0000000002930fd0_0 .net "B_Address", 4 0, L_00000000029981b0;  1 drivers
v0000000002930d50_0 .var "B_Data", 31 0;
v000000000292f950_0 .net "C_Address", 4 0, v0000000002930490_0;  alias, 1 drivers
v00000000029303f0_0 .net "C_Data", 31 0, v0000000002930850_0;  alias, 1 drivers
v0000000002930df0_0 .net "Clk", 0 0, v0000000002936600_0;  alias, 1 drivers
v0000000002930e90 .array "Registers", 31 0, 31 0;
v0000000002930ad0_0 .net "Write", 0 0, v000000000292d800_0;  alias, 1 drivers
v0000000002930e90_0 .array/port v0000000002930e90, 0;
v0000000002930e90_1 .array/port v0000000002930e90, 1;
v0000000002930e90_2 .array/port v0000000002930e90, 2;
E_00000000028c2070/0 .event edge, v00000000029312f0_0, v0000000002930e90_0, v0000000002930e90_1, v0000000002930e90_2;
v0000000002930e90_3 .array/port v0000000002930e90, 3;
v0000000002930e90_4 .array/port v0000000002930e90, 4;
v0000000002930e90_5 .array/port v0000000002930e90, 5;
v0000000002930e90_6 .array/port v0000000002930e90, 6;
E_00000000028c2070/1 .event edge, v0000000002930e90_3, v0000000002930e90_4, v0000000002930e90_5, v0000000002930e90_6;
v0000000002930e90_7 .array/port v0000000002930e90, 7;
v0000000002930e90_8 .array/port v0000000002930e90, 8;
v0000000002930e90_9 .array/port v0000000002930e90, 9;
v0000000002930e90_10 .array/port v0000000002930e90, 10;
E_00000000028c2070/2 .event edge, v0000000002930e90_7, v0000000002930e90_8, v0000000002930e90_9, v0000000002930e90_10;
v0000000002930e90_11 .array/port v0000000002930e90, 11;
v0000000002930e90_12 .array/port v0000000002930e90, 12;
v0000000002930e90_13 .array/port v0000000002930e90, 13;
v0000000002930e90_14 .array/port v0000000002930e90, 14;
E_00000000028c2070/3 .event edge, v0000000002930e90_11, v0000000002930e90_12, v0000000002930e90_13, v0000000002930e90_14;
v0000000002930e90_15 .array/port v0000000002930e90, 15;
v0000000002930e90_16 .array/port v0000000002930e90, 16;
v0000000002930e90_17 .array/port v0000000002930e90, 17;
v0000000002930e90_18 .array/port v0000000002930e90, 18;
E_00000000028c2070/4 .event edge, v0000000002930e90_15, v0000000002930e90_16, v0000000002930e90_17, v0000000002930e90_18;
v0000000002930e90_19 .array/port v0000000002930e90, 19;
v0000000002930e90_20 .array/port v0000000002930e90, 20;
v0000000002930e90_21 .array/port v0000000002930e90, 21;
v0000000002930e90_22 .array/port v0000000002930e90, 22;
E_00000000028c2070/5 .event edge, v0000000002930e90_19, v0000000002930e90_20, v0000000002930e90_21, v0000000002930e90_22;
v0000000002930e90_23 .array/port v0000000002930e90, 23;
v0000000002930e90_24 .array/port v0000000002930e90, 24;
v0000000002930e90_25 .array/port v0000000002930e90, 25;
v0000000002930e90_26 .array/port v0000000002930e90, 26;
E_00000000028c2070/6 .event edge, v0000000002930e90_23, v0000000002930e90_24, v0000000002930e90_25, v0000000002930e90_26;
v0000000002930e90_27 .array/port v0000000002930e90, 27;
v0000000002930e90_28 .array/port v0000000002930e90, 28;
v0000000002930e90_29 .array/port v0000000002930e90, 29;
v0000000002930e90_30 .array/port v0000000002930e90, 30;
E_00000000028c2070/7 .event edge, v0000000002930e90_27, v0000000002930e90_28, v0000000002930e90_29, v0000000002930e90_30;
v0000000002930e90_31 .array/port v0000000002930e90, 31;
E_00000000028c2070/8 .event edge, v0000000002930e90_31, v0000000002930fd0_0;
E_00000000028c2070 .event/or E_00000000028c2070/0, E_00000000028c2070/1, E_00000000028c2070/2, E_00000000028c2070/3, E_00000000028c2070/4, E_00000000028c2070/5, E_00000000028c2070/6, E_00000000028c2070/7, E_00000000028c2070/8;
S_00000000029318a0 .scope module, "Register_Mux" "mux4" 3 178, 4 13 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029300d0_0 .net "one", 4 0, L_0000000002998610;  1 drivers
v0000000002930490_0 .var "result", 4 0;
v000000000292fdb0_0 .net "s", 0 0, v000000000292df80_0;  alias, 1 drivers
v00000000029308f0_0 .net "zero", 4 0, L_0000000002997850;  1 drivers
E_00000000028c20b0 .event edge, v000000000292df80_0, v00000000029308f0_0, v00000000029300d0_0;
S_0000000002931ba0 .scope module, "addFour" "addplus4" 3 198, 7 3 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000293e960 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002930f30_0 .net/2u *"_s0", 31 0, L_000000000293e960;  1 drivers
v0000000002930170_0 .net "pc", 31 0, v00000000029307b0_0;  alias, 1 drivers
v0000000002931070_0 .net "result", 31 0, L_0000000002997670;  alias, 1 drivers
L_0000000002997670 .arith/sum 32, v00000000029307b0_0, L_000000000293e960;
S_00000000029327a0 .scope module, "adder" "adder" 3 199, 7 8 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002930210_0 .net "entry0", 31 0, v0000000002933ab0_0;  alias, 1 drivers
v0000000002931110_0 .net "entry1", 31 0, L_0000000002997670;  alias, 1 drivers
v0000000002931390_0 .var "result", 31 0;
E_00000000028c1ab0 .event edge, v0000000002930210_0, v000000000292dc60_0;
S_0000000002932920 .scope module, "alu" "ALU" 3 188, 8 1 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v000000000292fbd0_0 .var "Result", 31 0;
v000000000292fb30_0 .net "a", 31 0, v000000000292f630_0;  alias, 1 drivers
v000000000292fd10_0 .net "aluCode", 2 0, v000000000292f240_0;  alias, 1 drivers
v000000000292fe50_0 .net "b", 31 0, v000000000292f1a0_0;  alias, 1 drivers
v0000000002931430_0 .var/i "counter", 31 0;
v000000000292f590_0 .var/i "index", 31 0;
v000000000292fef0_0 .net "operation", 5 0, L_0000000002996630;  1 drivers
v000000000292f6d0_0 .var "tempVar", 31 0;
v000000000292f9f0_0 .var/i "var", 31 0;
v000000000292f770_0 .var "zeroFlag", 0 0;
E_00000000028c20f0 .event edge, v000000000292fef0_0, v000000000292f1a0_0, v000000000292f630_0;
S_00000000029330a0 .scope module, "ram" "RAM" 3 191, 9 1 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_00000000027e3340 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000027e3378 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000027e33b0 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v0000000002935130_0 .net "address", 31 0, v000000000292fbd0_0;  alias, 1 drivers
v00000000029345f0_0 .net "clk", 0 0, v0000000002936600_0;  alias, 1 drivers
v0000000002934050_0 .net "dataIn", 31 0, v0000000002930d50_0;  alias, 1 drivers
v0000000002934690 .array "mem", 31 0, 31 0;
v0000000002934730_0 .var "output_destination", 31 0;
v0000000002933790_0 .net "read", 0 0, v000000000292e660_0;  alias, 1 drivers
v0000000002933e70_0 .net "write", 0 0, v000000000292e700_0;  alias, 1 drivers
S_00000000029333a0 .scope module, "shftJump" "shftLeft28" 3 196, 7 20 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002934c30_0 .net "in", 25 0, L_0000000002997c10;  1 drivers
v0000000002935450_0 .var "result", 27 0;
E_00000000028c1d70 .event edge, v0000000002934c30_0;
S_0000000002932620 .scope module, "shftLeft" "shftLeft" 3 197, 7 42 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002934370_0 .net "in", 31 0, v0000000002934910_0;  alias, 1 drivers
v0000000002933ab0_0 .var "result", 31 0;
E_00000000028c28f0 .event edge, v000000000292ec00_0;
S_00000000029315a0 .scope module, "signExt" "signExtender" 3 195, 7 27 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002934d70_0 .net "ins", 15 0, L_0000000002998390;  1 drivers
v0000000002934910_0 .var "result", 31 0;
v0000000002934a50_0 .var "tempOnes", 15 0;
v0000000002934e10_0 .var "tempZero", 15 0;
v0000000002935310_0 .net "unSign", 0 0, v000000000292ed40_0;  alias, 1 drivers
E_00000000028c2df0 .event edge, v0000000002934d70_0;
S_0000000002932020 .scope module, "simpleAND" "AND" 3 200, 7 14 0, S_000000000292d170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v00000000029353b0_0 .net "Z_flag", 0 0, v000000000292f770_0;  alias, 1 drivers
v0000000002934eb0_0 .net "branch", 0 0, v000000000292e340_0;  alias, 1 drivers
v0000000002933650_0 .var "result", 0 0;
E_00000000028c2fb0 .event edge, v000000000292f770_0, v000000000292e340_0;
S_00000000027dcd60 .scope module, "mipsCPUData3" "mipsCPUData3" 3 211;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002937d60_0 .net *"_s7", 3 0, L_0000000002998bb0;  1 drivers
v0000000002938940_0 .net "aluCode", 2 0, v0000000002936100_0;  1 drivers
v0000000002939a20_0 .net "aluMuxOut", 31 0, v0000000002935de0_0;  1 drivers
v0000000002937ea0_0 .net "aluOut", 31 0, v0000000002937720_0;  1 drivers
v0000000002938300_0 .net "aluSource", 0 0, v0000000002936560_0;  1 drivers
v0000000002938440_0 .net "andOut", 0 0, v0000000002937cc0_0;  1 drivers
v00000000029389e0_0 .net "branch", 0 0, v0000000002935660_0;  1 drivers
v00000000029384e0_0 .net "branchAddOut", 31 0, v0000000002938620_0;  1 drivers
v0000000002938f80_0 .net "branchMuxOut", 31 0, v0000000002936240_0;  1 drivers
o00000000028e0828 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002939700_0 .net "clk", 0 0, o00000000028e0828;  0 drivers
v0000000002939ac0_0 .net "instruction", 31 0, L_0000000002998a70;  1 drivers
v0000000002939de0_0 .net "jump", 0 0, v0000000002937460_0;  1 drivers
v0000000002939e80_0 .net "memRead", 0 0, v00000000029362e0_0;  1 drivers
v000000000293a4c0_0 .net "memWrite", 0 0, v0000000002935c00_0;  1 drivers
v000000000293a7e0_0 .net "mem_to_reg", 0 0, v0000000002935d40_0;  1 drivers
v000000000293a060_0 .net "next", 31 0, v00000000029371e0_0;  1 drivers
v000000000293b140_0 .net "pcAdd4", 31 0, L_0000000002997990;  1 drivers
v000000000293aa60_0 .net "pcOut", 31 0, v0000000002935a20_0;  1 drivers
v000000000293b280_0 .net "ramMuxOut", 31 0, v0000000002937680_0;  1 drivers
v0000000002939f20_0 .net "ramOut", 31 0, v0000000002938ee0_0;  1 drivers
v000000000293ac40_0 .net "regMuxOut", 4 0, v00000000029383a0_0;  1 drivers
v000000000293ace0_0 .net "regOutA", 31 0, v0000000002938080_0;  1 drivers
v000000000293a740_0 .net "regOutB", 31 0, v0000000002938580_0;  1 drivers
v0000000002939fc0_0 .net "reg_dst", 0 0, v0000000002935700_0;  1 drivers
v000000000293aba0_0 .net "reg_write", 0 0, v0000000002936380_0;  1 drivers
o00000000028e09a8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000293a880_0 .net "reset", 0 0, o00000000028e09a8;  0 drivers
v000000000293a920_0 .net "shftLeft28Out", 27 0, v0000000002938760_0;  1 drivers
v000000000293ad80_0 .net "shftLeftOut", 31 0, v0000000002937ae0_0;  1 drivers
v000000000293a100_0 .net "signExtOut", 31 0, v0000000002937900_0;  1 drivers
v000000000293a9c0_0 .net "unSign", 0 0, v0000000002936e20_0;  1 drivers
v000000000293a1a0_0 .net "zFlag", 0 0, v0000000002938d00_0;  1 drivers
L_0000000002996b30 .part L_0000000002998a70, 26, 6;
L_00000000029969f0 .part L_0000000002998a70, 16, 5;
L_00000000029978f0 .part L_0000000002998a70, 11, 5;
L_0000000002998bb0 .part L_0000000002997990, 28, 4;
L_0000000002998070 .concat [ 28 4 0 0], v0000000002938760_0, L_0000000002998bb0;
L_0000000002998b10 .part L_0000000002998a70, 21, 5;
L_0000000002996e50 .part L_0000000002998a70, 16, 5;
L_0000000002996bd0 .part L_0000000002998a70, 0, 6;
L_0000000002996ef0 .part L_0000000002998a70, 0, 16;
L_0000000002998c50 .part L_0000000002998a70, 0, 26;
S_00000000029321a0 .scope module, "ALU_Mux" "mux32" 3 284, 4 23 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029355c0_0 .net "one", 31 0, v0000000002937900_0;  alias, 1 drivers
v0000000002935de0_0 .var "result", 31 0;
v0000000002935e80_0 .net "s", 0 0, v0000000002936560_0;  alias, 1 drivers
v0000000002936060_0 .net "zero", 31 0, v0000000002938580_0;  alias, 1 drivers
E_00000000028c2870 .event edge, v0000000002935e80_0, v0000000002936060_0, v00000000029355c0_0;
S_0000000002931a20 .scope module, "Branch_Mux" "mux32" 3 286, 4 23 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002935b60_0 .net "one", 31 0, v0000000002938620_0;  alias, 1 drivers
v0000000002936240_0 .var "result", 31 0;
v0000000002936880_0 .net "s", 0 0, v0000000002937cc0_0;  alias, 1 drivers
v0000000002936920_0 .net "zero", 31 0, L_0000000002997990;  alias, 1 drivers
E_00000000028c2db0 .event edge, v0000000002936880_0, v0000000002936920_0, v0000000002935b60_0;
S_0000000002931ea0 .scope module, "Control_Unit" "control" 3 277, 5 1 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v0000000002936100_0 .var "aluCode", 2 0;
v0000000002936560_0 .var "alu_src", 0 0;
v0000000002935660_0 .var "branch", 0 0;
v00000000029366a0_0 .net "clk", 0 0, o00000000028e0828;  alias, 0 drivers
v0000000002937460_0 .var "jump", 0 0;
v00000000029362e0_0 .var "memRead", 0 0;
v0000000002935c00_0 .var "memWrite", 0 0;
v0000000002935d40_0 .var "mem_to_reg", 0 0;
v0000000002936a60_0 .net "opcode", 5 0, L_0000000002996b30;  1 drivers
v0000000002935700_0 .var "reg_dst", 0 0;
v0000000002936380_0 .var "reg_write", 0 0;
v0000000002936f60_0 .net "reset", 0 0, o00000000028e09a8;  alias, 0 drivers
v0000000002936e20_0 .var "unSign", 0 0;
E_00000000028c2f30 .event edge, v0000000002936f60_0, v0000000002936a60_0;
S_0000000002931d20 .scope module, "Instruction_Memory" "instructMemTest3" 3 274, 5 344 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v00000000029357a0_0 .net "Enable", 0 0, o00000000028e0828;  alias, 0 drivers
v0000000002936420_0 .net "Instruction", 31 0, L_0000000002998a70;  alias, 1 drivers
v0000000002935840 .array "Mem", 511 0, 7 0;
v0000000002936ec0_0 .net "PC", 31 0, v0000000002935a20_0;  alias, 1 drivers
v0000000002937000_0 .net *"_s0", 7 0, L_0000000002997e90;  1 drivers
v0000000002935f20_0 .net *"_s10", 32 0, L_0000000002997030;  1 drivers
v0000000002935ac0_0 .net *"_s12", 7 0, L_0000000002996810;  1 drivers
v00000000029364c0_0 .net *"_s14", 32 0, L_0000000002997210;  1 drivers
L_000000000293ea38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029361a0_0 .net *"_s17", 0 0, L_000000000293ea38;  1 drivers
L_000000000293ea80 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002936740_0 .net/2u *"_s18", 32 0, L_000000000293ea80;  1 drivers
v0000000002936b00_0 .net *"_s2", 7 0, L_0000000002997fd0;  1 drivers
v00000000029369c0_0 .net *"_s20", 32 0, L_00000000029968b0;  1 drivers
v0000000002935fc0_0 .net *"_s22", 7 0, L_0000000002996950;  1 drivers
v00000000029370a0_0 .net *"_s24", 32 0, L_0000000002997f30;  1 drivers
L_000000000293eac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002935980_0 .net *"_s27", 0 0, L_000000000293eac8;  1 drivers
L_000000000293eb10 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002936ba0_0 .net/2u *"_s28", 32 0, L_000000000293eb10;  1 drivers
v00000000029367e0_0 .net *"_s30", 32 0, L_0000000002998250;  1 drivers
v0000000002936c40_0 .net *"_s4", 32 0, L_00000000029986b0;  1 drivers
L_000000000293e9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002936ce0_0 .net *"_s7", 0 0, L_000000000293e9a8;  1 drivers
L_000000000293e9f0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002937140_0 .net/2u *"_s8", 32 0, L_000000000293e9f0;  1 drivers
L_0000000002997e90 .array/port v0000000002935840, v0000000002935a20_0;
L_0000000002997fd0 .array/port v0000000002935840, L_0000000002997030;
L_00000000029986b0 .concat [ 32 1 0 0], v0000000002935a20_0, L_000000000293e9a8;
L_0000000002997030 .arith/sum 33, L_00000000029986b0, L_000000000293e9f0;
L_0000000002996810 .array/port v0000000002935840, L_00000000029968b0;
L_0000000002997210 .concat [ 32 1 0 0], v0000000002935a20_0, L_000000000293ea38;
L_00000000029968b0 .arith/sum 33, L_0000000002997210, L_000000000293ea80;
L_0000000002996950 .array/port v0000000002935840, L_0000000002998250;
L_0000000002997f30 .concat [ 32 1 0 0], v0000000002935a20_0, L_000000000293eac8;
L_0000000002998250 .arith/sum 33, L_0000000002997f30, L_000000000293eb10;
L_0000000002998a70 .concat [ 8 8 8 8], L_0000000002996950, L_0000000002996810, L_0000000002997fd0, L_0000000002997e90;
S_0000000002932320 .scope module, "Jump_Mux" "mux32" 3 287, 4 23 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002935ca0_0 .net "one", 31 0, L_0000000002998070;  1 drivers
v00000000029371e0_0 .var "result", 31 0;
v0000000002937280_0 .net "s", 0 0, v0000000002937460_0;  alias, 1 drivers
v0000000002937320_0 .net "zero", 31 0, v0000000002936240_0;  alias, 1 drivers
E_00000000028c2f70 .event edge, v0000000002937460_0, v0000000002936240_0, v0000000002935ca0_0;
S_00000000029324a0 .scope module, "Program_Counter" "ProgramCounter" 3 270, 5 354 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v00000000029358e0_0 .net "Clk", 0 0, o00000000028e0828;  alias, 0 drivers
v00000000029373c0_0 .net "PCNext", 31 0, v00000000029371e0_0;  alias, 1 drivers
v0000000002935a20_0 .var "PCResult", 31 0;
v0000000002938b20_0 .net "Reset", 0 0, o00000000028e09a8;  alias, 0 drivers
E_00000000028c2770 .event posedge, v00000000029366a0_0;
S_0000000002932c20 .scope module, "RAM_Mux" "mux32" 3 285, 4 23 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002939b60_0 .net "one", 31 0, v0000000002937720_0;  alias, 1 drivers
v0000000002937680_0 .var "result", 31 0;
v00000000029397a0_0 .net "s", 0 0, v0000000002935d40_0;  alias, 1 drivers
v00000000029398e0_0 .net "zero", 31 0, v0000000002938ee0_0;  alias, 1 drivers
E_00000000028c2ff0 .event edge, v0000000002935d40_0, v00000000029398e0_0, v0000000002939b60_0;
S_0000000002932da0 .scope module, "Register_File" "RegisterFile" 3 290, 6 1 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002939840_0 .net "A_Address", 4 0, L_0000000002998b10;  1 drivers
v0000000002938080_0 .var "A_Data", 31 0;
v0000000002937a40_0 .net "B_Address", 4 0, L_0000000002996e50;  1 drivers
v0000000002938580_0 .var "B_Data", 31 0;
v0000000002939200_0 .net "C_Address", 4 0, v00000000029383a0_0;  alias, 1 drivers
v0000000002939c00_0 .net "C_Data", 31 0, v0000000002937680_0;  alias, 1 drivers
v0000000002939020_0 .net "Clk", 0 0, o00000000028e0828;  alias, 0 drivers
v0000000002938bc0 .array "Registers", 31 0, 31 0;
v00000000029381c0_0 .net "Write", 0 0, v0000000002935d40_0;  alias, 1 drivers
v0000000002938bc0_0 .array/port v0000000002938bc0, 0;
v0000000002938bc0_1 .array/port v0000000002938bc0, 1;
v0000000002938bc0_2 .array/port v0000000002938bc0, 2;
E_00000000028c3030/0 .event edge, v0000000002939840_0, v0000000002938bc0_0, v0000000002938bc0_1, v0000000002938bc0_2;
v0000000002938bc0_3 .array/port v0000000002938bc0, 3;
v0000000002938bc0_4 .array/port v0000000002938bc0, 4;
v0000000002938bc0_5 .array/port v0000000002938bc0, 5;
v0000000002938bc0_6 .array/port v0000000002938bc0, 6;
E_00000000028c3030/1 .event edge, v0000000002938bc0_3, v0000000002938bc0_4, v0000000002938bc0_5, v0000000002938bc0_6;
v0000000002938bc0_7 .array/port v0000000002938bc0, 7;
v0000000002938bc0_8 .array/port v0000000002938bc0, 8;
v0000000002938bc0_9 .array/port v0000000002938bc0, 9;
v0000000002938bc0_10 .array/port v0000000002938bc0, 10;
E_00000000028c3030/2 .event edge, v0000000002938bc0_7, v0000000002938bc0_8, v0000000002938bc0_9, v0000000002938bc0_10;
v0000000002938bc0_11 .array/port v0000000002938bc0, 11;
v0000000002938bc0_12 .array/port v0000000002938bc0, 12;
v0000000002938bc0_13 .array/port v0000000002938bc0, 13;
v0000000002938bc0_14 .array/port v0000000002938bc0, 14;
E_00000000028c3030/3 .event edge, v0000000002938bc0_11, v0000000002938bc0_12, v0000000002938bc0_13, v0000000002938bc0_14;
v0000000002938bc0_15 .array/port v0000000002938bc0, 15;
v0000000002938bc0_16 .array/port v0000000002938bc0, 16;
v0000000002938bc0_17 .array/port v0000000002938bc0, 17;
v0000000002938bc0_18 .array/port v0000000002938bc0, 18;
E_00000000028c3030/4 .event edge, v0000000002938bc0_15, v0000000002938bc0_16, v0000000002938bc0_17, v0000000002938bc0_18;
v0000000002938bc0_19 .array/port v0000000002938bc0, 19;
v0000000002938bc0_20 .array/port v0000000002938bc0, 20;
v0000000002938bc0_21 .array/port v0000000002938bc0, 21;
v0000000002938bc0_22 .array/port v0000000002938bc0, 22;
E_00000000028c3030/5 .event edge, v0000000002938bc0_19, v0000000002938bc0_20, v0000000002938bc0_21, v0000000002938bc0_22;
v0000000002938bc0_23 .array/port v0000000002938bc0, 23;
v0000000002938bc0_24 .array/port v0000000002938bc0, 24;
v0000000002938bc0_25 .array/port v0000000002938bc0, 25;
v0000000002938bc0_26 .array/port v0000000002938bc0, 26;
E_00000000028c3030/6 .event edge, v0000000002938bc0_23, v0000000002938bc0_24, v0000000002938bc0_25, v0000000002938bc0_26;
v0000000002938bc0_27 .array/port v0000000002938bc0, 27;
v0000000002938bc0_28 .array/port v0000000002938bc0, 28;
v0000000002938bc0_29 .array/port v0000000002938bc0, 29;
v0000000002938bc0_30 .array/port v0000000002938bc0, 30;
E_00000000028c3030/7 .event edge, v0000000002938bc0_27, v0000000002938bc0_28, v0000000002938bc0_29, v0000000002938bc0_30;
v0000000002938bc0_31 .array/port v0000000002938bc0, 31;
E_00000000028c3030/8 .event edge, v0000000002938bc0_31, v0000000002937a40_0;
E_00000000028c3030 .event/or E_00000000028c3030/0, E_00000000028c3030/1, E_00000000028c3030/2, E_00000000028c3030/3, E_00000000028c3030/4, E_00000000028c3030/5, E_00000000028c3030/6, E_00000000028c3030/7, E_00000000028c3030/8;
S_0000000002932f20 .scope module, "Register_Mux" "mux4" 3 283, 4 13 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002939ca0_0 .net "one", 4 0, L_00000000029978f0;  1 drivers
v00000000029383a0_0 .var "result", 4 0;
v0000000002938260_0 .net "s", 0 0, v0000000002935700_0;  alias, 1 drivers
v0000000002939980_0 .net "zero", 4 0, L_00000000029969f0;  1 drivers
E_00000000028c3070 .event edge, v0000000002935700_0, v0000000002939980_0, v0000000002939ca0_0;
S_000000000293c4e0 .scope module, "addFour" "addplus4" 3 303, 7 3 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000293eb58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000029375e0_0 .net/2u *"_s0", 31 0, L_000000000293eb58;  1 drivers
v0000000002939d40_0 .net "pc", 31 0, v0000000002935a20_0;  alias, 1 drivers
v0000000002938da0_0 .net "result", 31 0, L_0000000002997990;  alias, 1 drivers
L_0000000002997990 .arith/sum 32, v0000000002935a20_0, L_000000000293eb58;
S_000000000293cf60 .scope module, "adder" "adder" 3 304, 7 8 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002938a80_0 .net "entry0", 31 0, v0000000002937ae0_0;  alias, 1 drivers
v0000000002937f40_0 .net "entry1", 31 0, L_0000000002997990;  alias, 1 drivers
v0000000002938620_0 .var "result", 31 0;
E_00000000028c29b0 .event edge, v0000000002938a80_0, v0000000002936920_0;
S_000000000293ba60 .scope module, "alu" "ALU" 3 293, 8 1 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v0000000002937720_0 .var "Result", 31 0;
v0000000002939520_0 .net "a", 31 0, v0000000002938080_0;  alias, 1 drivers
v0000000002937e00_0 .net "aluCode", 2 0, v0000000002936100_0;  alias, 1 drivers
v0000000002937fe0_0 .net "b", 31 0, v0000000002935de0_0;  alias, 1 drivers
v00000000029392a0_0 .var/i "counter", 31 0;
v00000000029379a0_0 .var/i "index", 31 0;
v00000000029377c0_0 .net "operation", 5 0, L_0000000002996bd0;  1 drivers
v0000000002938c60_0 .var "tempVar", 31 0;
v0000000002937b80_0 .var/i "var", 31 0;
v0000000002938d00_0 .var "zeroFlag", 0 0;
E_00000000028c2e30 .event edge, v00000000029377c0_0, v0000000002935de0_0, v0000000002938080_0;
S_000000000293bd60 .scope module, "ram" "RAM" 3 296, 9 1 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_0000000002796970 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000027969a8 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000027969e0 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v00000000029386c0_0 .net "address", 31 0, v0000000002937720_0;  alias, 1 drivers
v00000000029393e0_0 .net "clk", 0 0, o00000000028e0828;  alias, 0 drivers
v00000000029390c0_0 .net "dataIn", 31 0, v0000000002938580_0;  alias, 1 drivers
v0000000002938120 .array "mem", 31 0, 31 0;
v0000000002938ee0_0 .var "output_destination", 31 0;
v0000000002939160_0 .net "read", 0 0, v00000000029362e0_0;  alias, 1 drivers
v0000000002937860_0 .net "write", 0 0, v0000000002935c00_0;  alias, 1 drivers
S_000000000293c060 .scope module, "shftJump" "shftLeft28" 3 301, 7 20 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029395c0_0 .net "in", 25 0, L_0000000002998c50;  1 drivers
v0000000002938760_0 .var "result", 27 0;
E_00000000028c23b0 .event edge, v00000000029395c0_0;
S_000000000293bee0 .scope module, "shftLeft" "shftLeft" 3 302, 7 42 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002939480_0 .net "in", 31 0, v0000000002937900_0;  alias, 1 drivers
v0000000002937ae0_0 .var "result", 31 0;
E_00000000028c2c70 .event edge, v00000000029355c0_0;
S_000000000293c1e0 .scope module, "signExt" "signExtender" 3 300, 7 27 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002938e40_0 .net "ins", 15 0, L_0000000002996ef0;  1 drivers
v0000000002937900_0 .var "result", 31 0;
v0000000002939340_0 .var "tempOnes", 15 0;
v0000000002937c20_0 .var "tempZero", 15 0;
v0000000002938800_0 .net "unSign", 0 0, v0000000002936e20_0;  alias, 1 drivers
E_00000000028c2e70 .event edge, v0000000002938e40_0;
S_000000000293c360 .scope module, "simpleAND" "AND" 3 305, 7 14 0, S_00000000027dcd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v0000000002939660_0 .net "Z_flag", 0 0, v0000000002938d00_0;  alias, 1 drivers
v00000000029388a0_0 .net "branch", 0 0, v0000000002935660_0;  alias, 1 drivers
v0000000002937cc0_0 .var "result", 0 0;
E_00000000028c2430 .event edge, v0000000002938d00_0, v0000000002935660_0;
S_00000000027dd7f0 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o00000000028e2508 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000293a240_0 .net "one", 4 0, o00000000028e2508;  0 drivers
v000000000293ab00_0 .var "result", 4 0;
o00000000028e2568 .functor BUFZ 2, C4<zz>; HiZ drive
v000000000293ae20_0 .net "s", 1 0, o00000000028e2568;  0 drivers
o00000000028e2598 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000293b0a0_0 .net "two", 4 0, o00000000028e2598;  0 drivers
o00000000028e25c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000293b460_0 .net "zero", 4 0, o00000000028e25c8;  0 drivers
E_00000000028c3130 .event edge, v000000000293ae20_0, v000000000293b460_0, v000000000293a240_0, v000000000293b0a0_0;
    .scope S_00000000027cbaf0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029289b0_0, 0;
    %end;
    .thread T_0;
    .scope S_00000000027cbaf0;
T_1 ;
    %wait E_00000000028c1eb0;
    %load/vec4 v0000000002929b30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029289b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000029296d0_0;
    %assign/vec4 v00000000029289b0_0, 0;
T_1.1 ;
    %vpi_call 5 379 "$display", "PC=%d", v00000000029289b0_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_000000000278ea40;
T_2 ;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 44, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 144, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 162, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 96, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 253, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 160, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 25, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a3f0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000000000278e8c0;
T_3 ;
    %wait E_00000000028c1770;
    %load/vec4 v0000000002929a90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002929770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002928b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002928b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002928910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000286db80_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000289be30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028396f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292a2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002929db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000286c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002928730_0, 0, 1;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000027b2fa0;
T_4 ;
    %wait E_00000000028c1430;
    %load/vec4 v000000000292ae20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000000000292c0e0_0;
    %store/vec4 v0000000002928eb0_0, 0, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002928e10_0;
    %store/vec4 v0000000002928eb0_0, 0, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000027e1c00;
T_5 ;
    %wait E_00000000028c15b0;
    %load/vec4 v000000000289bb10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000000000289b890_0;
    %store/vec4 v000000000289ba70_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000289d050_0;
    %store/vec4 v000000000289ba70_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000027cbc70;
T_6 ;
    %wait E_00000000028c17f0;
    %load/vec4 v0000000002929c70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000000002928c30_0;
    %store/vec4 v00000000029298b0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000029287d0_0;
    %store/vec4 v00000000029298b0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000027e1d80;
T_7 ;
    %wait E_00000000028c13f0;
    %load/vec4 v000000000289bcf0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000000000289bd90_0;
    %store/vec4 v000000000289bc50_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000000000289bbb0_0;
    %store/vec4 v000000000289bc50_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002781c10;
T_8 ;
    %wait E_00000000028c1c70;
    %load/vec4 v00000000029294f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000000002929590_0;
    %store/vec4 v0000000002928a50_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002928870_0;
    %store/vec4 v0000000002928a50_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000027b2e20;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
    %end;
    .thread T_9;
    .scope S_00000000027b2e20;
T_10 ;
    %wait E_00000000028c1eb0;
    %load/vec4 v0000000002928d70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002929ef0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000002929f90_0;
    %load/vec4 v0000000002929ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292a0d0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000027b2e20;
T_11 ;
    %wait E_00000000028c1cb0;
    %load/vec4 v0000000002929d10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000292a0d0, 4;
    %assign/vec4 v000000000292a170_0, 0;
    %load/vec4 v0000000002928af0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000292a0d0, 4;
    %assign/vec4 v0000000002929e50_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000027f2e80;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000292a7e0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_00000000027f2e80;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000292baa0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_00000000027f2e80;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292bb40_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000000027f2e80;
T_15 ;
    %wait E_00000000028c1470;
    %load/vec4 v000000000292b960_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %vpi_call 8 31 "$display", "Ran through comparator" {0 0 0};
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292bd20_0;
    %cmp/e;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292bb40_0, 0, 1;
    %vpi_call 8 35 "$display", "The values are equal!" {0 0 0};
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292bb40_0, 0, 1;
    %vpi_call 8 40 "$display", "The values are not equal" {0 0 0};
T_15.9 ;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292bd20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %store/vec4 v000000000292b140_0, 0, 32;
    %load/vec4 v000000000292b140_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %store/vec4 v000000000292bb40_0, 0, 1;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v000000000292bd20_0;
    %load/vec4 v000000000292b780_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %store/vec4 v000000000292b140_0, 0, 32;
    %load/vec4 v000000000292b140_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.17, 8;
T_15.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.17, 8;
 ; End of false expr.
    %blend;
T_15.17;
    %store/vec4 v000000000292bb40_0, 0, 1;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v000000000292aec0_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_15.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000292ace0_0, 0, 32;
T_15.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000292ace0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.21, 5;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292ace0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000292baa0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000292ace0_0, 0, 32;
T_15.22 ;
    %load/vec4 v000000000292baa0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.24, 4;
    %load/vec4 v000000000292a7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000292a7e0_0, 0, 32;
T_15.24 ;
    %load/vec4 v000000000292ace0_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000292ace0_0, 0, 32;
    %jmp T_15.20;
T_15.21 ;
    %load/vec4 v000000000292a7e0_0;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v000000000292aec0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_15.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000292ace0_0, 0, 32;
T_15.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000292ace0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.29, 5;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292ace0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000292baa0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000292ace0_0, 0, 32;
T_15.30 ;
    %load/vec4 v000000000292baa0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.32, 4;
    %load/vec4 v000000000292a7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000292a7e0_0, 0, 32;
T_15.32 ;
    %load/vec4 v000000000292ace0_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000292ace0_0, 0, 32;
    %jmp T_15.28;
T_15.29 ;
    %load/vec4 v000000000292a7e0_0;
    %store/vec4 v000000000292b140_0, 0, 32;
T_15.26 ;
T_15.19 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292bd20_0;
    %add;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292bd20_0;
    %add;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v000000000292aec0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_15.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_15.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_15.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_15.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_15.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_15.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_15.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_15.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_15.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_15.52, 6;
    %jmp T_15.53;
T_15.34 ;
    %load/vec4 v000000000292bd20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.54, 4;
    %load/vec4 v000000000292b780_0;
    %store/vec4 v000000000292b140_0, 0, 32;
T_15.54 ;
    %jmp T_15.53;
T_15.35 ;
    %load/vec4 v000000000292bd20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.56, 4;
    %load/vec4 v000000000292b780_0;
    %store/vec4 v000000000292b140_0, 0, 32;
T_15.56 ;
    %jmp T_15.53;
T_15.36 ;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292bd20_0;
    %and;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.53;
T_15.37 ;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292bd20_0;
    %or;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.53;
T_15.38 ;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292bd20_0;
    %xor;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.53;
T_15.39 ;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292bd20_0;
    %or;
    %inv;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.53;
T_15.40 ;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292bd20_0;
    %add;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.53;
T_15.41 ;
    %jmp T_15.53;
T_15.42 ;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292bd20_0;
    %add;
    %store/vec4 v000000000292b140_0, 0, 32;
    %load/vec4 v000000000292b140_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.59, 8;
T_15.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.59, 8;
 ; End of false expr.
    %blend;
T_15.59;
    %store/vec4 v000000000292bb40_0, 0, 1;
    %jmp T_15.53;
T_15.43 ;
    %load/vec4 v000000000292bd20_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v000000000292a560_0, 0, 32;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292a560_0;
    %add;
    %store/vec4 v000000000292b140_0, 0, 32;
    %load/vec4 v000000000292b140_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.61, 8;
T_15.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.61, 8;
 ; End of false expr.
    %blend;
T_15.61;
    %store/vec4 v000000000292bb40_0, 0, 1;
    %jmp T_15.53;
T_15.44 ;
    %load/vec4 v000000000292bd20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.53;
T_15.45 ;
    %load/vec4 v000000000292bd20_0;
    %ix/getv 4, v000000000292b780_0;
    %shiftl 4;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.53;
T_15.46 ;
    %load/vec4 v000000000292bd20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.53;
T_15.47 ;
    %load/vec4 v000000000292bd20_0;
    %ix/getv 4, v000000000292b780_0;
    %shiftr 4;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.53;
T_15.48 ;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292bd20_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.63;
T_15.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000292b140_0, 0, 32;
T_15.63 ;
    %jmp T_15.53;
T_15.49 ;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292bd20_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.65;
T_15.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000292b140_0, 0, 32;
T_15.65 ;
    %jmp T_15.53;
T_15.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000292ace0_0, 0, 32;
T_15.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000292ace0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.67, 5;
    %load/vec4 v000000000292b780_0;
    %load/vec4 v000000000292ace0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000292baa0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000292ace0_0, 0, 32;
T_15.68 ;
    %load/vec4 v000000000292baa0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.70, 4;
    %load/vec4 v000000000292a7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000292a7e0_0, 0, 32;
T_15.70 ;
    %load/vec4 v000000000292ace0_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000292ace0_0, 0, 32;
    %jmp T_15.66;
T_15.67 ;
    %load/vec4 v000000000292a7e0_0;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.53;
T_15.51 ;
    %load/vec4 v000000000292b780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.53;
T_15.52 ;
    %load/vec4 v000000000292b780_0;
    %ix/getv 4, v000000000292bd20_0;
    %shiftr 4;
    %store/vec4 v000000000292b140_0, 0, 32;
    %jmp T_15.53;
T_15.53 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000027f3000;
T_16 ;
    %wait E_00000000028c1eb0;
    %load/vec4 v000000000292c220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %ix/getv 4, v000000000292b1e0_0;
    %load/vec4a v000000000292b320, 4;
    %assign/vec4 v000000000292b500_0, 0;
T_16.0 ;
    %load/vec4 v000000000292ba00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v000000000292c040_0;
    %ix/getv 3, v000000000292b1e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000292b320, 0, 4;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000292c570;
T_17 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000292bf00_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_000000000292c570;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000292a9c0_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_000000000292c570;
T_19 ;
    %wait E_00000000028c1fb0;
    %load/vec4 v000000000292be60_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000292c360_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v000000000292a9c0_0;
    %load/vec4 v000000000292be60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000292b5a0_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000000000292bf00_0;
    %load/vec4 v000000000292be60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000292b5a0_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000000000292cff0;
T_20 ;
    %wait E_00000000028c1af0;
    %load/vec4 v000000000292bbe0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000292bdc0_0, 0, 28;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000000000292ce70;
T_21 ;
    %wait E_00000000028c19b0;
    %load/vec4 v000000000292a920_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000292aba0_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000027f1bf0;
T_22 ;
    %wait E_00000000028c15f0;
    %load/vec4 v000000000292bc80_0;
    %load/vec4 v000000000292b0a0_0;
    %add;
    %store/vec4 v000000000292b000_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000000000292c9f0;
T_23 ;
    %wait E_00000000028c1730;
    %load/vec4 v000000000292a6a0_0;
    %load/vec4 v000000000292a740_0;
    %and;
    %store/vec4 v000000000292aa60_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000000002931720;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029307b0_0, 0;
    %end;
    .thread T_24;
    .scope S_0000000002931720;
T_25 ;
    %wait E_00000000028c1eb0;
    %load/vec4 v000000000292f8b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029307b0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000002930030_0;
    %assign/vec4 v00000000029307b0_0, 0;
T_25.1 ;
    %vpi_call 5 379 "$display", "PC=%d", v00000000029307b0_0 {0 0 0};
    %jmp T_25;
    .thread T_25;
    .scope S_000000000292ccf0;
T_26 ;
    %vpi_call 5 339 "$readmemb", "Input/testcode_mips2.txt", v000000000292ef20 {0 0 0};
    %end;
    .thread T_26;
    .scope S_000000000292cb70;
T_27 ;
    %wait E_00000000028c1a70;
    %load/vec4 v000000000292eca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000000000292d760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_27.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_27.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_27.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292df80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292df80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292df80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292df80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292eb60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000292f240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ed40_0, 0, 1;
    %jmp T_27.17;
T_27.17 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000000029318a0;
T_28 ;
    %wait E_00000000028c20b0;
    %load/vec4 v000000000292fdb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v00000000029308f0_0;
    %store/vec4 v0000000002930490_0, 0, 5;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v00000000029300d0_0;
    %store/vec4 v0000000002930490_0, 0, 5;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000000000292c6f0;
T_29 ;
    %wait E_00000000028c1870;
    %load/vec4 v000000000292e2a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v000000000292dd00_0;
    %store/vec4 v000000000292f1a0_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000000000292ec00_0;
    %store/vec4 v000000000292f1a0_0, 0, 32;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000000002933220;
T_30 ;
    %wait E_00000000028c19f0;
    %load/vec4 v000000000292fa90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v00000000029311b0_0;
    %store/vec4 v0000000002930850_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000002931250_0;
    %store/vec4 v0000000002930850_0, 0, 32;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000292c870;
T_31 ;
    %wait E_00000000028c18b0;
    %load/vec4 v000000000292f2e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v000000000292dc60_0;
    %store/vec4 v000000000292dbc0_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000000000292eac0_0;
    %store/vec4 v000000000292dbc0_0, 0, 32;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000000000292d2f0;
T_32 ;
    %wait E_00000000028c2030;
    %load/vec4 v0000000002930c10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v000000000292ff90_0;
    %store/vec4 v00000000029305d0_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000002930a30_0;
    %store/vec4 v00000000029305d0_0, 0, 32;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000002932aa0;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
    %end;
    .thread T_33;
    .scope S_0000000002932aa0;
T_34 ;
    %wait E_00000000028c1eb0;
    %load/vec4 v0000000002930ad0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000292f950_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v00000000029303f0_0;
    %load/vec4 v000000000292f950_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002930e90, 0, 4;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000002932aa0;
T_35 ;
    %wait E_00000000028c2070;
    %load/vec4 v00000000029312f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002930e90, 4;
    %assign/vec4 v000000000292f630_0, 0;
    %load/vec4 v0000000002930fd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002930e90, 4;
    %assign/vec4 v0000000002930d50_0, 0;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000002932920;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002931430_0, 0, 32;
    %end;
    .thread T_36;
    .scope S_0000000002932920;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000292f9f0_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0000000002932920;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f770_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0000000002932920;
T_39 ;
    %wait E_00000000028c20f0;
    %load/vec4 v000000000292fd10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %jmp T_39.7;
T_39.0 ;
    %vpi_call 8 31 "$display", "Ran through comparator" {0 0 0};
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292fe50_0;
    %cmp/e;
    %jmp/0xz  T_39.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f770_0, 0, 1;
    %vpi_call 8 35 "$display", "The values are equal!" {0 0 0};
    %jmp T_39.9;
T_39.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f770_0, 0, 1;
    %vpi_call 8 40 "$display", "The values are not equal" {0 0 0};
T_39.9 ;
    %jmp T_39.7;
T_39.1 ;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292fe50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %load/vec4 v000000000292fbd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %store/vec4 v000000000292f770_0, 0, 1;
    %jmp T_39.7;
T_39.2 ;
    %load/vec4 v000000000292fe50_0;
    %load/vec4 v000000000292fb30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_39.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.15, 8;
T_39.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.15, 8;
 ; End of false expr.
    %blend;
T_39.15;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %load/vec4 v000000000292fbd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.17, 8;
T_39.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.17, 8;
 ; End of false expr.
    %blend;
T_39.17;
    %store/vec4 v000000000292f770_0, 0, 1;
    %jmp T_39.7;
T_39.3 ;
    %load/vec4 v000000000292fef0_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_39.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000292f590_0, 0, 32;
T_39.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000292f590_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.21, 5;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292f590_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_39.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000292f9f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000292f590_0, 0, 32;
T_39.22 ;
    %load/vec4 v000000000292f9f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.24, 4;
    %load/vec4 v0000000002931430_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002931430_0, 0, 32;
T_39.24 ;
    %load/vec4 v000000000292f590_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000292f590_0, 0, 32;
    %jmp T_39.20;
T_39.21 ;
    %load/vec4 v0000000002931430_0;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.19;
T_39.18 ;
    %load/vec4 v000000000292fef0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_39.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000292f590_0, 0, 32;
T_39.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000292f590_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.29, 5;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292f590_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_39.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000292f9f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000292f590_0, 0, 32;
T_39.30 ;
    %load/vec4 v000000000292f9f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.32, 4;
    %load/vec4 v0000000002931430_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002931430_0, 0, 32;
T_39.32 ;
    %load/vec4 v000000000292f590_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000292f590_0, 0, 32;
    %jmp T_39.28;
T_39.29 ;
    %load/vec4 v0000000002931430_0;
    %store/vec4 v000000000292fbd0_0, 0, 32;
T_39.26 ;
T_39.19 ;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292fe50_0;
    %add;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292fe50_0;
    %add;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v000000000292fef0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_39.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_39.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_39.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_39.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_39.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_39.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_39.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_39.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_39.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_39.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_39.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_39.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_39.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_39.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_39.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_39.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_39.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_39.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_39.52, 6;
    %jmp T_39.53;
T_39.34 ;
    %load/vec4 v000000000292fe50_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.54, 4;
    %load/vec4 v000000000292fb30_0;
    %store/vec4 v000000000292fbd0_0, 0, 32;
T_39.54 ;
    %jmp T_39.53;
T_39.35 ;
    %load/vec4 v000000000292fe50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.56, 4;
    %load/vec4 v000000000292fb30_0;
    %store/vec4 v000000000292fbd0_0, 0, 32;
T_39.56 ;
    %jmp T_39.53;
T_39.36 ;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292fe50_0;
    %and;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.53;
T_39.37 ;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292fe50_0;
    %or;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.53;
T_39.38 ;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292fe50_0;
    %xor;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.53;
T_39.39 ;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292fe50_0;
    %or;
    %inv;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.53;
T_39.40 ;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292fe50_0;
    %add;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.53;
T_39.41 ;
    %jmp T_39.53;
T_39.42 ;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292fe50_0;
    %add;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %load/vec4 v000000000292fbd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.59, 8;
T_39.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.59, 8;
 ; End of false expr.
    %blend;
T_39.59;
    %store/vec4 v000000000292f770_0, 0, 1;
    %jmp T_39.53;
T_39.43 ;
    %load/vec4 v000000000292fe50_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v000000000292f6d0_0, 0, 32;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292f6d0_0;
    %add;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %load/vec4 v000000000292fbd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.61, 8;
T_39.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.61, 8;
 ; End of false expr.
    %blend;
T_39.61;
    %store/vec4 v000000000292f770_0, 0, 1;
    %jmp T_39.53;
T_39.44 ;
    %load/vec4 v000000000292fe50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.53;
T_39.45 ;
    %load/vec4 v000000000292fe50_0;
    %ix/getv 4, v000000000292fb30_0;
    %shiftl 4;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.53;
T_39.46 ;
    %load/vec4 v000000000292fe50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.53;
T_39.47 ;
    %load/vec4 v000000000292fe50_0;
    %ix/getv 4, v000000000292fb30_0;
    %shiftr 4;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.53;
T_39.48 ;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292fe50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.63;
T_39.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000292fbd0_0, 0, 32;
T_39.63 ;
    %jmp T_39.53;
T_39.49 ;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292fe50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.65;
T_39.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000292fbd0_0, 0, 32;
T_39.65 ;
    %jmp T_39.53;
T_39.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000292f590_0, 0, 32;
T_39.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000292f590_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.67, 5;
    %load/vec4 v000000000292fb30_0;
    %load/vec4 v000000000292f590_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_39.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000292f9f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000292f590_0, 0, 32;
T_39.68 ;
    %load/vec4 v000000000292f9f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.70, 4;
    %load/vec4 v0000000002931430_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002931430_0, 0, 32;
T_39.70 ;
    %load/vec4 v000000000292f590_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000292f590_0, 0, 32;
    %jmp T_39.66;
T_39.67 ;
    %load/vec4 v0000000002931430_0;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.53;
T_39.51 ;
    %load/vec4 v000000000292fb30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.53;
T_39.52 ;
    %load/vec4 v000000000292fb30_0;
    %ix/getv 4, v000000000292fe50_0;
    %shiftr 4;
    %store/vec4 v000000000292fbd0_0, 0, 32;
    %jmp T_39.53;
T_39.53 ;
    %pop/vec4 1;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_00000000029330a0;
T_40 ;
    %wait E_00000000028c1eb0;
    %load/vec4 v0000000002933790_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.0, 4;
    %ix/getv 4, v0000000002935130_0;
    %load/vec4a v0000000002934690, 4;
    %assign/vec4 v0000000002934730_0, 0;
T_40.0 ;
    %load/vec4 v0000000002933e70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.2, 4;
    %load/vec4 v0000000002934050_0;
    %ix/getv 3, v0000000002935130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002934690, 0, 4;
T_40.2 ;
    %jmp T_40;
    .thread T_40;
    .scope S_00000000029315a0;
T_41 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002934a50_0, 0, 16;
    %end;
    .thread T_41;
    .scope S_00000000029315a0;
T_42 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002934e10_0, 0, 16;
    %end;
    .thread T_42;
    .scope S_00000000029315a0;
T_43 ;
    %wait E_00000000028c2df0;
    %load/vec4 v0000000002934d70_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002935310_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v0000000002934e10_0;
    %load/vec4 v0000000002934d70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002934910_0, 0, 32;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0000000002934a50_0;
    %load/vec4 v0000000002934d70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002934910_0, 0, 32;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_00000000029333a0;
T_44 ;
    %wait E_00000000028c1d70;
    %load/vec4 v0000000002934c30_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002935450_0, 0, 28;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000002932620;
T_45 ;
    %wait E_00000000028c28f0;
    %load/vec4 v0000000002934370_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002933ab0_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_00000000029327a0;
T_46 ;
    %wait E_00000000028c1ab0;
    %load/vec4 v0000000002930210_0;
    %load/vec4 v0000000002931110_0;
    %add;
    %store/vec4 v0000000002931390_0, 0, 32;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000002932020;
T_47 ;
    %wait E_00000000028c2fb0;
    %load/vec4 v0000000002934eb0_0;
    %load/vec4 v00000000029353b0_0;
    %and;
    %store/vec4 v0000000002933650_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000000027dcbe0;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936d80_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_00000000027dcbe0;
T_49 ;
    %vpi_call 2 17 "$dumpfile", "results/CPUFileTest.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, v0000000002936600_0, v0000000002936d80_0, S_00000000027cbaf0, S_0000000002931720, S_000000000278ea40, S_000000000278e8c0, S_00000000027f2e80, S_00000000027b2e20, S_00000000027f3000, S_00000000027f1a70, S_00000000027f1bf0, S_000000000292c570, S_000000000292cff0, S_000000000292ce70, S_000000000292c9f0, S_0000000002781c10, S_00000000027e1c00, S_00000000027b2fa0, S_00000000027cbc70, S_00000000027e1d80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936600_0, 0, 1;
    %delay 5, 0;
    %end;
    .thread T_49;
    .scope S_00000000029324a0;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002935a20_0, 0;
    %end;
    .thread T_50;
    .scope S_00000000029324a0;
T_51 ;
    %wait E_00000000028c2770;
    %load/vec4 v0000000002938b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002935a20_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v00000000029373c0_0;
    %assign/vec4 v0000000002935a20_0, 0;
T_51.1 ;
    %vpi_call 5 379 "$display", "PC=%d", v0000000002935a20_0 {0 0 0};
    %jmp T_51;
    .thread T_51;
    .scope S_0000000002931d20;
T_52 ;
    %vpi_call 5 349 "$readmemb", "Input/testcode_mips3.txt", v0000000002935840 {0 0 0};
    %end;
    .thread T_52;
    .scope S_0000000002931ea0;
T_53 ;
    %wait E_00000000028c2f30;
    %load/vec4 v0000000002936f60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000000002936a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_53.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_53.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_53.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_53.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_53.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_53.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_53.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_53.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002935700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002935700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002936560_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002936100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029362e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002935d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002937460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002935660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002936e20_0, 0, 1;
    %jmp T_53.17;
T_53.17 ;
    %pop/vec4 1;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0000000002932f20;
T_54 ;
    %wait E_00000000028c3070;
    %load/vec4 v0000000002938260_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v0000000002939980_0;
    %store/vec4 v00000000029383a0_0, 0, 5;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000000002939ca0_0;
    %store/vec4 v00000000029383a0_0, 0, 5;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_00000000029321a0;
T_55 ;
    %wait E_00000000028c2870;
    %load/vec4 v0000000002935e80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_55.0, 4;
    %load/vec4 v0000000002936060_0;
    %store/vec4 v0000000002935de0_0, 0, 32;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v00000000029355c0_0;
    %store/vec4 v0000000002935de0_0, 0, 32;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0000000002932c20;
T_56 ;
    %wait E_00000000028c2ff0;
    %load/vec4 v00000000029397a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v00000000029398e0_0;
    %store/vec4 v0000000002937680_0, 0, 32;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0000000002939b60_0;
    %store/vec4 v0000000002937680_0, 0, 32;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000000002931a20;
T_57 ;
    %wait E_00000000028c2db0;
    %load/vec4 v0000000002936880_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_57.0, 4;
    %load/vec4 v0000000002936920_0;
    %store/vec4 v0000000002936240_0, 0, 32;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000000002935b60_0;
    %store/vec4 v0000000002936240_0, 0, 32;
T_57.1 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0000000002932320;
T_58 ;
    %wait E_00000000028c2f70;
    %load/vec4 v0000000002937280_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_58.0, 4;
    %load/vec4 v0000000002937320_0;
    %store/vec4 v00000000029371e0_0, 0, 32;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000000002935ca0_0;
    %store/vec4 v00000000029371e0_0, 0, 32;
T_58.1 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0000000002932da0;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
    %end;
    .thread T_59;
    .scope S_0000000002932da0;
T_60 ;
    %wait E_00000000028c2770;
    %load/vec4 v00000000029381c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002939200_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0000000002939c00_0;
    %load/vec4 v0000000002939200_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938bc0, 0, 4;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0000000002932da0;
T_61 ;
    %wait E_00000000028c3030;
    %load/vec4 v0000000002939840_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002938bc0, 4;
    %assign/vec4 v0000000002938080_0, 0;
    %load/vec4 v0000000002937a40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002938bc0, 4;
    %assign/vec4 v0000000002938580_0, 0;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_000000000293ba60;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029392a0_0, 0, 32;
    %end;
    .thread T_62;
    .scope S_000000000293ba60;
T_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002937b80_0, 0, 32;
    %end;
    .thread T_63;
    .scope S_000000000293ba60;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002938d00_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_000000000293ba60;
T_65 ;
    %wait E_00000000028c2e30;
    %load/vec4 v0000000002937e00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_65.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %jmp T_65.7;
T_65.0 ;
    %vpi_call 8 31 "$display", "Ran through comparator" {0 0 0};
    %load/vec4 v0000000002939520_0;
    %load/vec4 v0000000002937fe0_0;
    %cmp/e;
    %jmp/0xz  T_65.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002938d00_0, 0, 1;
    %vpi_call 8 35 "$display", "The values are equal!" {0 0 0};
    %jmp T_65.9;
T_65.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002938d00_0, 0, 1;
    %vpi_call 8 40 "$display", "The values are not equal" {0 0 0};
T_65.9 ;
    %jmp T_65.7;
T_65.1 ;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v0000000002937fe0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_65.11, 8;
T_65.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_65.11, 8;
 ; End of false expr.
    %blend;
T_65.11;
    %store/vec4 v0000000002937720_0, 0, 32;
    %load/vec4 v0000000002937720_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.13, 8;
T_65.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.13, 8;
 ; End of false expr.
    %blend;
T_65.13;
    %store/vec4 v0000000002938d00_0, 0, 1;
    %jmp T_65.7;
T_65.2 ;
    %load/vec4 v0000000002937fe0_0;
    %load/vec4 v0000000002939520_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_65.15, 8;
T_65.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_65.15, 8;
 ; End of false expr.
    %blend;
T_65.15;
    %store/vec4 v0000000002937720_0, 0, 32;
    %load/vec4 v0000000002937720_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.17, 8;
T_65.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.17, 8;
 ; End of false expr.
    %blend;
T_65.17;
    %store/vec4 v0000000002938d00_0, 0, 1;
    %jmp T_65.7;
T_65.3 ;
    %load/vec4 v00000000029377c0_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_65.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029379a0_0, 0, 32;
T_65.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029379a0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_65.21, 5;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v00000000029379a0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_65.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002937b80_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029379a0_0, 0, 32;
T_65.22 ;
    %load/vec4 v0000000002937b80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.24, 4;
    %load/vec4 v00000000029392a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029392a0_0, 0, 32;
T_65.24 ;
    %load/vec4 v00000000029379a0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029379a0_0, 0, 32;
    %jmp T_65.20;
T_65.21 ;
    %load/vec4 v00000000029392a0_0;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.19;
T_65.18 ;
    %load/vec4 v00000000029377c0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_65.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029379a0_0, 0, 32;
T_65.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029379a0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_65.29, 5;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v00000000029379a0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_65.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002937b80_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029379a0_0, 0, 32;
T_65.30 ;
    %load/vec4 v0000000002937b80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.32, 4;
    %load/vec4 v00000000029392a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029392a0_0, 0, 32;
T_65.32 ;
    %load/vec4 v00000000029379a0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029379a0_0, 0, 32;
    %jmp T_65.28;
T_65.29 ;
    %load/vec4 v00000000029392a0_0;
    %store/vec4 v0000000002937720_0, 0, 32;
T_65.26 ;
T_65.19 ;
    %jmp T_65.7;
T_65.4 ;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v0000000002937fe0_0;
    %add;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.7;
T_65.5 ;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v0000000002937fe0_0;
    %add;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.7;
T_65.6 ;
    %load/vec4 v00000000029377c0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_65.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_65.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_65.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_65.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_65.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_65.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_65.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_65.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_65.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_65.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_65.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_65.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_65.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_65.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_65.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_65.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_65.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_65.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_65.52, 6;
    %jmp T_65.53;
T_65.34 ;
    %load/vec4 v0000000002937fe0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_65.54, 4;
    %load/vec4 v0000000002939520_0;
    %store/vec4 v0000000002937720_0, 0, 32;
T_65.54 ;
    %jmp T_65.53;
T_65.35 ;
    %load/vec4 v0000000002937fe0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.56, 4;
    %load/vec4 v0000000002939520_0;
    %store/vec4 v0000000002937720_0, 0, 32;
T_65.56 ;
    %jmp T_65.53;
T_65.36 ;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v0000000002937fe0_0;
    %and;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.53;
T_65.37 ;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v0000000002937fe0_0;
    %or;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.53;
T_65.38 ;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v0000000002937fe0_0;
    %xor;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.53;
T_65.39 ;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v0000000002937fe0_0;
    %or;
    %inv;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.53;
T_65.40 ;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v0000000002937fe0_0;
    %add;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.53;
T_65.41 ;
    %jmp T_65.53;
T_65.42 ;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v0000000002937fe0_0;
    %add;
    %store/vec4 v0000000002937720_0, 0, 32;
    %load/vec4 v0000000002937720_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.59, 8;
T_65.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.59, 8;
 ; End of false expr.
    %blend;
T_65.59;
    %store/vec4 v0000000002938d00_0, 0, 1;
    %jmp T_65.53;
T_65.43 ;
    %load/vec4 v0000000002937fe0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002938c60_0, 0, 32;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v0000000002938c60_0;
    %add;
    %store/vec4 v0000000002937720_0, 0, 32;
    %load/vec4 v0000000002937720_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.61, 8;
T_65.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.61, 8;
 ; End of false expr.
    %blend;
T_65.61;
    %store/vec4 v0000000002938d00_0, 0, 1;
    %jmp T_65.53;
T_65.44 ;
    %load/vec4 v0000000002937fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.53;
T_65.45 ;
    %load/vec4 v0000000002937fe0_0;
    %ix/getv 4, v0000000002939520_0;
    %shiftl 4;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.53;
T_65.46 ;
    %load/vec4 v0000000002937fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.53;
T_65.47 ;
    %load/vec4 v0000000002937fe0_0;
    %ix/getv 4, v0000000002939520_0;
    %shiftr 4;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.53;
T_65.48 ;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v0000000002937fe0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.63;
T_65.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002937720_0, 0, 32;
T_65.63 ;
    %jmp T_65.53;
T_65.49 ;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v0000000002937fe0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.65;
T_65.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002937720_0, 0, 32;
T_65.65 ;
    %jmp T_65.53;
T_65.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029379a0_0, 0, 32;
T_65.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029379a0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_65.67, 5;
    %load/vec4 v0000000002939520_0;
    %load/vec4 v00000000029379a0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_65.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002937b80_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029379a0_0, 0, 32;
T_65.68 ;
    %load/vec4 v0000000002937b80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.70, 4;
    %load/vec4 v00000000029392a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029392a0_0, 0, 32;
T_65.70 ;
    %load/vec4 v00000000029379a0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029379a0_0, 0, 32;
    %jmp T_65.66;
T_65.67 ;
    %load/vec4 v00000000029392a0_0;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.53;
T_65.51 ;
    %load/vec4 v0000000002939520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.53;
T_65.52 ;
    %load/vec4 v0000000002939520_0;
    %ix/getv 4, v0000000002937fe0_0;
    %shiftr 4;
    %store/vec4 v0000000002937720_0, 0, 32;
    %jmp T_65.53;
T_65.53 ;
    %pop/vec4 1;
    %jmp T_65.7;
T_65.7 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_000000000293bd60;
T_66 ;
    %wait E_00000000028c2770;
    %load/vec4 v0000000002939160_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_66.0, 4;
    %ix/getv 4, v00000000029386c0_0;
    %load/vec4a v0000000002938120, 4;
    %assign/vec4 v0000000002938ee0_0, 0;
T_66.0 ;
    %load/vec4 v0000000002937860_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_66.2, 4;
    %load/vec4 v00000000029390c0_0;
    %ix/getv 3, v00000000029386c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002938120, 0, 4;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_000000000293c1e0;
T_67 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002939340_0, 0, 16;
    %end;
    .thread T_67;
    .scope S_000000000293c1e0;
T_68 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002937c20_0, 0, 16;
    %end;
    .thread T_68;
    .scope S_000000000293c1e0;
T_69 ;
    %wait E_00000000028c2e70;
    %load/vec4 v0000000002938e40_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002938800_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_69.0, 4;
    %load/vec4 v0000000002937c20_0;
    %load/vec4 v0000000002938e40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002937900_0, 0, 32;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0000000002939340_0;
    %load/vec4 v0000000002938e40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002937900_0, 0, 32;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_000000000293c060;
T_70 ;
    %wait E_00000000028c23b0;
    %load/vec4 v00000000029395c0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002938760_0, 0, 28;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_000000000293bee0;
T_71 ;
    %wait E_00000000028c2c70;
    %load/vec4 v0000000002939480_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002937ae0_0, 0, 32;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_000000000293cf60;
T_72 ;
    %wait E_00000000028c29b0;
    %load/vec4 v0000000002938a80_0;
    %load/vec4 v0000000002937f40_0;
    %add;
    %store/vec4 v0000000002938620_0, 0, 32;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_000000000293c360;
T_73 ;
    %wait E_00000000028c2430;
    %load/vec4 v00000000029388a0_0;
    %load/vec4 v0000000002939660_0;
    %and;
    %store/vec4 v0000000002937cc0_0, 0, 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_00000000027dd7f0;
T_74 ;
    %wait E_00000000028c3130;
    %load/vec4 v000000000293ae20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %load/vec4 v000000000293b460_0;
    %store/vec4 v000000000293ab00_0, 0, 5;
    %jmp T_74.4;
T_74.0 ;
    %load/vec4 v000000000293b460_0;
    %store/vec4 v000000000293ab00_0, 0, 5;
    %jmp T_74.4;
T_74.1 ;
    %load/vec4 v000000000293a240_0;
    %store/vec4 v000000000293ab00_0, 0, 5;
    %jmp T_74.4;
T_74.2 ;
    %load/vec4 v000000000293b0a0_0;
    %store/vec4 v000000000293ab00_0, 0, 5;
    %jmp T_74.4;
T_74.4 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "CPUTest.vl";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "RegisterFile.v";
    "UtilModules.v";
    "ALUModule.v";
    "RamModules.v";
