// Seed: 852624428
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd34
) (
    output wand _id_0,
    output uwire id_1,
    output uwire id_2[(  id_0  ) : -1],
    output wire id_3,
    input wand id_4,
    input wor id_5,
    input tri1 id_6,
    input wand id_7,
    input supply1 id_8
);
  union packed {union packed {logic id_10;} id_11;} id_12;
  assign id_12.id_10 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_12.id_10,
      id_10,
      id_10
  );
  always_comb
  `define pp_13 0
  assign id_12.id_11 = id_7;
endmodule
