// Seed: 3198157470
module module_0 (
    input wor   id_0,
    input wor   id_1,
    input uwire id_2
);
  id_4 :
  assert property (@(posedge id_2) 1 - -1'd0)
  else $unsigned(14);
  ;
  module_2 modCall_1 ();
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    input wor id_3,
    input supply1 id_4,
    input wand id_5,
    input wand id_6,
    input wor id_7
);
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5
  );
endmodule
module module_2;
  logic id_1;
endmodule
