library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity add_in_place is
  generic (
    n: integer := 4
  );
  port (
    A, B: in std_logic_vector (n - 1 downto 0);
    A_out, S: out std_logic_vector (n - 1 downto 0)
  );
end add_in_place;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n199_o : std_logic;
  signal n200_o : std_logic;
  signal n201_o : std_logic;
  signal n202_o : std_logic;
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal n206_o : std_logic;
  signal n207_o : std_logic;
  signal n208_o : std_logic_vector (2 downto 0);
begin
  o <= n208_o;
  -- vhdl_source/peres.vhdl:13:17
  n199_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n200_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n201_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n202_o <= n200_o xor n201_o;
  -- vhdl_source/peres.vhdl:15:17
  n203_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n204_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n205_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n206_o <= n204_o and n205_o;
  -- vhdl_source/peres.vhdl:15:21
  n207_o <= n203_o xor n206_o;
  n208_o <= n199_o & n202_o & n207_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n191_o : std_logic_vector (1 downto 0);
  signal n192_o : std_logic;
  signal n193_o : std_logic;
  signal n194_o : std_logic;
  signal n195_o : std_logic;
  signal n196_o : std_logic;
  signal n197_o : std_logic_vector (2 downto 0);
begin
  o <= n197_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n191_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n192_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n193_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n194_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n195_o <= n193_o and n194_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n196_o <= n192_o xor n195_o;
  n197_o <= n191_o & n196_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n185_o : std_logic;
  signal n186_o : std_logic;
  signal n187_o : std_logic;
  signal n188_o : std_logic;
  signal n189_o : std_logic_vector (1 downto 0);
begin
  o <= n189_o;
  -- vhdl_source/cnot.vhdl:24:17
  n185_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n186_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n187_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n188_o <= n186_o xor n187_o;
  n189_o <= n185_o & n188_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of add_in_place is
  signal wrap_A: std_logic_vector (3 downto 0);
  signal wrap_B: std_logic_vector (3 downto 0);
  signal wrap_A_out: std_logic_vector (3 downto 0);
  signal wrap_S: std_logic_vector (3 downto 0);
  signal s1_a : std_logic_vector (3 downto 0);
  signal s1_b : std_logic_vector (3 downto 0);
  signal s2_mid : std_logic_vector (3 downto 0);
  signal s2_a : std_logic_vector (3 downto 0);
  signal s2_b : std_logic_vector (3 downto 0);
  signal s3_mid : std_logic_vector (3 downto 0);
  signal s3_a : std_logic_vector (3 downto 0);
  signal s3_b : std_logic_vector (3 downto 0);
  signal s4_mid : std_logic_vector (3 downto 0);
  signal s4_a : std_logic_vector (3 downto 0);
  signal s4_b : std_logic_vector (3 downto 0);
  signal s5_mid : std_logic_vector (3 downto 0);
  signal s5_a : std_logic_vector (3 downto 0);
  signal s5_b : std_logic_vector (3 downto 0);
  signal s6_a : std_logic_vector (3 downto 0);
  signal s6_b : std_logic_vector (3 downto 0);
  signal n2_o : std_logic;
  signal n3_o : std_logic;
  signal n4_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n5 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n8_o : std_logic;
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic;
  signal n12_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n13 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n16_o : std_logic;
  signal n17_o : std_logic;
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n21 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n24_o : std_logic;
  signal n25_o : std_logic;
  signal n26_o : std_logic;
  signal n27_o : std_logic;
  signal n28_o : std_logic;
  signal n29_o : std_logic;
  signal n30_o : std_logic;
  signal n31_o : std_logic;
  signal n32_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n33 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n36_o : std_logic;
  signal n37_o : std_logic;
  signal n38_o : std_logic;
  signal n39_o : std_logic;
  signal n40_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n41 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n44_o : std_logic;
  signal n45_o : std_logic;
  signal n46_o : std_logic_vector (1 downto 0);
  signal n47_o : std_logic;
  signal n48_o : std_logic;
  signal n49_o : std_logic;
  signal n50_o : std_logic_vector (1 downto 0);
  signal n51_o : std_logic;
  signal n52_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n53 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n56_o : std_logic;
  signal n57_o : std_logic;
  signal n58_o : std_logic;
  signal n59_o : std_logic;
  signal n60_o : std_logic;
  signal n61_o : std_logic_vector (1 downto 0);
  signal n62_o : std_logic;
  signal n63_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n64 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n67_o : std_logic;
  signal n68_o : std_logic;
  signal n69_o : std_logic;
  signal n70_o : std_logic;
  signal n71_o : std_logic;
  signal n72_o : std_logic_vector (1 downto 0);
  signal n73_o : std_logic;
  signal n74_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n75 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n78_o : std_logic;
  signal n79_o : std_logic;
  signal n80_o : std_logic;
  signal n81_o : std_logic;
  signal n82_o : std_logic;
  signal n83_o : std_logic;
  signal n84_o : std_logic;
  signal n85_o : std_logic_vector (1 downto 0);
  signal cnot_4_n86 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n89_o : std_logic;
  signal n90_o : std_logic;
  signal n91_o : std_logic;
  signal n92_o : std_logic;
  signal n93_o : std_logic_vector (1 downto 0);
  signal n94_o : std_logic;
  signal n95_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n96 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n99_o : std_logic;
  signal n100_o : std_logic;
  signal n101_o : std_logic;
  signal n102_o : std_logic;
  signal n103_o : std_logic;
  signal n104_o : std_logic_vector (1 downto 0);
  signal n105_o : std_logic;
  signal n106_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n107 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n110_o : std_logic;
  signal n111_o : std_logic;
  signal n112_o : std_logic;
  signal n113_o : std_logic;
  signal n114_o : std_logic;
  signal n115_o : std_logic_vector (1 downto 0);
  signal n116_o : std_logic;
  signal n117_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n118 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n121_o : std_logic;
  signal n122_o : std_logic;
  signal n123_o : std_logic;
  signal n124_o : std_logic;
  signal n125_o : std_logic_vector (1 downto 0);
  signal n126_o : std_logic;
  signal n127_o : std_logic;
  signal n128_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n129 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n132_o : std_logic;
  signal n133_o : std_logic;
  signal n134_o : std_logic;
  signal n135_o : std_logic;
  signal n136_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n137 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n140_o : std_logic;
  signal n141_o : std_logic;
  signal n142_o : std_logic;
  signal n143_o : std_logic;
  signal n144_o : std_logic;
  signal n145_o : std_logic;
  signal n146_o : std_logic;
  signal n147_o : std_logic;
  signal n148_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n149 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n152_o : std_logic;
  signal n153_o : std_logic;
  signal n154_o : std_logic;
  signal n155_o : std_logic;
  signal n156_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n157 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n160_o : std_logic;
  signal n161_o : std_logic;
  signal n162_o : std_logic;
  signal n163_o : std_logic;
  signal n164_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n165 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n168_o : std_logic;
  signal n169_o : std_logic;
  signal n170_o : std_logic_vector (3 downto 0);
  signal n171_o : std_logic_vector (3 downto 0);
  signal n172_o : std_logic_vector (3 downto 0);
  signal n173_o : std_logic_vector (3 downto 0);
  signal n174_o : std_logic_vector (3 downto 0);
  signal n175_o : std_logic_vector (3 downto 0);
  signal n176_o : std_logic_vector (3 downto 0);
  signal n177_o : std_logic_vector (3 downto 0);
  signal n178_o : std_logic_vector (3 downto 0);
  signal n179_o : std_logic_vector (3 downto 0);
  signal n180_o : std_logic_vector (3 downto 0);
  signal n181_o : std_logic_vector (3 downto 0);
  signal n182_o : std_logic_vector (3 downto 0);
  signal n183_o : std_logic_vector (3 downto 0);
begin
  wrap_a <= std_logic_vector(a);
  wrap_b <= std_logic_vector(b);
  a_out <= std_ulogic_vector(wrap_a_out);
  s <= std_ulogic_vector(wrap_s);
  wrap_A_out <= s6_a;
  wrap_S <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n170_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n171_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n172_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n173_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n174_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n175_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n176_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n177_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n178_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n179_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n180_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n181_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n182_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n183_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2_o <= wrap_A (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3_o <= wrap_B (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4_o <= n2_o & n3_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n5 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n4_o,
    o => gen1_n1_cnot1_j_o);
  n8_o <= gen1_n1_cnot1_j_n5 (1);
  n9_o <= gen1_n1_cnot1_j_n5 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n10_o <= wrap_A (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n11_o <= wrap_B (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n12_o <= n10_o & n11_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n13 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n12_o,
    o => gen1_n2_cnot1_j_o);
  n16_o <= gen1_n2_cnot1_j_n13 (1);
  n17_o <= gen1_n2_cnot1_j_n13 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n18_o <= wrap_A (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n19_o <= wrap_B (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n20_o <= n18_o & n19_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n21 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n20_o,
    o => gen1_n3_cnot1_j_o);
  n24_o <= gen1_n3_cnot1_j_n21 (1);
  n25_o <= gen1_n3_cnot1_j_n21 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n26_o <= wrap_A (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n27_o <= wrap_B (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n28_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n29_o <= s1_a (3);
  -- vhdl_source/add_in_place.vhdl:101:47
  n30_o <= wrap_A (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n31_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n32_o <= n30_o & n31_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n33 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n32_o,
    o => gen2_n3_cnot2_j_o);
  n36_o <= gen2_n3_cnot2_j_n33 (1);
  n37_o <= gen2_n3_cnot2_j_n33 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n38_o <= wrap_A (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n39_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n40_o <= n38_o & n39_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n41 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n40_o,
    o => gen2_n2_cnot2_j_o);
  n44_o <= gen2_n2_cnot2_j_n41 (1);
  n45_o <= gen2_n2_cnot2_j_n41 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n46_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n47_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n48_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n49_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n50_o <= n48_o & n49_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n51_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n52_o <= n50_o & n51_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n53 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n52_o,
    o => gen3_n1_ccnot3_j_o);
  n56_o <= gen3_n1_ccnot3_j_n53 (2);
  n57_o <= gen3_n1_ccnot3_j_n53 (1);
  n58_o <= gen3_n1_ccnot3_j_n53 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n59_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n60_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n61_o <= n59_o & n60_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n62_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n63_o <= n61_o & n62_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n64 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n63_o,
    o => gen3_n2_ccnot3_j_o);
  n67_o <= gen3_n2_ccnot3_j_n64 (2);
  n68_o <= gen3_n2_ccnot3_j_n64 (1);
  n69_o <= gen3_n2_ccnot3_j_n64 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n70_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n71_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n72_o <= n70_o & n71_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n73_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n74_o <= n72_o & n73_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n75 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n74_o,
    o => gen3_n3_ccnot3_j_o);
  n78_o <= gen3_n3_ccnot3_j_n75 (2);
  n79_o <= gen3_n3_ccnot3_j_n75 (1);
  n80_o <= gen3_n3_ccnot3_j_n75 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n81_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:116:25
  n82_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:119:41
  n83_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:119:53
  n84_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:119:47
  n85_o <= n83_o & n84_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n86 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n85_o,
    o => cnot_4_o);
  n89_o <= cnot_4_n86 (1);
  n90_o <= cnot_4_n86 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n91_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n92_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n93_o <= n91_o & n92_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n94_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n95_o <= n93_o & n94_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n96 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n95_o,
    o => gen4_n2_peres4_j_o);
  n99_o <= gen4_n2_peres4_j_n96 (2);
  n100_o <= gen4_n2_peres4_j_n96 (1);
  n101_o <= gen4_n2_peres4_j_n96 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n102_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n103_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n104_o <= n102_o & n103_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n105_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n106_o <= n104_o & n105_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n107 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n106_o,
    o => gen4_n1_peres4_j_o);
  n110_o <= gen4_n1_peres4_j_n107 (2);
  n111_o <= gen4_n1_peres4_j_n107 (1);
  n112_o <= gen4_n1_peres4_j_n107 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n113_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n114_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n115_o <= n113_o & n114_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n116_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n117_o <= n115_o & n116_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n118 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n117_o,
    o => gen4_n0_peres4_j_o);
  n121_o <= gen4_n0_peres4_j_n118 (2);
  n122_o <= gen4_n0_peres4_j_n118 (1);
  n123_o <= gen4_n0_peres4_j_n118 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n124_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n125_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n126_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n127_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n128_o <= n126_o & n127_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n129 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n128_o,
    o => gen5_n1_cnot5_j_o);
  n132_o <= gen5_n1_cnot5_j_n129 (1);
  n133_o <= gen5_n1_cnot5_j_n129 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n134_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n135_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n136_o <= n134_o & n135_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n137 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n136_o,
    o => gen5_n2_cnot5_j_o);
  n140_o <= gen5_n2_cnot5_j_n137 (1);
  n141_o <= gen5_n2_cnot5_j_n137 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n142_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n143_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:142:23
  n144_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n145_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n146_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n147_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n148_o <= n146_o & n147_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n149 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n148_o,
    o => gen6_n1_cnot1_j_o);
  n152_o <= gen6_n1_cnot1_j_n149 (1);
  n153_o <= gen6_n1_cnot1_j_n149 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n154_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n155_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n156_o <= n154_o & n155_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n157 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n156_o,
    o => gen6_n2_cnot1_j_o);
  n160_o <= gen6_n2_cnot1_j_n157 (1);
  n161_o <= gen6_n2_cnot1_j_n157 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n162_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n163_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n164_o <= n162_o & n163_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n165 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n164_o,
    o => gen6_n3_cnot1_j_o);
  n168_o <= gen6_n3_cnot1_j_n165 (1);
  n169_o <= gen6_n3_cnot1_j_n165 (0);
  n170_o <= n24_o & n16_o & n8_o & n26_o;
  n171_o <= n25_o & n17_o & n9_o & n27_o;
  n172_o <= n29_o & n36_o & n44_o & n28_o;
  n173_o <= n37_o & n45_o & n46_o;
  n174_o <= n80_o & n69_o & n58_o & n47_o;
  n175_o <= n81_o & n79_o & n68_o & n57_o;
  n176_o <= n82_o & n78_o & n67_o & n56_o;
  n177_o <= n89_o & n99_o & n110_o & n121_o;
  n178_o <= n101_o & n112_o & n123_o & n124_o;
  n179_o <= n90_o & n100_o & n111_o & n122_o;
  n180_o <= n141_o & n133_o & n125_o;
  n181_o <= n143_o & n140_o & n132_o & n142_o;
  n182_o <= n168_o & n160_o & n152_o & n144_o;
  n183_o <= n169_o & n161_o & n153_o & n145_o;
end rtl;
