# Reading C:/altera/91sp2/modelsim_ase/tcl/vsim/pref.tcl 
# do tristate_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\91sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\91sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/aluno/Downloads/Suanny\ (2)/Suanny/tristate {C:/Users/aluno/Downloads/Suanny (2)/Suanny/tristate/tristate.sv}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# 
# vlog -sv -work work +incdir+C:/Users/aluno/Downloads/Suanny\ (2)/Suanny/tristate/testbench {C:/Users/aluno/Downloads/Suanny (2)/Suanny/tristate/testbench/tristate_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module tristate_tb
# 
# Top level modules:
# 	tristate_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc" tristate_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tristate_tb 
# Loading sv_std.std
# Loading work.tristate_tb
# Loading work.tristate
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |  E  |  A  |  Y  |
# | 0 | 0000 | zzzz | OK
# | 0 | 0001 | zzzz | OK
# | 0 | 0010 | zzzz | OK
# | 0 | 0011 | zzzz | OK
# | 0 | 0100 | zzzz | OK
# | 0 | 0101 | zzzz | OK
# | 0 | 0110 | zzzz | OK
# | 0 | 0111 | zzzz | OK
# | 0 | 1000 | zzzz | OK
# | 0 | 1001 | zzzz | OK
# | 0 | 1010 | zzzz | OK
# | 0 | 1011 | zzzz | OK
# | 0 | 1100 | zzzz | OK
# | 0 | 1101 | zzzz | OK
# | 0 | 1110 | zzzz | OK
# | 0 | 1111 | zzzz | OK
# | 1 | 0000 | 0000 | OK
# | 1 | 0001 | 0001 | OK
# | 1 | 0010 | 0010 | OK
# | 1 | 0011 | 0011 | OK
# | 1 | 0100 | 0100 | OK
# | 1 | 0101 | 0101 | OK
# | 1 | 0110 | 0110 | OK
# | 1 | 0111 | 0111 | OK
# | 1 | 1000 | 1000 | OK
# | 1 | 1001 | 1001 | OK
# | 1 | 1010 | 1010 | OK
# | 1 | 1011 | 1011 | OK
# | 1 | 1100 | 1100 | OK
# | 1 | 1101 | 1101 | OK
# | 1 | 1110 | 1110 | OK
# | 1 | 1111 | 1111 | OK
# Testes Efetuados  = 32
# Erros Encontrados = 0
# Break in Module tristate_tb at C:/Users/aluno/Downloads/Suanny (2)/Suanny/tristate/testbench/tristate_tb.sv line 57
# Simulation Breakpoint: Break in Module tristate_tb at C:/Users/aluno/Downloads/Suanny (2)/Suanny/tristate/testbench/tristate_tb.sv line 57
# MACRO ./tristate_run_msim_rtl_verilog.do PAUSED at line 17
