Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar  8 13:35:29 2024
| Host         : Japser running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           13 |
| Yes          | No                    | No                     |              38 |           13 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |              30 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------+----------------------+------------------+----------------+--------------+
|   Clock Signal  |   Enable Signal   |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-------------------+----------------------+------------------+----------------+--------------+
|  G0/inst/clk_25 |                   | G4/vsync_i_1_n_0     |                1 |              1 |         1.00 |
|  G0/inst/clk_25 |                   | G4/ltOp              |                1 |              1 |         1.00 |
|  G0/inst/clk_5  |                   |                      |                2 |              2 |         1.00 |
|  G0/inst/clk_25 |                   | G4/red[3]_i_1_n_0    |                2 |              4 |         2.00 |
|  G0/inst/clk_25 | G4/vcountsquare   |                      |                2 |              4 |         2.00 |
|  G0/inst/clk_25 |                   | G4/eqOp              |                4 |             10 |         2.50 |
|  G0/inst/clk_25 | G4/eqOp           | G4/vcount[9]_i_1_n_0 |                4 |             10 |         2.50 |
|  G0/inst/clk_5  | G1/x              | aReset_IBUF          |                4 |             10 |         2.50 |
|  G0/inst/clk_5  | G1/y              | aReset_IBUF          |                4 |             10 |         2.50 |
|  G0/inst/clk_25 |                   | G2/active_reg_0      |                5 |             12 |         2.40 |
|  G0/inst/clk_25 | G2/active_i_1_n_0 |                      |                4 |             14 |         3.50 |
|  G0/inst/clk_25 | G4/E[0]           |                      |                7 |             20 |         2.86 |
|  G0/inst/clk_5  | G1/p_1_in         | G1/cnt0              |                5 |             20 |         4.00 |
|  G0/inst/clk_25 |                   |                      |               12 |             31 |         2.58 |
+-----------------+-------------------+----------------------+------------------+----------------+--------------+


