\let\mypdfximage\pdfximage\def\pdfximage{\immediate\mypdfximage}\documentclass[twoside]{book}

%% moved from doxygen.sty due to workaround for LaTex 2019 version and unmaintained tabu package
\usepackage{ifthen}
\ifx\requestedLaTeXdate\undefined
\usepackage{array}
\else
\usepackage{array}[=2016-10-06]
\fi
%%
% Packages required by doxygen
\usepackage{fixltx2e}
\usepackage{calc}
\usepackage{doxygen}
\usepackage{graphicx}
\usepackage[utf8]{inputenc}
\usepackage{makeidx}
\usepackage{multicol}
\usepackage{multirow}
\PassOptionsToPackage{warn}{textcomp}
\usepackage{textcomp}
\usepackage[nointegrals]{wasysym}
\usepackage[table]{xcolor}
\usepackage{ifpdf,ifxetex}

% Font selection
\usepackage[T1]{fontenc}
\usepackage[scaled=.90]{helvet}
\usepackage{courier}
\usepackage{amssymb}
\usepackage{sectsty}
\renewcommand{\familydefault}{\sfdefault}
\allsectionsfont{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\renewcommand{\DoxyLabelFont}{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\newcommand{\+}{\discretionary{\mbox{\scriptsize$\hookleftarrow$}}{}{}}

% Arguments of doxygenemoji:
% 1) ':<text>:' form of the emoji, already "LaTeX"-escaped
% 2) file with the name of the emoji without the .png extension
% in case image exist use this otherwise use the ':<text>:' form
\newcommand{\doxygenemoji}[2]{%
  \IfFileExists{./#2.png}{\raisebox{-0.1em}{\includegraphics[height=0.9em]{./#2.png}}}{#1}%
}
% Page & text layout
\usepackage{geometry}
\geometry{%
  a4paper,%
  top=2.5cm,%
  bottom=2.5cm,%
  left=2.5cm,%
  right=2.5cm%
}
\tolerance=750
\hfuzz=15pt
\hbadness=750
\setlength{\emergencystretch}{15pt}
\setlength{\parindent}{0cm}
\newcommand{\doxynormalparskip}{\setlength{\parskip}{3ex plus 2ex minus 2ex}}
\newcommand{\doxytocparskip}{\setlength{\parskip}{1ex plus 0ex minus 0ex}}
\doxynormalparskip
\makeatletter
\renewcommand{\paragraph}{%
  \@startsection{paragraph}{4}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@parafont%
  }%
}
\renewcommand{\subparagraph}{%
  \@startsection{subparagraph}{5}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@subparafont%
  }%
}
\makeatother

% Headers & footers
\usepackage{fancyhdr}
\pagestyle{fancyplain}
\fancyhead[LE]{\fancyplain{}{\bfseries\thepage}}
\fancyhead[CE]{\fancyplain{}{}}
\fancyhead[RE]{\fancyplain{}{\bfseries\leftmark}}
\fancyhead[LO]{\fancyplain{}{\bfseries\rightmark}}
\fancyhead[CO]{\fancyplain{}{}}
\fancyhead[RO]{\fancyplain{}{\bfseries\thepage}}
\fancyfoot[LE]{\fancyplain{}{}}
\fancyfoot[CE]{\fancyplain{}{}}
\fancyfoot[RE]{\fancyplain{}{\bfseries\scriptsize Generated by Doxygen }}
\fancyfoot[LO]{\fancyplain{}{\bfseries\scriptsize Generated by Doxygen }}
\fancyfoot[CO]{\fancyplain{}{}}
\fancyfoot[RO]{\fancyplain{}{}}
\renewcommand{\footrulewidth}{0.4pt}
\renewcommand{\chaptermark}[1]{%
  \markboth{#1}{}%
}
\renewcommand{\sectionmark}[1]{%
  \markright{\thesection\ #1}%
}

% Indices & bibliography
\usepackage{natbib}
\usepackage[titles]{tocloft}
\setcounter{tocdepth}{3}
\setcounter{secnumdepth}{5}
\makeindex

\usepackage{newunicodechar}
  \newunicodechar{⁻}{${}^{-}$}% Superscript minus
  \newunicodechar{²}{${}^{2}$}% Superscript two
  \newunicodechar{³}{${}^{3}$}% Superscript three

% Hyperlinks (required, but should be loaded last)
\ifpdf
  \usepackage[pdftex,pagebackref=true]{hyperref}
\else
  \ifxetex
    \usepackage[pagebackref=true]{hyperref}
  \else
    \usepackage[ps2pdf,pagebackref=true]{hyperref}
  \fi
\fi

\hypersetup{%
  colorlinks=true,%
  linkcolor=blue,%
  citecolor=blue,%
  unicode%
}

% Custom commands
\newcommand{\clearemptydoublepage}{%
  \newpage{\pagestyle{empty}\cleardoublepage}%
}

\usepackage{caption}
\captionsetup{labelsep=space,justification=centering,font={bf},singlelinecheck=off,skip=4pt,position=top}

\usepackage{etoc}
\etocsettocstyle{\doxytocparskip}{\doxynormalparskip}
\renewcommand{\numberline}[1]{#1~}
%===== C O N T E N T S =====

\begin{document}

% Titlepage & ToC
\hypersetup{pageanchor=false,
             bookmarksnumbered=true,
             pdfencoding=unicode
            }
\pagenumbering{alph}
\begin{titlepage}
\vspace*{7cm}
\begin{center}%
{\Large M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+FS }\\
\vspace*{1cm}
{\large Generated by Doxygen 1.8.16}\\
\end{center}
\end{titlepage}
\clearemptydoublepage
\pagenumbering{roman}
\tableofcontents
\clearemptydoublepage
\pagenumbering{arabic}
\hypersetup{pageanchor=true}

%--- Begin generated contents ---
\chapter{Pins allocation}
\label{page_pinalloc}
\Hypertarget{page_pinalloc}
\input{page_pinalloc}
\chapter{Memory map}
\label{page_memorymap}
\Hypertarget{page_memorymap}
\input{page_memorymap}
\chapter{Components}
\label{page_components}
\Hypertarget{page_components}
\input{page_components}
\chapter{Module Index}
\input{modules}
\chapter{Data Structure Index}
\input{annotated}
\chapter{File Index}
\input{files}
\chapter{Module Documentation}
\input{group__x_co_routine_create}
\include{group__v_co_routine_schedule}
\include{group__cr_s_t_a_r_t}
\include{group__cr_d_e_l_a_y}
\include{group__cr_q_u_e_u_e___s_e_n_d}
\include{group__cr_q_u_e_u_e___r_e_c_e_i_v_e}
\include{group__cr_q_u_e_u_e___s_e_n_d___f_r_o_m___i_s_r}
\include{group__cr_q_u_e_u_e___r_e_c_e_i_v_e___f_r_o_m___i_s_r}
\include{group___event_group}
\include{group___event_group_handle__t}
\include{group__x_event_group_create}
\include{group__x_event_group_wait_bits}
\include{group__x_event_group_clear_bits}
\include{group__x_event_group_clear_bits_from_i_s_r}
\include{group__x_event_group_set_bits}
\include{group__x_event_group_set_bits_from_i_s_r}
\include{group__x_event_group_sync}
\include{group__x_event_group_get_bits}
\include{group__x_event_group_get_bits_from_i_s_r}
\include{group__x_message_buffer_create}
\include{group__x_message_buffer_create_static}
\include{group__x_message_buffer_send}
\include{group__x_message_buffer_send_from_i_s_r}
\include{group__x_message_buffer_receive}
\include{group__x_message_buffer_receive_from_i_s_r}
\include{group__x_message_buffer_reset}
\include{group__x_message_buffer_space_available}
\include{group__x_message_buffer_next_length_bytes}
\include{group__x_message_buffer_send_completed_from_i_s_r}
\include{group__x_message_buffer_receive_completed_from_i_s_r}
\include{group__x_queue_create}
\include{group__x_queue_create_static}
\include{group__x_queue_send}
\include{group__x_queue_overwrite}
\include{group__x_queue_peek}
\include{group__x_queue_peek_from_i_s_r}
\include{group__x_queue_receive}
\include{group__ux_queue_messages_waiting}
\include{group__v_queue_delete}
\include{group__x_queue_send_from_i_s_r}
\include{group__x_queue_overwrite_from_i_s_r}
\include{group__x_queue_receive_from_i_s_r}
\include{group__v_semaphore_create_binary}
\include{group__x_semaphore_create_binary}
\include{group__x_semaphore_create_binary_static}
\include{group__x_semaphore_take}
\include{group__x_semaphore_take_recursive}
\include{group__x_semaphore_give}
\include{group__x_semaphore_give_recursive}
\include{group__x_semaphore_give_from_i_s_r}
\include{group__x_semaphore_create_mutex}
\include{group__x_semaphore_create_mutex_static}
\include{group__x_semaphore_create_recursive_mutex}
\include{group__x_semaphore_create_recursive_mutex_static}
\include{group__x_semaphore_create_counting}
\include{group__x_semaphore_create_counting_static}
\include{group__v_semaphore_delete}
\include{group__x_stream_buffer_create}
\include{group__x_stream_buffer_create_static}
\include{group__x_stream_buffer_send}
\include{group__x_stream_buffer_send_from_i_s_r}
\include{group__x_stream_buffer_receive}
\include{group__x_stream_buffer_receive_from_i_s_r}
\include{group__v_stream_buffer_delete}
\include{group__x_stream_buffer_is_full}
\include{group__x_stream_buffer_is_empty}
\include{group__x_stream_buffer_reset}
\include{group__x_stream_buffer_spaces_available}
\include{group__x_stream_buffer_bytes_available}
\include{group__x_stream_buffer_set_trigger_level}
\include{group__x_stream_buffer_send_completed_from_i_s_r}
\include{group__x_stream_buffer_receive_completed_from_i_s_r}
\include{group___task_handle__t}
\include{group__task_y_i_e_l_d}
\include{group__task_e_n_t_e_r___c_r_i_t_i_c_a_l}
\include{group__task_e_x_i_t___c_r_i_t_i_c_a_l}
\include{group__task_d_i_s_a_b_l_e___i_n_t_e_r_r_u_p_t_s}
\include{group__task_e_n_a_b_l_e___i_n_t_e_r_r_u_p_t_s}
\include{group__x_task_create}
\include{group__x_task_create_static}
\include{group__x_task_create_restricted}
\include{group__x_task_create_restricted_static}
\include{group__v_task_delete}
\include{group__v_task_delay}
\include{group__v_task_delay_until}
\include{group__x_task_abort_delay}
\include{group__ux_task_priority_get}
\include{group__v_task_get_info}
\include{group__v_task_priority_set}
\include{group__v_task_suspend}
\include{group__v_task_resume}
\include{group__v_task_resume_from_i_s_r}
\include{group__v_task_start_scheduler}
\include{group__v_task_end_scheduler}
\include{group__v_task_suspend_all}
\include{group__x_task_resume_all}
\include{group__x_task_get_tick_count}
\include{group__x_task_get_tick_count_from_i_s_r}
\include{group__ux_task_get_number_of_tasks}
\include{group__pc_task_get_name}
\include{group__pc_task_get_handle}
\include{group__v_task_list}
\include{group__v_task_get_run_time_stats}
\include{group__x_task_get_idle_run_time_counter}
\include{group__x_task_notify}
\include{group__x_task_notify_wait}
\include{group__x_task_notify_give}
\include{group__ul_task_notify_take}
\include{group__x_task_notify_state_clear}
\include{group___events__module}
\include{group__main__module}
\include{group___a_d1__module}
\include{group___adc_ldd1__module}
\include{group___a_s2__module}
\include{group___a_serial_ldd1__module}
\include{group___audio_amp__module}
\include{group___bit_io_ldd1__module}
\include{group___bit_io_ldd2__module}
\include{group___bit_io_ldd3__module}
\include{group___c_i2_c1__module}
\include{group___c_l_s1__module}
\include{group___cpu__module}
\include{group___c_s1__module}
\include{group___d_a1__module}
\include{group___dac_ldd1__module}
\include{group___dac_ldd1___d_m_a0__module}
\include{group___d_b_g__1__module}
\include{group___d_b_g__2__module}
\include{group___d_b_g__3__module}
\include{group___d_b_g__4__module}
\include{group___d_b_g__5__module}
\include{group___d_b_g__6__module}
\include{group___d_b_g__7__module}
\include{group___d_m_a1__module}
\include{group___f_a_t1__module}
\include{group___f_r_t_o_s1__module}
\include{group___g_i2_c1__module}
\include{group___h_b_l_e_d__module}
\include{group___l_c_d___b_l___p_w_m__module}
\include{group___l_c_d___d___n_c__module}
\include{group___l_c_d___data___bits__module}
\include{group___l_c_d___n_r_d__module}
\include{group___l_c_d___n_r_s_t__module}
\include{group___l_c_d___n_w_r__module}
\include{group___l_e_d_b__module}
\include{group___l_e_d_g__module}
\include{group___l_e_dpin1__module}
\include{group___l_e_dpin2__module}
\include{group___l_e_dpin3__module}
\include{group___l_e_d_r__module}
\include{group___m_c_u_c1__module}
\include{group___m_m_a1__module}
\include{group___p_e___const__module}
\include{group___p_e___error__module}
\include{group___p_e___l_d_d__module}
\include{group___p_e___types__module}
\include{group___s_d1__module}
\include{group___s_m2__module}
\include{group___tm_dt1__module}
\include{group___t_m_o_u_t1__module}
\include{group___t_p_m1__0__module}
\include{group___u_t_i_l1__module}
\include{group___vectors__module}
\include{group___w_a_i_t1__module}
\include{group___x_f1__module}
\include{group___interrupt__vector__numbers}
\include{group___peripheral__defines}
\include{group___a_d_c___peripheral}
\include{group___a_d_c___register___accessor___macros}
\include{group___a_d_c___register___masks}
\include{group___b_p___peripheral}
\include{group___b_p___register___accessor___macros}
\include{group___b_p___register___masks}
\include{group___c_m_p___peripheral}
\include{group___c_m_p___register___accessor___macros}
\include{group___c_m_p___register___masks}
\include{group___core_debug___peripheral}
\include{group___core_debug___register___accessor___macros}
\include{group___core_debug___register___masks}
\include{group___d_a_c___peripheral}
\include{group___d_a_c___register___accessor___macros}
\include{group___d_a_c___register___masks}
\include{group___d_m_a___peripheral}
\include{group___d_m_a___register___accessor___macros}
\include{group___d_m_a___register___masks}
\include{group___d_m_a_m_u_x___peripheral}
\include{group___d_m_a_m_u_x___register___accessor___macros}
\include{group___d_m_a_m_u_x___register___masks}
\include{group___d_w_t___peripheral}
\include{group___d_w_t___register___accessor___macros}
\include{group___d_w_t___register___masks}
\include{group___f_g_p_i_o___peripheral}
\include{group___f_g_p_i_o___register___accessor___macros}
\include{group___f_g_p_i_o___register___masks}
\include{group___f_t_f_a___peripheral}
\include{group___f_t_f_a___register___accessor___macros}
\include{group___f_t_f_a___register___masks}
\include{group___g_p_i_o___peripheral}
\include{group___g_p_i_o___register___accessor___macros}
\include{group___g_p_i_o___register___masks}
\include{group___i2_c___peripheral}
\include{group___i2_c___register___accessor___macros}
\include{group___i2_c___register___masks}
\include{group___l_l_w_u___peripheral}
\include{group___l_l_w_u___register___accessor___macros}
\include{group___l_l_w_u___register___masks}
\include{group___l_p_t_m_r___peripheral}
\include{group___l_p_t_m_r___register___accessor___macros}
\include{group___l_p_t_m_r___register___masks}
\include{group___m_c_g___peripheral}
\include{group___m_c_g___register___accessor___macros}
\include{group___m_c_g___register___masks}
\include{group___m_c_m___peripheral}
\include{group___m_c_m___register___accessor___macros}
\include{group___m_c_m___register___masks}
\include{group___m_t_b___peripheral}
\include{group___m_t_b___register___accessor___macros}
\include{group___m_t_b___register___masks}
\include{group___m_t_b_d_w_t___peripheral}
\include{group___m_t_b_d_w_t___register___accessor___macros}
\include{group___m_t_b_d_w_t___register___masks}
\include{group___n_v___peripheral}
\include{group___n_v___register___accessor___macros}
\include{group___n_v___register___masks}
\include{group___n_v_i_c___peripheral}
\include{group___n_v_i_c___register___accessor___macros}
\include{group___n_v_i_c___register___masks}
\include{group___o_s_c___peripheral}
\include{group___o_s_c___register___accessor___macros}
\include{group___o_s_c___register___masks}
\include{group___p_i_t___peripheral}
\include{group___p_i_t___register___accessor___macros}
\include{group___p_i_t___register___masks}
\include{group___p_m_c___peripheral}
\include{group___p_m_c___register___accessor___macros}
\include{group___p_m_c___register___masks}
\include{group___p_o_r_t___peripheral}
\include{group___p_o_r_t___register___accessor___macros}
\include{group___p_o_r_t___register___masks}
\include{group___r_c_m___peripheral}
\include{group___r_c_m___register___accessor___macros}
\include{group___r_c_m___register___masks}
\include{group___r_o_m___peripheral}
\include{group___r_o_m___register___accessor___macros}
\include{group___r_o_m___register___masks}
\include{group___r_t_c___peripheral}
\include{group___r_t_c___register___accessor___macros}
\include{group___r_t_c___register___masks}
\include{group___s_c_b___peripheral}
\include{group___s_c_b___register___accessor___macros}
\include{group___s_c_b___register___masks}
\include{group___s_i_m___peripheral}
\include{group___s_i_m___register___accessor___macros}
\include{group___s_i_m___register___masks}
\include{group___s_m_c___peripheral}
\include{group___s_m_c___register___accessor___macros}
\include{group___s_m_c___register___masks}
\include{group___s_p_i___peripheral}
\include{group___s_p_i___register___accessor___macros}
\include{group___s_p_i___register___masks}
\include{group___sys_tick___peripheral}
\include{group___sys_tick___register___accessor___macros}
\include{group___sys_tick___register___masks}
\include{group___t_p_m___peripheral}
\include{group___t_p_m___register___accessor___macros}
\include{group___t_p_m___register___masks}
\include{group___t_s_i___peripheral}
\include{group___t_s_i___register___accessor___macros}
\include{group___t_s_i___register___masks}
\include{group___u_a_r_t___peripheral}
\include{group___u_a_r_t___register___accessor___macros}
\include{group___u_a_r_t___register___masks}
\include{group___u_a_r_t0___peripheral}
\include{group___u_a_r_t0___register___accessor___macros}
\include{group___u_a_r_t0___register___masks}
\include{group___u_s_b___peripheral}
\include{group___u_s_b___register___accessor___macros}
\include{group___u_s_b___register___masks}
\include{group___backward___compatibility___symbols}
\chapter{Data Structure Documentation}
\input{struct___f_d_i_d}
\input{struct_a___b_l_o_c_k___l_i_n_k}
\input{struct_a_d_c___mem_map}
\input{struct_adc_ldd1___t_device_data}
\input{union_a_s2___t_error}
\input{struct_a_serial_ldd1___t_device_data}
\input{struct_audio_amp___t_device_data}
\input{struct_bit_io_ldd1___t_device_data}
\input{struct_bit_io_ldd2___t_device_data}
\input{struct_bit_io_ldd3___t_device_data}
\input{struct_b_p___mem_map}
\input{struct_c_i2_c1___t_device_data}
\input{struct_c_l_s1___std_i_o_type}
\input{struct_c_m_p___mem_map}
\input{struct_c_o_l_o_r___t}
\input{structcor_co_routine_control_block}
\input{struct_core_debug___mem_map}
\input{struct_d_a_c___mem_map}
\input{struct_dac_ldd1___t_device_data}
\input{struct_d_a_t_e_r_e_c}
\input{struct_d_b_g__1___t_device_data}
\input{struct_d_b_g__2___t_device_data}
\input{struct_d_b_g__3___t_device_data}
\input{struct_d_b_g__4___t_device_data}
\input{struct_d_b_g__5___t_device_data}
\input{struct_d_b_g__6___t_device_data}
\input{struct_d_b_g__7___t_device_data}
\input{struct_d_i_r}
\input{struct_d_m_a1___events__stuct}
\input{struct_d_m_a1___t_chn_dev_const__struct}
\input{struct_d_m_a1___t_chn_dev_data__stuct}
\input{struct_d_m_a1___t_chn_init__stuct}
\input{struct_d_m_a1___t_dev_const__struct}
\input{struct_d_m_a1___t_device_data}
\input{struct_d_m_a1___t_t_c_d__stuct}
\input{struct_d_m_a___mem_map}
\input{struct_d_m_a_m_u_x___mem_map}
\input{struct_d_w_t___mem_map}
\input{struct_event_group_def__t}
\input{struct_f_a_t_f_s}
\input{struct_f_g_p_i_o___mem_map}
\input{struct_f_i_l}
\input{struct_f_i_l_i_n_f_o}
\input{unionfloat__int}
\input{struct_f_o_n_t___h_e_a_d_e_r___t}
\input{struct_f_t_f_a___mem_map}
\input{struct_g_i2_c1___t_data_state}
\input{struct_g_l_y_p_h___i_n_d_e_x___t}
\input{struct_g_p_i_o___mem_map}
\input{struct_h_b_l_e_d___t_device_data}
\input{struct_heap_region}
\input{struct_i2_c___mem_map}
\input{struct_l_c_d___b_l___p_w_m___t_device_data}
\input{struct_l_c_d___c_t_l_r___i_n_i_t___s_e_q___t}
\input{struct_l_c_d___d___n_c___t_device_data}
\input{struct_l_c_d___data___bits___t_device_data}
\input{struct_l_c_d___n_r_d___t_device_data}
\input{struct_l_c_d___n_r_s_t___t_device_data}
\input{struct_l_c_d___n_w_r___t_device_data}
\input{struct_l_d_d___a_d_c___t_pin_mask}
\input{struct_l_d_d___a_d_c___t_sample}
\input{struct_l_d_d___c_a_n___t_frame}
\input{struct_l_d_d___c_a_n___t_stats}
\input{struct_l_d_d___c_r_c___t_user_c_r_c_standard}
\input{struct_l_d_d___d_m_a___t_error}
\input{struct_l_d_d___d_m_a___t_transfer_descriptor}
\input{struct_l_d_d___e_t_h___t_buffer_desc}
\input{struct_l_d_d___e_t_h___t_stats}
\input{struct_l_d_d___f_l_a_s_h___t_error_status}
\input{struct_l_d_d___i2_c___t_stats}
\input{struct_l_d_d___l_c_d_c___t_bitmap}
\input{struct_l_d_d___l_c_d_c___t_window}
\input{struct_l_d_d___r_t_c___t_time}
\input{struct_l_d_d___s_d_h_c___t_buffer_desc}
\input{struct_l_d_d___s_d_h_c___t_card_access}
\input{struct_l_d_d___s_d_h_c___t_card_caps}
\input{struct_l_d_d___s_d_h_c___t_card_erase}
\input{struct_l_d_d___s_d_h_c___t_card_info}
\input{struct_l_d_d___s_d_h_c___t_card_write_protect}
\input{struct_l_d_d___s_e_r_i_a_l___t_stats}
\input{struct_l_d_d___s_p_i_m_a_s_t_e_r___t_configuration}
\input{struct_l_d_d___s_p_i_m_a_s_t_e_r___t_stats}
\input{struct_l_d_d___s_p_i_s_l_a_v_e___t_stats}
\input{struct_l_d_d___s_s_i___t_a_c97_command}
\input{struct_l_d_d___s_s_i___t_data_blocks}
\input{struct_l_d_d___s_s_i___t_stats}
\input{struct_l_d_d___time_date___t_date_rec}
\input{struct_l_d_d___time_date___t_time_rec}
\input{struct_l_d_d___u_s_b___device___t_t_d___head___struct}
\input{struct_l_d_d___u_s_b___device___t_t_d___struct}
\input{struct_l_d_d___u_s_b___host___t_pipe_descr___struct}
\input{struct_l_d_d___u_s_b___host___t_t_d___struct}
\input{struct_l_d_d___u_s_b___t_dev_descriptor___struct}
\input{struct_l_d_d___u_s_b___t_device_feature_request___struct}
\input{struct_l_d_d___u_s_b___t_endpoint_feature_request___struct}
\input{struct_l_d_d___u_s_b___t_endpoint_status_request___struct}
\input{struct_l_d_d___u_s_b___t_ep_descriptor___struct}
\input{struct_l_d_d___u_s_b___t_get_decriptor_request___struct}
\input{struct_l_d_d___u_s_b___t_get_interface_request___struct}
\input{struct_l_d_d___u_s_b___t_interface_feature_request___struct}
\input{struct_l_d_d___u_s_b___t_s_d_p___struct}
\input{struct_l_d_d___u_s_b___t_set_address_request___struct}
\input{struct_l_d_d___u_s_b___t_set_config_request___struct}
\input{struct_l_d_d___u_s_b___t_set_interface_request___struct}
\input{struct_l_l_w_u___mem_map}
\input{struct_l_p_t_m_r___mem_map}
\input{struct_m_c_g___mem_map}
\input{struct_m_c_m___mem_map}
\input{struct_m_t_b___mem_map}
\input{struct_m_t_b_d_w_t___mem_map}
\input{struct_n_o_t_e___t}
\input{struct_n_v___mem_map}
\input{struct_n_v_i_c___mem_map}
\input{struct_o_s_c___mem_map}
\input{structparam__s}
\input{struct_p_i_t___mem_map}
\input{struct_p_m_c___mem_map}
\input{struct_p_o_r_t___mem_map}
\input{struct_p_t___t}
\input{struct_q_u_e_u_e___r_e_g_i_s_t_r_y___i_t_e_m}
\input{struct_queue_definition}
\input{struct_queue_pointers}
\input{struct_r_c_m___mem_map}
\input{struct_r_o_m___mem_map}
\input{struct_r_t_c___mem_map}
\input{struct_s_c_b___mem_map}
\input{struct_semaphore_data}
\input{struct_s_i_m___mem_map}
\input{struct_s_m2___t_device_data}
\input{struct_s_m_c___mem_map}
\input{struct_s_p_i___mem_map}
\input{struct_stream_buffer_def__t}
\input{struct_str_out_buffer}
\input{struct_sys_tick___mem_map}
\input{structt_accel_cal}
\input{struct_t_cpu_clock_configuration}
\input{struct_t_i_m_e_r_e_c}
\input{struct_t_p_m1__0___t_device_data}
\input{struct_t_p_m___mem_map}
\input{struct_t_s_i___mem_map}
\input{structtsk_task_control_block}
\input{structt_vector_table}
\input{struct_u_a_r_t0___mem_map}
\input{struct_u_a_r_t___mem_map}
\input{struct_u_s_b___mem_map}
\input{struct_v_o_i_c_e___t}
\input{structx_l_i_s_t}
\input{structx_l_i_s_t___i_t_e_m}
\input{structx_m_e_m_o_r_y___r_e_g_i_o_n}
\input{structx_m_i_n_i___l_i_s_t___i_t_e_m}
\input{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}
\input{structx_s_t_a_t_i_c___l_i_s_t}
\input{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}
\input{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}
\input{structx_s_t_a_t_i_c___q_u_e_u_e}
\input{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}
\input{structx_s_t_a_t_i_c___t_c_b}
\input{structx_s_t_a_t_i_c___t_i_m_e_r}
\input{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}
\input{structx_t_a_s_k___s_t_a_t_u_s}
\input{structx_t_i_m_e___o_u_t}
\chapter{File Documentation}
\input{_a_d1_8c}
\input{_a_d1_8h}
\input{_adc_ldd1_8c}
\input{_adc_ldd1_8h}
\input{_a_s2_8c}
\input{_a_s2_8h}
\input{_a_serial_ldd1_8c}
\input{_a_serial_ldd1_8h}
\input{_audio_amp_8c}
\input{_audio_amp_8h}
\input{_bit_io_ldd1_8c}
\input{_bit_io_ldd1_8h}
\input{_bit_io_ldd2_8c}
\input{_bit_io_ldd2_8h}
\input{_bit_io_ldd3_8c}
\input{_bit_io_ldd3_8h}
\input{_c_i2_c1_8c}
\input{_c_i2_c1_8h}
\input{_c_l_s1_8c}
\input{_c_l_s1_8h}
\input{_cpu_8c}
\input{_cpu_8h}
\input{_c_s1_8c}
\input{_c_s1_8h}
\input{_d_a1_8c}
\input{_d_a1_8h}
\input{_dac_ldd1_8c}
\input{_dac_ldd1_8h}
\input{_dac_ldd1___d_m_a0_8c}
\input{_dac_ldd1___d_m_a0_8h}
\input{_d_b_g__1_8c}
\input{_d_b_g__1_8h}
\input{_d_b_g__2_8c}
\input{_d_b_g__2_8h}
\input{_d_b_g__3_8c}
\input{_d_b_g__3_8h}
\input{_d_b_g__4_8c}
\input{_d_b_g__4_8h}
\input{_d_b_g__5_8c}
\input{_d_b_g__5_8h}
\input{_d_b_g__6_8c}
\input{_d_b_g__6_8h}
\input{_d_b_g__7_8c}
\input{_d_b_g__7_8h}
\input{_d_m_a1_8c}
\input{_d_m_a1_8h}
\input{_f_a_t1_8c}
\input{_f_a_t1_8h}
\input{_f_a_t1config_8h}
\input{_f_r_t_o_s1_8c}
\input{_f_r_t_o_s1_8h}
\input{_g_i2_c1_8c}
\input{_g_i2_c1_8h}
\input{_g_i2_c1config_8h}
\input{_h_b_l_e_d_8c}
\input{_h_b_l_e_d_8h}
\input{_l_c_d___b_l___p_w_m_8c}
\input{_l_c_d___b_l___p_w_m_8h}
\input{_l_c_d___d___n_c_8c}
\input{_l_c_d___d___n_c_8h}
\input{_l_c_d___data___bits_8c}
\input{_l_c_d___data___bits_8h}
\input{_l_c_d___n_r_d_8c}
\input{_l_c_d___n_r_d_8h}
\input{_l_c_d___n_r_s_t_8c}
\input{_l_c_d___n_r_s_t_8h}
\input{_l_c_d___n_w_r_8c}
\input{_l_c_d___n_w_r_8h}
\input{_l_e_d_b_8c}
\input{_l_e_d_b_8h}
\input{_l_e_d_g_8c}
\input{_l_e_d_g_8h}
\input{_l_e_dpin1_8c}
\input{_l_e_dpin1_8h}
\input{_l_e_dpin2_8c}
\input{_l_e_dpin2_8h}
\input{_l_e_dpin3_8c}
\input{_l_e_dpin3_8h}
\input{_l_e_d_r_8c}
\input{_l_e_d_r_8h}
\input{_m_c_u_c1_8c}
\input{_m_c_u_c1_8h}
\input{_m_c_u_c1config_8h}
\input{_m_m_a1_8c}
\input{_m_m_a1_8h}
\input{_m_m_a1config_8h}
\input{_p_e___const_8h}
\input{_p_e___error_8h}
\input{_p_e___l_d_d_8c}
\input{_p_e___l_d_d_8h}
\input{_p_e___types_8h}
\input{_s_d1_8c}
\input{_s_d1_8h}
\input{_s_m2_8c}
\input{_s_m2_8h}
\input{_tm_dt1_8c}
\input{_tm_dt1_8h}
\input{_t_m_o_u_t1_8c}
\input{_t_m_o_u_t1_8h}
\input{_t_p_m1__0_8c}
\input{_t_p_m1__0_8h}
\input{_u_t_i_l1_8c}
\input{_u_t_i_l1_8h}
\input{_u_t_i_l1config_8h}
\input{_vectors_8c}
\input{_w_a_i_t1_8c}
\input{_w_a_i_t1_8h}
\input{_w_a_i_t1config_8h}
\input{_x_f1_8c}
\input{_x_f1_8h}
\input{_events_8c}
\input{_events_8h}
\input{main_8c}
\input{_m_k_l25_z4_8h}
%--- End generated contents ---

% Index
\backmatter
\newpage
\phantomsection
\clearemptydoublepage
\addcontentsline{toc}{chapter}{\indexname}
\printindex

\end{document}
