Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr  6 14:51:02 2023
| Host         : yusux running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file platform_timing_summary_routed.rpt -pb platform_timing_summary_routed.pb -rpx platform_timing_summary_routed.rpx -warn_on_violation
| Design       : platform
| Device       : 7k160t-fbg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8337)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9352)
5. checking no_input_delay (21)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8337)
---------------------------
 There are 864 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U9/BTN_OK_reg[0]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[10]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[2]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9352)
---------------------------------------------------
 There are 9352 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9377          inf        0.000                      0                 9377           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9377 Endpoints
Min Delay          9377 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/inst__0/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.683ns  (logic 5.218ns (23.004%)  route 17.465ns (76.996%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/h_count_reg[0]/C
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  U11/inst__0/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.485     0.744    U11/inst__0/vga_controller/Q[0]
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.051     0.795 f  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26/O
                         net (fo=6, routed)           0.445     1.240    U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I3_O)        0.136     1.376 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=5, routed)           0.473     1.849    U11/inst__0/vga_controller/h_count_reg[6]_0
    SLICE_X75Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.892 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.107     1.999    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X75Y97         LUT5 (Prop_lut5_I4_O)        0.043     2.042 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          1.170     3.212    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.043     3.255 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.369     3.625    U11/inst__0/vga_display/C[1]
    SLICE_X77Y97         LUT4 (Prop_lut4_I0_O)        0.043     3.668 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.668    U11/inst__0/vga_controller/S[0]
    SLICE_X77Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.777 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         3.948     7.725    U11/inst__0/vga_display/display_data_reg_64_127_0_2/ADDRA4
    SLICE_X94Y102        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     7.848 r  U11/inst__0/vga_display/display_data_reg_64_127_0_2/RAMA/O
                         net (fo=1, routed)           0.541     8.388    U11/inst__0/vga_display/display_data_reg_64_127_0_2_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I3_O)        0.043     8.431 r  U11/inst__0/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000     8.431    U11/inst__0/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X93Y99         MUXF7 (Prop_muxf7_I0_O)      0.120     8.551 r  U11/inst__0/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     8.551    U11/inst__0/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y99         MUXF8 (Prop_muxf8_I0_O)      0.045     8.596 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.662     9.258    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.126     9.384 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.440     9.824    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X81Y94         LUT2 (Prop_lut2_I0_O)        0.043     9.867 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.867    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.991 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.443    10.434    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X80Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.558 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    10.558    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X80Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.840 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.658    13.498    U11/inst__0/vga_controller/sel[2]
    SLICE_X80Y77         LUT6 (Prop_lut6_I5_O)        0.122    13.620 r  U11/inst__0/vga_controller/g10_b1/O
                         net (fo=2, routed)           0.493    14.114    U11/inst__0/vga_controller/g10_b1_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    14.157 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.675    14.831    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    14.874 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.874    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.120    14.994 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    14.994    U11/inst__0/vga_display/vga_b[0]_INST_0_i_24_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I0_O)      0.045    15.039 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.441    15.481    U11/inst__0/vga_controller/vga_r[3][1]
    SLICE_X81Y85         LUT6 (Prop_lut6_I0_O)        0.126    15.607 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.355    15.962    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3_n_0
    SLICE_X81Y85         LUT4 (Prop_lut4_I3_O)        0.043    16.005 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.759    19.764    Blue_OBUF[3]
    T23                  OBUF (Prop_obuf_I_O)         2.919    22.683 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.683    Blue[3]
    T23                                                               r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.599ns  (logic 5.216ns (23.080%)  route 17.383ns (76.920%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/h_count_reg[0]/C
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  U11/inst__0/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.485     0.744    U11/inst__0/vga_controller/Q[0]
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.051     0.795 f  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26/O
                         net (fo=6, routed)           0.445     1.240    U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I3_O)        0.136     1.376 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=5, routed)           0.473     1.849    U11/inst__0/vga_controller/h_count_reg[6]_0
    SLICE_X75Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.892 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.107     1.999    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X75Y97         LUT5 (Prop_lut5_I4_O)        0.043     2.042 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          1.170     3.212    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.043     3.255 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.369     3.625    U11/inst__0/vga_display/C[1]
    SLICE_X77Y97         LUT4 (Prop_lut4_I0_O)        0.043     3.668 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.668    U11/inst__0/vga_controller/S[0]
    SLICE_X77Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.777 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         3.948     7.725    U11/inst__0/vga_display/display_data_reg_64_127_0_2/ADDRA4
    SLICE_X94Y102        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     7.848 r  U11/inst__0/vga_display/display_data_reg_64_127_0_2/RAMA/O
                         net (fo=1, routed)           0.541     8.388    U11/inst__0/vga_display/display_data_reg_64_127_0_2_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I3_O)        0.043     8.431 r  U11/inst__0/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000     8.431    U11/inst__0/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X93Y99         MUXF7 (Prop_muxf7_I0_O)      0.120     8.551 r  U11/inst__0/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     8.551    U11/inst__0/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y99         MUXF8 (Prop_muxf8_I0_O)      0.045     8.596 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.662     9.258    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.126     9.384 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.440     9.824    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X81Y94         LUT2 (Prop_lut2_I0_O)        0.043     9.867 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.867    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.991 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.443    10.434    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X80Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.558 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    10.558    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X80Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.840 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.658    13.498    U11/inst__0/vga_controller/sel[2]
    SLICE_X80Y77         LUT6 (Prop_lut6_I5_O)        0.122    13.620 r  U11/inst__0/vga_controller/g10_b1/O
                         net (fo=2, routed)           0.493    14.114    U11/inst__0/vga_controller/g10_b1_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    14.157 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.675    14.831    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    14.874 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.874    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.120    14.994 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    14.994    U11/inst__0/vga_display/vga_b[0]_INST_0_i_24_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I0_O)      0.045    15.039 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.441    15.481    U11/inst__0/vga_controller/vga_r[3][1]
    SLICE_X81Y85         LUT6 (Prop_lut6_I0_O)        0.126    15.607 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.355    15.962    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3_n_0
    SLICE_X81Y85         LUT4 (Prop_lut4_I3_O)        0.043    16.005 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.677    19.682    Blue_OBUF[2]
    T22                  OBUF (Prop_obuf_I_O)         2.917    22.599 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.599    Blue[2]
    T22                                                               r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.505ns  (logic 5.208ns (23.141%)  route 17.297ns (76.859%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/h_count_reg[0]/C
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  U11/inst__0/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.485     0.744    U11/inst__0/vga_controller/Q[0]
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.051     0.795 f  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26/O
                         net (fo=6, routed)           0.445     1.240    U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I3_O)        0.136     1.376 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=5, routed)           0.473     1.849    U11/inst__0/vga_controller/h_count_reg[6]_0
    SLICE_X75Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.892 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.107     1.999    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X75Y97         LUT5 (Prop_lut5_I4_O)        0.043     2.042 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          1.170     3.212    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.043     3.255 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.369     3.625    U11/inst__0/vga_display/C[1]
    SLICE_X77Y97         LUT4 (Prop_lut4_I0_O)        0.043     3.668 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.668    U11/inst__0/vga_controller/S[0]
    SLICE_X77Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.777 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         3.948     7.725    U11/inst__0/vga_display/display_data_reg_64_127_0_2/ADDRA4
    SLICE_X94Y102        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     7.848 r  U11/inst__0/vga_display/display_data_reg_64_127_0_2/RAMA/O
                         net (fo=1, routed)           0.541     8.388    U11/inst__0/vga_display/display_data_reg_64_127_0_2_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I3_O)        0.043     8.431 r  U11/inst__0/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000     8.431    U11/inst__0/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X93Y99         MUXF7 (Prop_muxf7_I0_O)      0.120     8.551 r  U11/inst__0/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     8.551    U11/inst__0/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y99         MUXF8 (Prop_muxf8_I0_O)      0.045     8.596 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.662     9.258    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.126     9.384 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.440     9.824    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X81Y94         LUT2 (Prop_lut2_I0_O)        0.043     9.867 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.867    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.991 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.443    10.434    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X80Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.558 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    10.558    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X80Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.840 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.658    13.498    U11/inst__0/vga_controller/sel[2]
    SLICE_X80Y77         LUT6 (Prop_lut6_I5_O)        0.122    13.620 r  U11/inst__0/vga_controller/g10_b1/O
                         net (fo=2, routed)           0.493    14.114    U11/inst__0/vga_controller/g10_b1_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    14.157 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.675    14.831    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    14.874 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.874    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.120    14.994 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    14.994    U11/inst__0/vga_display/vga_b[0]_INST_0_i_24_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I0_O)      0.045    15.039 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.441    15.481    U11/inst__0/vga_controller/vga_r[3][1]
    SLICE_X81Y85         LUT6 (Prop_lut6_I0_O)        0.126    15.607 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.355    15.962    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3_n_0
    SLICE_X81Y85         LUT4 (Prop_lut4_I3_O)        0.043    16.005 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.591    19.596    Blue_OBUF[1]
    R20                  OBUF (Prop_obuf_I_O)         2.909    22.505 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.505    Blue[1]
    R20                                                               r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.415ns  (logic 5.205ns (23.219%)  route 17.211ns (76.781%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/h_count_reg[0]/C
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  U11/inst__0/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.485     0.744    U11/inst__0/vga_controller/Q[0]
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.051     0.795 f  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26/O
                         net (fo=6, routed)           0.445     1.240    U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I3_O)        0.136     1.376 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=5, routed)           0.473     1.849    U11/inst__0/vga_controller/h_count_reg[6]_0
    SLICE_X75Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.892 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.107     1.999    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X75Y97         LUT5 (Prop_lut5_I4_O)        0.043     2.042 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          1.170     3.212    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.043     3.255 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.369     3.625    U11/inst__0/vga_display/C[1]
    SLICE_X77Y97         LUT4 (Prop_lut4_I0_O)        0.043     3.668 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.668    U11/inst__0/vga_controller/S[0]
    SLICE_X77Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.777 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         3.948     7.725    U11/inst__0/vga_display/display_data_reg_64_127_0_2/ADDRA4
    SLICE_X94Y102        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     7.848 r  U11/inst__0/vga_display/display_data_reg_64_127_0_2/RAMA/O
                         net (fo=1, routed)           0.541     8.388    U11/inst__0/vga_display/display_data_reg_64_127_0_2_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I3_O)        0.043     8.431 r  U11/inst__0/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000     8.431    U11/inst__0/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X93Y99         MUXF7 (Prop_muxf7_I0_O)      0.120     8.551 r  U11/inst__0/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     8.551    U11/inst__0/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y99         MUXF8 (Prop_muxf8_I0_O)      0.045     8.596 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.662     9.258    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.126     9.384 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.440     9.824    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X81Y94         LUT2 (Prop_lut2_I0_O)        0.043     9.867 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.867    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.991 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.443    10.434    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X80Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.558 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    10.558    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X80Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.840 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.658    13.498    U11/inst__0/vga_controller/sel[2]
    SLICE_X80Y77         LUT6 (Prop_lut6_I5_O)        0.122    13.620 r  U11/inst__0/vga_controller/g10_b1/O
                         net (fo=2, routed)           0.493    14.114    U11/inst__0/vga_controller/g10_b1_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    14.157 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.675    14.831    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    14.874 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.874    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.120    14.994 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    14.994    U11/inst__0/vga_display/vga_b[0]_INST_0_i_24_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I0_O)      0.045    15.039 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.441    15.481    U11/inst__0/vga_controller/vga_r[3][1]
    SLICE_X81Y85         LUT6 (Prop_lut6_I0_O)        0.126    15.607 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.355    15.962    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3_n_0
    SLICE_X81Y85         LUT4 (Prop_lut4_I3_O)        0.043    16.005 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.505    19.510    Blue_OBUF[0]
    T20                  OBUF (Prop_obuf_I_O)         2.906    22.415 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.415    Blue[0]
    T20                                                               r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.357ns  (logic 5.232ns (23.402%)  route 17.125ns (76.598%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/h_count_reg[0]/C
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  U11/inst__0/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.485     0.744    U11/inst__0/vga_controller/Q[0]
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.051     0.795 f  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26/O
                         net (fo=6, routed)           0.445     1.240    U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I3_O)        0.136     1.376 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=5, routed)           0.473     1.849    U11/inst__0/vga_controller/h_count_reg[6]_0
    SLICE_X75Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.892 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.107     1.999    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X75Y97         LUT5 (Prop_lut5_I4_O)        0.043     2.042 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          1.170     3.212    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.043     3.255 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.369     3.625    U11/inst__0/vga_display/C[1]
    SLICE_X77Y97         LUT4 (Prop_lut4_I0_O)        0.043     3.668 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.668    U11/inst__0/vga_controller/S[0]
    SLICE_X77Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.777 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         3.948     7.725    U11/inst__0/vga_display/display_data_reg_64_127_0_2/ADDRA4
    SLICE_X94Y102        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     7.848 r  U11/inst__0/vga_display/display_data_reg_64_127_0_2/RAMA/O
                         net (fo=1, routed)           0.541     8.388    U11/inst__0/vga_display/display_data_reg_64_127_0_2_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I3_O)        0.043     8.431 r  U11/inst__0/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000     8.431    U11/inst__0/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X93Y99         MUXF7 (Prop_muxf7_I0_O)      0.120     8.551 r  U11/inst__0/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     8.551    U11/inst__0/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y99         MUXF8 (Prop_muxf8_I0_O)      0.045     8.596 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.662     9.258    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.126     9.384 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.440     9.824    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X81Y94         LUT2 (Prop_lut2_I0_O)        0.043     9.867 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.867    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.991 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.443    10.434    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X80Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.558 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    10.558    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X80Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.840 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.658    13.498    U11/inst__0/vga_controller/sel[2]
    SLICE_X80Y77         LUT6 (Prop_lut6_I5_O)        0.122    13.620 r  U11/inst__0/vga_controller/g10_b1/O
                         net (fo=2, routed)           0.493    14.114    U11/inst__0/vga_controller/g10_b1_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    14.157 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.675    14.831    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    14.874 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.874    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.120    14.994 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    14.994    U11/inst__0/vga_display/vga_b[0]_INST_0_i_24_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I0_O)      0.045    15.039 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.441    15.481    U11/inst__0/vga_controller/vga_r[3][1]
    SLICE_X81Y85         LUT6 (Prop_lut6_I0_O)        0.126    15.607 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.355    15.962    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3_n_0
    SLICE_X81Y85         LUT4 (Prop_lut4_I3_O)        0.043    16.005 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.419    19.424    Green_OBUF[3]
    T25                  OBUF (Prop_obuf_I_O)         2.933    22.357 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.357    Green[3]
    T25                                                               r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.269ns  (logic 5.230ns (23.487%)  route 17.038ns (76.513%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/h_count_reg[0]/C
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  U11/inst__0/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.485     0.744    U11/inst__0/vga_controller/Q[0]
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.051     0.795 f  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26/O
                         net (fo=6, routed)           0.445     1.240    U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I3_O)        0.136     1.376 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=5, routed)           0.473     1.849    U11/inst__0/vga_controller/h_count_reg[6]_0
    SLICE_X75Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.892 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.107     1.999    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X75Y97         LUT5 (Prop_lut5_I4_O)        0.043     2.042 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          1.170     3.212    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.043     3.255 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.369     3.625    U11/inst__0/vga_display/C[1]
    SLICE_X77Y97         LUT4 (Prop_lut4_I0_O)        0.043     3.668 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.668    U11/inst__0/vga_controller/S[0]
    SLICE_X77Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.777 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         3.948     7.725    U11/inst__0/vga_display/display_data_reg_64_127_0_2/ADDRA4
    SLICE_X94Y102        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     7.848 r  U11/inst__0/vga_display/display_data_reg_64_127_0_2/RAMA/O
                         net (fo=1, routed)           0.541     8.388    U11/inst__0/vga_display/display_data_reg_64_127_0_2_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I3_O)        0.043     8.431 r  U11/inst__0/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000     8.431    U11/inst__0/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X93Y99         MUXF7 (Prop_muxf7_I0_O)      0.120     8.551 r  U11/inst__0/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     8.551    U11/inst__0/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y99         MUXF8 (Prop_muxf8_I0_O)      0.045     8.596 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.662     9.258    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.126     9.384 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.440     9.824    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X81Y94         LUT2 (Prop_lut2_I0_O)        0.043     9.867 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.867    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.991 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.443    10.434    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X80Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.558 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    10.558    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X80Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.840 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.658    13.498    U11/inst__0/vga_controller/sel[2]
    SLICE_X80Y77         LUT6 (Prop_lut6_I5_O)        0.122    13.620 r  U11/inst__0/vga_controller/g10_b1/O
                         net (fo=2, routed)           0.493    14.114    U11/inst__0/vga_controller/g10_b1_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    14.157 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.675    14.831    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    14.874 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.874    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.120    14.994 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    14.994    U11/inst__0/vga_display/vga_b[0]_INST_0_i_24_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I0_O)      0.045    15.039 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.441    15.481    U11/inst__0/vga_controller/vga_r[3][1]
    SLICE_X81Y85         LUT6 (Prop_lut6_I0_O)        0.126    15.607 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.355    15.962    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3_n_0
    SLICE_X81Y85         LUT4 (Prop_lut4_I3_O)        0.043    16.005 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.333    19.337    Green_OBUF[2]
    T24                  OBUF (Prop_obuf_I_O)         2.931    22.269 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.269    Green[2]
    T24                                                               r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.175ns  (logic 5.223ns (23.552%)  route 16.952ns (76.448%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/h_count_reg[0]/C
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  U11/inst__0/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.485     0.744    U11/inst__0/vga_controller/Q[0]
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.051     0.795 f  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26/O
                         net (fo=6, routed)           0.445     1.240    U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I3_O)        0.136     1.376 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=5, routed)           0.473     1.849    U11/inst__0/vga_controller/h_count_reg[6]_0
    SLICE_X75Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.892 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.107     1.999    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X75Y97         LUT5 (Prop_lut5_I4_O)        0.043     2.042 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          1.170     3.212    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.043     3.255 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.369     3.625    U11/inst__0/vga_display/C[1]
    SLICE_X77Y97         LUT4 (Prop_lut4_I0_O)        0.043     3.668 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.668    U11/inst__0/vga_controller/S[0]
    SLICE_X77Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.777 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         3.948     7.725    U11/inst__0/vga_display/display_data_reg_64_127_0_2/ADDRA4
    SLICE_X94Y102        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     7.848 r  U11/inst__0/vga_display/display_data_reg_64_127_0_2/RAMA/O
                         net (fo=1, routed)           0.541     8.388    U11/inst__0/vga_display/display_data_reg_64_127_0_2_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I3_O)        0.043     8.431 r  U11/inst__0/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000     8.431    U11/inst__0/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X93Y99         MUXF7 (Prop_muxf7_I0_O)      0.120     8.551 r  U11/inst__0/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     8.551    U11/inst__0/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y99         MUXF8 (Prop_muxf8_I0_O)      0.045     8.596 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.662     9.258    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.126     9.384 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.440     9.824    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X81Y94         LUT2 (Prop_lut2_I0_O)        0.043     9.867 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.867    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.991 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.443    10.434    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X80Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.558 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    10.558    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X80Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.840 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.658    13.498    U11/inst__0/vga_controller/sel[2]
    SLICE_X80Y77         LUT6 (Prop_lut6_I5_O)        0.122    13.620 r  U11/inst__0/vga_controller/g10_b1/O
                         net (fo=2, routed)           0.493    14.114    U11/inst__0/vga_controller/g10_b1_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    14.157 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.675    14.831    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    14.874 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.874    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.120    14.994 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    14.994    U11/inst__0/vga_display/vga_b[0]_INST_0_i_24_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I0_O)      0.045    15.039 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.441    15.481    U11/inst__0/vga_controller/vga_r[3][1]
    SLICE_X81Y85         LUT6 (Prop_lut6_I0_O)        0.126    15.607 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.355    15.962    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3_n_0
    SLICE_X81Y85         LUT4 (Prop_lut4_I3_O)        0.043    16.005 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.247    19.251    Green_OBUF[1]
    R23                  OBUF (Prop_obuf_I_O)         2.924    22.175 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.175    Green[1]
    R23                                                               r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.087ns  (logic 5.221ns (23.639%)  route 16.866ns (76.361%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/h_count_reg[0]/C
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  U11/inst__0/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.485     0.744    U11/inst__0/vga_controller/Q[0]
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.051     0.795 f  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26/O
                         net (fo=6, routed)           0.445     1.240    U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I3_O)        0.136     1.376 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=5, routed)           0.473     1.849    U11/inst__0/vga_controller/h_count_reg[6]_0
    SLICE_X75Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.892 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.107     1.999    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X75Y97         LUT5 (Prop_lut5_I4_O)        0.043     2.042 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          1.170     3.212    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.043     3.255 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.369     3.625    U11/inst__0/vga_display/C[1]
    SLICE_X77Y97         LUT4 (Prop_lut4_I0_O)        0.043     3.668 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.668    U11/inst__0/vga_controller/S[0]
    SLICE_X77Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.777 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         3.948     7.725    U11/inst__0/vga_display/display_data_reg_64_127_0_2/ADDRA4
    SLICE_X94Y102        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     7.848 r  U11/inst__0/vga_display/display_data_reg_64_127_0_2/RAMA/O
                         net (fo=1, routed)           0.541     8.388    U11/inst__0/vga_display/display_data_reg_64_127_0_2_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I3_O)        0.043     8.431 r  U11/inst__0/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000     8.431    U11/inst__0/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X93Y99         MUXF7 (Prop_muxf7_I0_O)      0.120     8.551 r  U11/inst__0/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     8.551    U11/inst__0/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y99         MUXF8 (Prop_muxf8_I0_O)      0.045     8.596 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.662     9.258    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.126     9.384 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.440     9.824    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X81Y94         LUT2 (Prop_lut2_I0_O)        0.043     9.867 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.867    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.991 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.443    10.434    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X80Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.558 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    10.558    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X80Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.840 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.658    13.498    U11/inst__0/vga_controller/sel[2]
    SLICE_X80Y77         LUT6 (Prop_lut6_I5_O)        0.122    13.620 r  U11/inst__0/vga_controller/g10_b1/O
                         net (fo=2, routed)           0.493    14.114    U11/inst__0/vga_controller/g10_b1_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    14.157 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.675    14.831    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    14.874 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.874    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.120    14.994 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    14.994    U11/inst__0/vga_display/vga_b[0]_INST_0_i_24_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I0_O)      0.045    15.039 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.441    15.481    U11/inst__0/vga_controller/vga_r[3][1]
    SLICE_X81Y85         LUT6 (Prop_lut6_I0_O)        0.126    15.607 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.355    15.962    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3_n_0
    SLICE_X81Y85         LUT4 (Prop_lut4_I3_O)        0.043    16.005 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.161    19.165    Green_OBUF[0]
    R22                  OBUF (Prop_obuf_I_O)         2.922    22.087 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.087    Green[0]
    R22                                                               r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.991ns  (logic 5.211ns (23.695%)  route 16.780ns (76.305%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/h_count_reg[0]/C
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  U11/inst__0/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.485     0.744    U11/inst__0/vga_controller/Q[0]
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.051     0.795 f  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26/O
                         net (fo=6, routed)           0.445     1.240    U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I3_O)        0.136     1.376 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=5, routed)           0.473     1.849    U11/inst__0/vga_controller/h_count_reg[6]_0
    SLICE_X75Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.892 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.107     1.999    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X75Y97         LUT5 (Prop_lut5_I4_O)        0.043     2.042 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          1.170     3.212    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.043     3.255 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.369     3.625    U11/inst__0/vga_display/C[1]
    SLICE_X77Y97         LUT4 (Prop_lut4_I0_O)        0.043     3.668 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.668    U11/inst__0/vga_controller/S[0]
    SLICE_X77Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.777 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         3.948     7.725    U11/inst__0/vga_display/display_data_reg_64_127_0_2/ADDRA4
    SLICE_X94Y102        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     7.848 r  U11/inst__0/vga_display/display_data_reg_64_127_0_2/RAMA/O
                         net (fo=1, routed)           0.541     8.388    U11/inst__0/vga_display/display_data_reg_64_127_0_2_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I3_O)        0.043     8.431 r  U11/inst__0/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000     8.431    U11/inst__0/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X93Y99         MUXF7 (Prop_muxf7_I0_O)      0.120     8.551 r  U11/inst__0/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     8.551    U11/inst__0/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y99         MUXF8 (Prop_muxf8_I0_O)      0.045     8.596 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.662     9.258    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.126     9.384 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.440     9.824    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X81Y94         LUT2 (Prop_lut2_I0_O)        0.043     9.867 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.867    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.991 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.443    10.434    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X80Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.558 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    10.558    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X80Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.840 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.658    13.498    U11/inst__0/vga_controller/sel[2]
    SLICE_X80Y77         LUT6 (Prop_lut6_I5_O)        0.122    13.620 r  U11/inst__0/vga_controller/g10_b1/O
                         net (fo=2, routed)           0.493    14.114    U11/inst__0/vga_controller/g10_b1_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    14.157 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.675    14.831    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    14.874 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.874    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.120    14.994 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    14.994    U11/inst__0/vga_display/vga_b[0]_INST_0_i_24_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I0_O)      0.045    15.039 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.441    15.481    U11/inst__0/vga_controller/vga_r[3][1]
    SLICE_X81Y85         LUT6 (Prop_lut6_I0_O)        0.126    15.607 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.355    15.962    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3_n_0
    SLICE_X81Y85         LUT4 (Prop_lut4_I3_O)        0.043    16.005 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.074    19.079    Red_OBUF[3]
    P21                  OBUF (Prop_obuf_I_O)         2.912    21.991 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.991    Red[3]
    P21                                                               r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.903ns  (logic 5.210ns (23.784%)  route 16.694ns (76.216%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/h_count_reg[0]/C
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  U11/inst__0/vga_controller/h_count_reg[0]/Q
                         net (fo=19, routed)          0.485     0.744    U11/inst__0/vga_controller/Q[0]
    SLICE_X75Y98         LUT2 (Prop_lut2_I0_O)        0.051     0.795 f  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26/O
                         net (fo=6, routed)           0.445     1.240    U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_26_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I3_O)        0.136     1.376 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=5, routed)           0.473     1.849    U11/inst__0/vga_controller/h_count_reg[6]_0
    SLICE_X75Y97         LUT5 (Prop_lut5_I3_O)        0.043     1.892 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.107     1.999    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X75Y97         LUT5 (Prop_lut5_I4_O)        0.043     2.042 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          1.170     3.212    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X76Y95         LUT6 (Prop_lut6_I0_O)        0.043     3.255 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.369     3.625    U11/inst__0/vga_display/C[1]
    SLICE_X77Y97         LUT4 (Prop_lut4_I0_O)        0.043     3.668 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.668    U11/inst__0/vga_controller/S[0]
    SLICE_X77Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.777 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         3.948     7.725    U11/inst__0/vga_display/display_data_reg_64_127_0_2/ADDRA4
    SLICE_X94Y102        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     7.848 r  U11/inst__0/vga_display/display_data_reg_64_127_0_2/RAMA/O
                         net (fo=1, routed)           0.541     8.388    U11/inst__0/vga_display/display_data_reg_64_127_0_2_n_0
    SLICE_X93Y99         LUT6 (Prop_lut6_I3_O)        0.043     8.431 r  U11/inst__0/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000     8.431    U11/inst__0/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X93Y99         MUXF7 (Prop_muxf7_I0_O)      0.120     8.551 r  U11/inst__0/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     8.551    U11/inst__0/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y99         MUXF8 (Prop_muxf8_I0_O)      0.045     8.596 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.662     9.258    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.126     9.384 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.440     9.824    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X81Y94         LUT2 (Prop_lut2_I0_O)        0.043     9.867 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     9.867    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.991 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.443    10.434    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X80Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.558 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    10.558    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X80Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.840 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.658    13.498    U11/inst__0/vga_controller/sel[2]
    SLICE_X80Y77         LUT6 (Prop_lut6_I5_O)        0.122    13.620 r  U11/inst__0/vga_controller/g10_b1/O
                         net (fo=2, routed)           0.493    14.114    U11/inst__0/vga_controller/g10_b1_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    14.157 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.675    14.831    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_119_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    14.874 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.874    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.120    14.994 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    14.994    U11/inst__0/vga_display/vga_b[0]_INST_0_i_24_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I0_O)      0.045    15.039 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.441    15.481    U11/inst__0/vga_controller/vga_r[3][1]
    SLICE_X81Y85         LUT6 (Prop_lut6_I0_O)        0.126    15.607 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.355    15.962    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_3_n_0
    SLICE_X81Y85         LUT4 (Prop_lut4_I3_O)        0.043    16.005 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          2.988    18.993    Red_OBUF[2]
    R21                  OBUF (Prop_obuf_I_O)         2.911    21.903 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.903    Red[2]
    R21                                                               r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/counter2_Lock_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.135ns (71.229%)  route 0.055ns (28.771%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y110        FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[0]/C
    SLICE_X71Y110        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[0]/Q
                         net (fo=1, routed)           0.055     0.162    U10/counter2_Lock_reg_n_0_[0]
    SLICE_X70Y110        LUT6 (Prop_lut6_I3_O)        0.028     0.190 r  U10/counter2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.190    U10/counter2[0]_i_1_n_0
    SLICE_X70Y110        FDCE                                         r  U10/counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.135ns (68.137%)  route 0.063ns (31.863%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y115        FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[21]/C
    SLICE_X71Y115        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[21]/Q
                         net (fo=2, routed)           0.063     0.170    U10/counter2_Lock_reg_n_0_[21]
    SLICE_X70Y115        LUT6 (Prop_lut6_I3_O)        0.028     0.198 r  U10/counter2[21]_i_1/O
                         net (fo=1, routed)           0.000     0.198    U10/counter2[21]_i_1_n_0
    SLICE_X70Y115        FDCE                                         r  U10/counter2_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.135ns (67.819%)  route 0.064ns (32.181%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[31]/C
    SLICE_X69Y117        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter1_Lock_reg[31]/Q
                         net (fo=2, routed)           0.064     0.171    U10/counter1_Lock_reg_n_0_[31]
    SLICE_X68Y117        LUT4 (Prop_lut4_I0_O)        0.028     0.199 r  U10/counter1[31]_i_1/O
                         net (fo=1, routed)           0.000     0.199    U10/p_1_in[31]
    SLICE_X68Y117        FDCE                                         r  U10/counter1_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.135ns (67.819%)  route 0.064ns (32.181%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[6]/C
    SLICE_X69Y111        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter1_Lock_reg[6]/Q
                         net (fo=2, routed)           0.064     0.171    U10/counter1_Lock_reg_n_0_[6]
    SLICE_X68Y111        LUT6 (Prop_lut6_I3_O)        0.028     0.199 r  U10/counter1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.199    U10/p_1_in[6]
    SLICE_X68Y111        FDCE                                         r  U10/counter1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.135ns (67.819%)  route 0.064ns (32.181%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y113        FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[14]/C
    SLICE_X73Y113        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[14]/Q
                         net (fo=2, routed)           0.064     0.171    U10/counter2_Lock_reg_n_0_[14]
    SLICE_X72Y113        LUT6 (Prop_lut6_I3_O)        0.028     0.199 r  U10/counter2[14]_i_1/O
                         net (fo=1, routed)           0.000     0.199    U10/counter2[14]_i_1_n_0
    SLICE_X72Y113        FDCE                                         r  U10/counter2_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.135ns (67.480%)  route 0.065ns (32.520%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[6]/C
    SLICE_X69Y111        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter1_Lock_reg[6]/Q
                         net (fo=2, routed)           0.065     0.172    U10/counter1_Lock_reg_n_0_[6]
    SLICE_X68Y111        LUT6 (Prop_lut6_I4_O)        0.028     0.200 r  U10/counter1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.200    U10/p_1_in[5]
    SLICE_X68Y111        FDCE                                         r  U10/counter1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.135ns (67.480%)  route 0.065ns (32.520%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y113        FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[14]/C
    SLICE_X73Y113        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[14]/Q
                         net (fo=2, routed)           0.065     0.172    U10/counter2_Lock_reg_n_0_[14]
    SLICE_X72Y113        LUT6 (Prop_lut6_I4_O)        0.028     0.200 r  U10/counter2[13]_i_1/O
                         net (fo=1, routed)           0.000     0.200    U10/counter2[13]_i_1_n_0
    SLICE_X72Y113        FDCE                                         r  U10/counter2_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.135ns (67.480%)  route 0.065ns (32.520%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y110        FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[1]/C
    SLICE_X71Y110        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[1]/Q
                         net (fo=2, routed)           0.065     0.172    U10/counter2_Lock_reg_n_0_[1]
    SLICE_X70Y110        LUT6 (Prop_lut6_I3_O)        0.028     0.200 r  U10/counter2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.200    U10/counter2[1]_i_1_n_0
    SLICE_X70Y110        FDCE                                         r  U10/counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.151ns (72.267%)  route 0.058ns (27.733%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y112        FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[4]/C
    SLICE_X74Y112        FDCE (Prop_fdce_C_Q)         0.123     0.123 r  U10/counter0_Lock_reg[4]/Q
                         net (fo=2, routed)           0.058     0.181    U10/counter0_Lock_reg_n_0_[4]
    SLICE_X75Y112        LUT6 (Prop_lut6_I3_O)        0.028     0.209 r  U10/counter0[3]_i_1/O
                         net (fo=1, routed)           0.000     0.209    U10/counter0[3]_i_1_n_0
    SLICE_X75Y112        FDCE                                         r  U10/counter0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/M2/buffer_reg[36]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE                         0.000     0.000 r  U6/M2/buffer_reg[36]/C
    SLICE_X79Y128        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U6/M2/buffer_reg[36]/Q
                         net (fo=1, routed)           0.083     0.183    U6/M2/in10[35]
    SLICE_X78Y128        LUT6 (Prop_lut6_I1_O)        0.028     0.211 r  U6/M2/buffer[35]_i_1/O
                         net (fo=1, routed)           0.000     0.211    U6/M2/buffer[35]
    SLICE_X78Y128        FDRE                                         r  U6/M2/buffer_reg[35]/D
  -------------------------------------------------------------------    -------------------





