Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Apr 16 20:19:36 2021
| Host         : LAPTOP-TFTI2QQT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MicrowaveFSM_top_timing_summary_routed.rpt -pb MicrowaveFSM_top_timing_summary_routed.pb -rpx MicrowaveFSM_top_timing_summary_routed.rpx -warn_on_violation
| Design       : MicrowaveFSM_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.991        0.000                      0                  231        0.151        0.000                      0                  231        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.991        0.000                      0                  231        0.151        0.000                      0                  231        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 Fsm/HB/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/HB/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.014ns (22.911%)  route 3.412ns (77.089%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.622     5.143    Fsm/HB/CLK
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  Fsm/HB/counter_reg[4]/Q
                         net (fo=2, routed)           0.817     6.478    Fsm/HB/counter_reg[4]
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  Fsm/HB/ledcount[15]_i_7/O
                         net (fo=1, routed)           0.433     7.035    Fsm/HB/ledcount[15]_i_7_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.159 f  Fsm/HB/ledcount[15]_i_3/O
                         net (fo=2, routed)           0.553     7.713    Fsm/HB/ledcount[15]_i_3_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.124     7.837 r  Fsm/HB/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.640     8.476    Fsm/HB/counter[0]_i_3__0_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  Fsm/HB/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.969     9.569    Fsm/HB/counter[0]_i_1__0_n_0
    SLICE_X6Y28          FDRE                                         r  Fsm/HB/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.505    14.846    Fsm/HB/CLK
    SLICE_X6Y28          FDRE                                         r  Fsm/HB/counter_reg[0]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.560    Fsm/HB/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 Fsm/HB/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/HB/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.014ns (22.911%)  route 3.412ns (77.089%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.622     5.143    Fsm/HB/CLK
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  Fsm/HB/counter_reg[4]/Q
                         net (fo=2, routed)           0.817     6.478    Fsm/HB/counter_reg[4]
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  Fsm/HB/ledcount[15]_i_7/O
                         net (fo=1, routed)           0.433     7.035    Fsm/HB/ledcount[15]_i_7_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.159 f  Fsm/HB/ledcount[15]_i_3/O
                         net (fo=2, routed)           0.553     7.713    Fsm/HB/ledcount[15]_i_3_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.124     7.837 r  Fsm/HB/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.640     8.476    Fsm/HB/counter[0]_i_3__0_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  Fsm/HB/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.969     9.569    Fsm/HB/counter[0]_i_1__0_n_0
    SLICE_X6Y28          FDRE                                         r  Fsm/HB/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.505    14.846    Fsm/HB/CLK
    SLICE_X6Y28          FDRE                                         r  Fsm/HB/counter_reg[1]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.560    Fsm/HB/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 Fsm/HB/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/HB/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.014ns (22.911%)  route 3.412ns (77.089%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.622     5.143    Fsm/HB/CLK
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  Fsm/HB/counter_reg[4]/Q
                         net (fo=2, routed)           0.817     6.478    Fsm/HB/counter_reg[4]
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  Fsm/HB/ledcount[15]_i_7/O
                         net (fo=1, routed)           0.433     7.035    Fsm/HB/ledcount[15]_i_7_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.159 f  Fsm/HB/ledcount[15]_i_3/O
                         net (fo=2, routed)           0.553     7.713    Fsm/HB/ledcount[15]_i_3_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.124     7.837 r  Fsm/HB/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.640     8.476    Fsm/HB/counter[0]_i_3__0_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  Fsm/HB/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.969     9.569    Fsm/HB/counter[0]_i_1__0_n_0
    SLICE_X6Y28          FDRE                                         r  Fsm/HB/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.505    14.846    Fsm/HB/CLK
    SLICE_X6Y28          FDRE                                         r  Fsm/HB/counter_reg[2]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.560    Fsm/HB/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 Fsm/HB/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/HB/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.014ns (22.911%)  route 3.412ns (77.089%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.622     5.143    Fsm/HB/CLK
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  Fsm/HB/counter_reg[4]/Q
                         net (fo=2, routed)           0.817     6.478    Fsm/HB/counter_reg[4]
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  Fsm/HB/ledcount[15]_i_7/O
                         net (fo=1, routed)           0.433     7.035    Fsm/HB/ledcount[15]_i_7_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.159 f  Fsm/HB/ledcount[15]_i_3/O
                         net (fo=2, routed)           0.553     7.713    Fsm/HB/ledcount[15]_i_3_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.124     7.837 r  Fsm/HB/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.640     8.476    Fsm/HB/counter[0]_i_3__0_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  Fsm/HB/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.969     9.569    Fsm/HB/counter[0]_i_1__0_n_0
    SLICE_X6Y28          FDRE                                         r  Fsm/HB/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.505    14.846    Fsm/HB/CLK
    SLICE_X6Y28          FDRE                                         r  Fsm/HB/counter_reg[3]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.560    Fsm/HB/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 Fsm/HB/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/HB/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.014ns (23.664%)  route 3.271ns (76.336%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.622     5.143    Fsm/HB/CLK
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  Fsm/HB/counter_reg[4]/Q
                         net (fo=2, routed)           0.817     6.478    Fsm/HB/counter_reg[4]
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  Fsm/HB/ledcount[15]_i_7/O
                         net (fo=1, routed)           0.433     7.035    Fsm/HB/ledcount[15]_i_7_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.159 f  Fsm/HB/ledcount[15]_i_3/O
                         net (fo=2, routed)           0.553     7.713    Fsm/HB/ledcount[15]_i_3_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.124     7.837 r  Fsm/HB/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.640     8.476    Fsm/HB/counter[0]_i_3__0_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  Fsm/HB/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.828     9.428    Fsm/HB/counter[0]_i_1__0_n_0
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.506    14.847    Fsm/HB/CLK
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[4]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X6Y29          FDRE (Setup_fdre_C_R)       -0.524    14.584    Fsm/HB/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 Fsm/HB/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/HB/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.014ns (23.664%)  route 3.271ns (76.336%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.622     5.143    Fsm/HB/CLK
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  Fsm/HB/counter_reg[4]/Q
                         net (fo=2, routed)           0.817     6.478    Fsm/HB/counter_reg[4]
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  Fsm/HB/ledcount[15]_i_7/O
                         net (fo=1, routed)           0.433     7.035    Fsm/HB/ledcount[15]_i_7_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.159 f  Fsm/HB/ledcount[15]_i_3/O
                         net (fo=2, routed)           0.553     7.713    Fsm/HB/ledcount[15]_i_3_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.124     7.837 r  Fsm/HB/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.640     8.476    Fsm/HB/counter[0]_i_3__0_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  Fsm/HB/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.828     9.428    Fsm/HB/counter[0]_i_1__0_n_0
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.506    14.847    Fsm/HB/CLK
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[5]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X6Y29          FDRE (Setup_fdre_C_R)       -0.524    14.584    Fsm/HB/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 Fsm/HB/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/HB/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.014ns (23.664%)  route 3.271ns (76.336%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.622     5.143    Fsm/HB/CLK
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  Fsm/HB/counter_reg[4]/Q
                         net (fo=2, routed)           0.817     6.478    Fsm/HB/counter_reg[4]
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  Fsm/HB/ledcount[15]_i_7/O
                         net (fo=1, routed)           0.433     7.035    Fsm/HB/ledcount[15]_i_7_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.159 f  Fsm/HB/ledcount[15]_i_3/O
                         net (fo=2, routed)           0.553     7.713    Fsm/HB/ledcount[15]_i_3_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.124     7.837 r  Fsm/HB/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.640     8.476    Fsm/HB/counter[0]_i_3__0_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  Fsm/HB/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.828     9.428    Fsm/HB/counter[0]_i_1__0_n_0
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.506    14.847    Fsm/HB/CLK
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[6]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X6Y29          FDRE (Setup_fdre_C_R)       -0.524    14.584    Fsm/HB/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 Fsm/HB/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/HB/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.014ns (23.664%)  route 3.271ns (76.336%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.622     5.143    Fsm/HB/CLK
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  Fsm/HB/counter_reg[4]/Q
                         net (fo=2, routed)           0.817     6.478    Fsm/HB/counter_reg[4]
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  Fsm/HB/ledcount[15]_i_7/O
                         net (fo=1, routed)           0.433     7.035    Fsm/HB/ledcount[15]_i_7_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.159 f  Fsm/HB/ledcount[15]_i_3/O
                         net (fo=2, routed)           0.553     7.713    Fsm/HB/ledcount[15]_i_3_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.124     7.837 r  Fsm/HB/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.640     8.476    Fsm/HB/counter[0]_i_3__0_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  Fsm/HB/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.828     9.428    Fsm/HB/counter[0]_i_1__0_n_0
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.506    14.847    Fsm/HB/CLK
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[7]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X6Y29          FDRE (Setup_fdre_C_R)       -0.524    14.584    Fsm/HB/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 Fsm/HB/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/HB/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.014ns (24.452%)  route 3.133ns (75.548%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.622     5.143    Fsm/HB/CLK
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  Fsm/HB/counter_reg[4]/Q
                         net (fo=2, routed)           0.817     6.478    Fsm/HB/counter_reg[4]
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  Fsm/HB/ledcount[15]_i_7/O
                         net (fo=1, routed)           0.433     7.035    Fsm/HB/ledcount[15]_i_7_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.159 f  Fsm/HB/ledcount[15]_i_3/O
                         net (fo=2, routed)           0.553     7.713    Fsm/HB/ledcount[15]_i_3_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.124     7.837 r  Fsm/HB/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.640     8.476    Fsm/HB/counter[0]_i_3__0_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  Fsm/HB/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.690     9.290    Fsm/HB/counter[0]_i_1__0_n_0
    SLICE_X6Y35          FDRE                                         r  Fsm/HB/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.512    14.853    Fsm/HB/CLK
    SLICE_X6Y35          FDRE                                         r  Fsm/HB/counter_reg[28]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y35          FDRE (Setup_fdre_C_R)       -0.524    14.567    Fsm/HB/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 Fsm/HB/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/HB/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.014ns (24.452%)  route 3.133ns (75.548%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.622     5.143    Fsm/HB/CLK
    SLICE_X6Y29          FDRE                                         r  Fsm/HB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  Fsm/HB/counter_reg[4]/Q
                         net (fo=2, routed)           0.817     6.478    Fsm/HB/counter_reg[4]
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  Fsm/HB/ledcount[15]_i_7/O
                         net (fo=1, routed)           0.433     7.035    Fsm/HB/ledcount[15]_i_7_n_0
    SLICE_X7Y29          LUT5 (Prop_lut5_I4_O)        0.124     7.159 f  Fsm/HB/ledcount[15]_i_3/O
                         net (fo=2, routed)           0.553     7.713    Fsm/HB/ledcount[15]_i_3_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.124     7.837 r  Fsm/HB/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.640     8.476    Fsm/HB/counter[0]_i_3__0_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  Fsm/HB/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.690     9.290    Fsm/HB/counter[0]_i_1__0_n_0
    SLICE_X6Y35          FDRE                                         r  Fsm/HB/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.512    14.853    Fsm/HB/CLK
    SLICE_X6Y35          FDRE                                         r  Fsm/HB/counter_reg[29]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y35          FDRE (Setup_fdre_C_R)       -0.524    14.567    Fsm/HB/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  5.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Fsm/ledcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/ledcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Fsm/CLK
    SLICE_X11Y38         FDRE                                         r  Fsm/ledcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Fsm/ledcount_reg[11]/Q
                         net (fo=2, routed)           0.098     1.686    Fsm/CD/Q[10]
    SLICE_X10Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.731 r  Fsm/CD/ledcount[10]_i_1/O
                         net (fo=1, routed)           0.000     1.731    Fsm/ledcount[10]
    SLICE_X10Y38         FDRE                                         r  Fsm/ledcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.834     1.961    Fsm/CLK
    SLICE_X10Y38         FDRE                                         r  Fsm/ledcount_reg[10]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.120     1.580    Fsm/ledcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Fsm/ledcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/ledcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.221%)  route 0.123ns (39.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Fsm/CLK
    SLICE_X11Y38         FDRE                                         r  Fsm/ledcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Fsm/ledcount_reg[12]/Q
                         net (fo=2, routed)           0.123     1.711    Fsm/CD/Q[11]
    SLICE_X11Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.756 r  Fsm/CD/ledcount[11]_i_1/O
                         net (fo=1, routed)           0.000     1.756    Fsm/ledcount[11]
    SLICE_X11Y38         FDRE                                         r  Fsm/ledcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.834     1.961    Fsm/CLK
    SLICE_X11Y38         FDRE                                         r  Fsm/ledcount_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.091     1.538    Fsm/ledcount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 deb/pipeline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (69.982%)  route 0.097ns (30.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.591     1.474    deb/CLK
    SLICE_X3Y34          FDRE                                         r  deb/pipeline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  deb/pipeline_reg[1]/Q
                         net (fo=5, routed)           0.097     1.699    deb/pipeline[1]
    SLICE_X3Y34          LUT6 (Prop_lut6_I1_O)        0.099     1.798 r  deb/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    Fsm/FSM_sequential_state_reg[0]_1
    SLICE_X3Y34          FDRE                                         r  Fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.860     1.987    Fsm/CLK
    SLICE_X3Y34          FDRE                                         r  Fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.091     1.565    Fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Fsm/ledcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/ledcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.071%)  route 0.157ns (42.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Fsm/CLK
    SLICE_X10Y38         FDRE                                         r  Fsm/ledcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Fsm/ledcount_reg[9]/Q
                         net (fo=2, routed)           0.157     1.768    Fsm/CD/Q[8]
    SLICE_X10Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.813 r  Fsm/CD/ledcount[8]_i_1/O
                         net (fo=1, routed)           0.000     1.813    Fsm/ledcount[8]
    SLICE_X10Y38         FDRE                                         r  Fsm/ledcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.834     1.961    Fsm/CLK
    SLICE_X10Y38         FDRE                                         r  Fsm/ledcount_reg[8]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.121     1.568    Fsm/ledcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Fsm/CD/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/CD/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.557     1.440    Fsm/CD/CLK
    SLICE_X9Y29          FDRE                                         r  Fsm/CD/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Fsm/CD/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.698    Fsm/CD/counter_reg[11]
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  Fsm/CD/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.806    Fsm/CD/counter_reg[8]_i_1__0_n_4
    SLICE_X9Y29          FDRE                                         r  Fsm/CD/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.825     1.952    Fsm/CD/CLK
    SLICE_X9Y29          FDRE                                         r  Fsm/CD/counter_reg[11]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.105     1.545    Fsm/CD/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Fsm/CD/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/CD/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Fsm/CD/CLK
    SLICE_X9Y34          FDRE                                         r  Fsm/CD/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Fsm/CD/counter_reg[31]/Q
                         net (fo=2, routed)           0.117     1.703    Fsm/CD/counter_reg[31]
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  Fsm/CD/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    Fsm/CD/counter_reg[28]_i_1__0_n_4
    SLICE_X9Y34          FDRE                                         r  Fsm/CD/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.957    Fsm/CD/CLK
    SLICE_X9Y34          FDRE                                         r  Fsm/CD/counter_reg[31]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105     1.550    Fsm/CD/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Fsm/CD/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/CD/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.558     1.441    Fsm/CD/CLK
    SLICE_X9Y30          FDRE                                         r  Fsm/CD/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Fsm/CD/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.701    Fsm/CD/counter_reg[15]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  Fsm/CD/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    Fsm/CD/counter_reg[12]_i_1__0_n_4
    SLICE_X9Y30          FDRE                                         r  Fsm/CD/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.826     1.953    Fsm/CD/CLK
    SLICE_X9Y30          FDRE                                         r  Fsm/CD/counter_reg[15]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105     1.546    Fsm/CD/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Fsm/CD/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/CD/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    Fsm/CD/CLK
    SLICE_X9Y32          FDRE                                         r  Fsm/CD/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Fsm/CD/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.703    Fsm/CD/counter_reg[23]
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  Fsm/CD/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    Fsm/CD/counter_reg[20]_i_1__0_n_4
    SLICE_X9Y32          FDRE                                         r  Fsm/CD/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.955    Fsm/CD/CLK
    SLICE_X9Y32          FDRE                                         r  Fsm/CD/counter_reg[23]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105     1.548    Fsm/CD/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Fsm/CD/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fsm/CD/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.439    Fsm/CD/CLK
    SLICE_X9Y27          FDRE                                         r  Fsm/CD/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Fsm/CD/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.699    Fsm/CD/counter_reg[3]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  Fsm/CD/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.807    Fsm/CD/counter_reg[0]_i_2__0_n_4
    SLICE_X9Y27          FDRE                                         r  Fsm/CD/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.823     1.950    Fsm/CD/CLK
    SLICE_X9Y27          FDRE                                         r  Fsm/CD/counter_reg[3]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.105     1.544    Fsm/CD/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb/pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/pipeline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.591     1.474    deb/CLK
    SLICE_X3Y34          FDRE                                         r  deb/pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  deb/pipeline_reg[2]/Q
                         net (fo=4, routed)           0.170     1.785    deb/debouncebeat/pipeline[2]
    SLICE_X3Y34          LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  deb/debouncebeat/pipeline[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    deb/debouncebeat_n_2
    SLICE_X3Y34          FDRE                                         r  deb/pipeline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.860     1.987    deb/CLK
    SLICE_X3Y34          FDRE                                         r  deb/pipeline_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.092     1.566    deb/pipeline_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y27    Fsm/CD/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y29    Fsm/CD/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y29    Fsm/CD/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y30    Fsm/CD/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y30    Fsm/CD/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y30    Fsm/CD/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y30    Fsm/CD/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y31    Fsm/CD/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y31    Fsm/CD/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   Fsm/ledcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   Fsm/ledcount_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   Fsm/ledcount_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   Fsm/ledcount_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   Fsm/ledcount_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   Fsm/ledcount_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   Fsm/ledcount_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   Fsm/ledcount_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y34    Fsm/CD/counter_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y34    Fsm/CD/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    Fsm/CD/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    Fsm/CD/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30    Fsm/CD/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30    Fsm/CD/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30    Fsm/CD/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30    Fsm/CD/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    Fsm/CD/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    Fsm/CD/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    Fsm/CD/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    Fsm/CD/counter_reg[19]/C



