// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pooling2d_cl_array_array_ap_fixed_10u_config9_s_HH_
#define _pooling2d_cl_array_array_ap_fixed_10u_config9_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "shift_line_buffer_array_ap_fixed_10u_config9_s.h"

namespace ap_rtl {

struct pooling2d_cl_array_array_ap_fixed_10u_config9_s : public sc_module {
    // Port declarations 70
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<6> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<6> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<6> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<6> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<6> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<6> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<6> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<6> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_in< sc_lv<6> > data_V_data_8_V_dout;
    sc_in< sc_logic > data_V_data_8_V_empty_n;
    sc_out< sc_logic > data_V_data_8_V_read;
    sc_in< sc_lv<6> > data_V_data_9_V_dout;
    sc_in< sc_logic > data_V_data_9_V_empty_n;
    sc_out< sc_logic > data_V_data_9_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<16> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<16> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<16> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<16> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;
    sc_out< sc_lv<16> > res_V_data_8_V_din;
    sc_in< sc_logic > res_V_data_8_V_full_n;
    sc_out< sc_logic > res_V_data_8_V_write;
    sc_out< sc_lv<16> > res_V_data_9_V_din;
    sc_in< sc_logic > res_V_data_9_V_full_n;
    sc_out< sc_logic > res_V_data_9_V_write;


    // Module declarations
    pooling2d_cl_array_array_ap_fixed_10u_config9_s(sc_module_name name);
    SC_HAS_PROCESS(pooling2d_cl_array_array_ap_fixed_10u_config9_s);

    ~pooling2d_cl_array_array_ap_fixed_10u_config9_s();

    sc_trace_file* mVcdFile;

    shift_line_buffer_array_ap_fixed_10u_config9_s* call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > pX_2;
    sc_signal< sc_lv<32> > sX_2;
    sc_signal< sc_lv<32> > pY_2;
    sc_signal< sc_lv<32> > sY_2;
    sc_signal< sc_lv<6> > kernel_data_V_4_10;
    sc_signal< sc_lv<6> > kernel_data_V_4_11;
    sc_signal< sc_lv<6> > kernel_data_V_4_12;
    sc_signal< sc_lv<6> > kernel_data_V_4_13;
    sc_signal< sc_lv<6> > kernel_data_V_4_14;
    sc_signal< sc_lv<6> > kernel_data_V_4_15;
    sc_signal< sc_lv<6> > kernel_data_V_4_16;
    sc_signal< sc_lv<6> > kernel_data_V_4_17;
    sc_signal< sc_lv<6> > kernel_data_V_4_18;
    sc_signal< sc_lv<6> > kernel_data_V_4_19;
    sc_signal< sc_lv<6> > kernel_data_V_4_30;
    sc_signal< sc_lv<6> > kernel_data_V_4_31;
    sc_signal< sc_lv<6> > kernel_data_V_4_32;
    sc_signal< sc_lv<6> > kernel_data_V_4_33;
    sc_signal< sc_lv<6> > kernel_data_V_4_34;
    sc_signal< sc_lv<6> > kernel_data_V_4_35;
    sc_signal< sc_lv<6> > kernel_data_V_4_36;
    sc_signal< sc_lv<6> > kernel_data_V_4_37;
    sc_signal< sc_lv<6> > kernel_data_V_4_38;
    sc_signal< sc_lv<6> > kernel_data_V_4_39;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln233_reg_1329;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > data_V_data_8_V_blk_n;
    sc_signal< sc_logic > data_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > and_ln185_6_reg_1578;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_V_data_9_V_blk_n;
    sc_signal< sc_lv<12> > indvar_flatten_reg_220;
    sc_signal< sc_lv<1> > icmp_ln233_fu_296_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln233_reg_1329_pp0_iter1_reg;
    sc_signal< sc_lv<12> > add_ln233_fu_302_p2;
    sc_signal< sc_lv<12> > add_ln233_reg_1333;
    sc_signal< sc_lv<6> > pool_window_2_V_12_reg_1338;
    sc_signal< sc_logic > io_acc_block_signal_op32;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op239;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<6> > pool_window_2_V_1_reg_1344;
    sc_signal< sc_lv<6> > pool_window_2_V_2_reg_1350;
    sc_signal< sc_lv<6> > pool_window_2_V_3_reg_1356;
    sc_signal< sc_lv<6> > pool_window_2_V_4_reg_1362;
    sc_signal< sc_lv<6> > pool_window_2_V_5_reg_1368;
    sc_signal< sc_lv<6> > pool_window_2_V_6_reg_1374;
    sc_signal< sc_lv<6> > pool_window_2_V_7_reg_1380;
    sc_signal< sc_lv<6> > pool_window_2_V_reg_1386;
    sc_signal< sc_lv<6> > pool_window_2_V_8_reg_1392;
    sc_signal< sc_lv<6> > pool_window_0_V_12_reg_1398;
    sc_signal< sc_lv<6> > pool_window_0_V_1_reg_1404;
    sc_signal< sc_lv<6> > pool_window_0_V_2_reg_1410;
    sc_signal< sc_lv<6> > pool_window_0_V_3_reg_1416;
    sc_signal< sc_lv<6> > pool_window_0_V_4_reg_1422;
    sc_signal< sc_lv<6> > pool_window_0_V_5_reg_1428;
    sc_signal< sc_lv<6> > pool_window_0_V_6_reg_1434;
    sc_signal< sc_lv<6> > pool_window_0_V_7_reg_1440;
    sc_signal< sc_lv<6> > pool_window_0_V_reg_1446;
    sc_signal< sc_lv<6> > pool_window_0_V_8_reg_1452;
    sc_signal< sc_lv<6> > pool_window_1_V_12_reg_1458;
    sc_signal< sc_lv<6> > pool_window_1_V_reg_1464;
    sc_signal< sc_lv<6> > pool_window_1_V_1_reg_1470;
    sc_signal< sc_lv<6> > pool_window_1_V_2_reg_1476;
    sc_signal< sc_lv<6> > pool_window_1_V_3_reg_1482;
    sc_signal< sc_lv<6> > pool_window_1_V_4_reg_1488;
    sc_signal< sc_lv<6> > pool_window_1_V_5_reg_1494;
    sc_signal< sc_lv<6> > pool_window_1_V_6_reg_1500;
    sc_signal< sc_lv<6> > pool_window_1_V_7_reg_1506;
    sc_signal< sc_lv<6> > pool_window_1_V_8_reg_1512;
    sc_signal< sc_lv<6> > pool_window_3_V_12_reg_1518;
    sc_signal< sc_lv<6> > pool_window_3_V_reg_1524;
    sc_signal< sc_lv<6> > pool_window_3_V_1_reg_1530;
    sc_signal< sc_lv<6> > pool_window_3_V_2_reg_1536;
    sc_signal< sc_lv<6> > pool_window_3_V_3_reg_1542;
    sc_signal< sc_lv<6> > pool_window_3_V_4_reg_1548;
    sc_signal< sc_lv<6> > pool_window_3_V_5_reg_1554;
    sc_signal< sc_lv<6> > pool_window_3_V_6_reg_1560;
    sc_signal< sc_lv<6> > pool_window_3_V_7_reg_1566;
    sc_signal< sc_lv<6> > pool_window_3_V_8_reg_1572;
    sc_signal< sc_lv<1> > and_ln185_6_fu_790_p2;
    sc_signal< sc_lv<6> > select_ln86_fu_800_p3;
    sc_signal< sc_lv<6> > select_ln86_reg_1582;
    sc_signal< sc_lv<6> > select_ln86_38_fu_810_p3;
    sc_signal< sc_lv<6> > select_ln86_38_reg_1587;
    sc_signal< sc_lv<1> > icmp_ln1496_39_fu_816_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_39_reg_1592;
    sc_signal< sc_lv<6> > select_ln86_40_fu_826_p3;
    sc_signal< sc_lv<6> > select_ln86_40_reg_1597;
    sc_signal< sc_lv<6> > select_ln86_41_fu_836_p3;
    sc_signal< sc_lv<6> > select_ln86_41_reg_1602;
    sc_signal< sc_lv<1> > icmp_ln1496_42_fu_842_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_42_reg_1607;
    sc_signal< sc_lv<6> > select_ln86_43_fu_852_p3;
    sc_signal< sc_lv<6> > select_ln86_43_reg_1612;
    sc_signal< sc_lv<6> > select_ln86_44_fu_862_p3;
    sc_signal< sc_lv<6> > select_ln86_44_reg_1617;
    sc_signal< sc_lv<1> > icmp_ln1496_45_fu_868_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_45_reg_1622;
    sc_signal< sc_lv<6> > select_ln86_46_fu_878_p3;
    sc_signal< sc_lv<6> > select_ln86_46_reg_1627;
    sc_signal< sc_lv<6> > select_ln86_47_fu_888_p3;
    sc_signal< sc_lv<6> > select_ln86_47_reg_1632;
    sc_signal< sc_lv<1> > icmp_ln1496_48_fu_894_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_48_reg_1637;
    sc_signal< sc_lv<6> > select_ln86_49_fu_904_p3;
    sc_signal< sc_lv<6> > select_ln86_49_reg_1642;
    sc_signal< sc_lv<6> > select_ln86_50_fu_914_p3;
    sc_signal< sc_lv<6> > select_ln86_50_reg_1647;
    sc_signal< sc_lv<1> > icmp_ln1496_51_fu_920_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_51_reg_1652;
    sc_signal< sc_lv<6> > select_ln86_52_fu_930_p3;
    sc_signal< sc_lv<6> > select_ln86_52_reg_1657;
    sc_signal< sc_lv<6> > select_ln86_53_fu_940_p3;
    sc_signal< sc_lv<6> > select_ln86_53_reg_1662;
    sc_signal< sc_lv<1> > icmp_ln1496_54_fu_946_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_54_reg_1667;
    sc_signal< sc_lv<6> > select_ln86_55_fu_956_p3;
    sc_signal< sc_lv<6> > select_ln86_55_reg_1672;
    sc_signal< sc_lv<6> > select_ln86_56_fu_966_p3;
    sc_signal< sc_lv<6> > select_ln86_56_reg_1677;
    sc_signal< sc_lv<1> > icmp_ln1496_57_fu_972_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_57_reg_1682;
    sc_signal< sc_lv<6> > select_ln86_58_fu_982_p3;
    sc_signal< sc_lv<6> > select_ln86_58_reg_1687;
    sc_signal< sc_lv<6> > select_ln86_59_fu_992_p3;
    sc_signal< sc_lv<6> > select_ln86_59_reg_1692;
    sc_signal< sc_lv<1> > icmp_ln1496_60_fu_998_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_60_reg_1697;
    sc_signal< sc_lv<6> > select_ln86_61_fu_1008_p3;
    sc_signal< sc_lv<6> > select_ln86_61_reg_1702;
    sc_signal< sc_lv<6> > select_ln86_62_fu_1018_p3;
    sc_signal< sc_lv<6> > select_ln86_62_reg_1707;
    sc_signal< sc_lv<1> > icmp_ln1496_63_fu_1024_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_63_reg_1712;
    sc_signal< sc_lv<6> > select_ln86_64_fu_1034_p3;
    sc_signal< sc_lv<6> > select_ln86_64_reg_1717;
    sc_signal< sc_lv<6> > select_ln86_65_fu_1044_p3;
    sc_signal< sc_lv<6> > select_ln86_65_reg_1722;
    sc_signal< sc_lv<1> > icmp_ln1496_66_fu_1050_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_66_reg_1727;
    sc_signal< sc_lv<1> > icmp_ln203_fu_1056_p2;
    sc_signal< sc_lv<1> > icmp_ln203_reg_1732;
    sc_signal< sc_lv<32> > select_ln218_fu_1080_p3;
    sc_signal< sc_lv<32> > select_ln218_reg_1736;
    sc_signal< sc_lv<1> > icmp_ln207_fu_1100_p2;
    sc_signal< sc_lv<1> > icmp_ln207_reg_1741;
    sc_signal< sc_lv<32> > select_ln213_fu_1124_p3;
    sc_signal< sc_lv<32> > select_ln213_reg_1745;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_start;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_done;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_idle;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_ready;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_0;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_1;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_2;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_3;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_4;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_5;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_6;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_7;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_8;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_9;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_10;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_11;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_12;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_13;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_14;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_15;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_16;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_17;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_18;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_19;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_20;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_21;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_22;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_23;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_24;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_25;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_26;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_27;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_28;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_29;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_30;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_31;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_32;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_33;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_34;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_35;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_36;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_37;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_38;
    sc_signal< sc_lv<6> > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_return_39;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_ce;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0_ignore_call36;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1_ignore_call36;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp63;
    sc_signal< sc_lv<12> > ap_phi_mux_indvar_flatten_phi_fu_224_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge_i_i_phi_fu_235_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_i_i_reg_231;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_i_i_reg_231;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_start_reg;
    sc_signal< sc_lv<32> > add_ln216_fu_1062_p2;
    sc_signal< sc_lv<32> > add_ln211_fu_1106_p2;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_lv<1> > icmp_ln185_fu_742_p2;
    sc_signal< sc_lv<1> > icmp_ln185_7_fu_752_p2;
    sc_signal< sc_lv<1> > icmp_ln185_8_fu_762_p2;
    sc_signal< sc_lv<1> > icmp_ln185_9_fu_772_p2;
    sc_signal< sc_lv<1> > and_ln185_5_fu_784_p2;
    sc_signal< sc_lv<1> > and_ln185_fu_778_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_796_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_38_fu_806_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_40_fu_822_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_41_fu_832_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_43_fu_848_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_44_fu_858_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_46_fu_874_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_47_fu_884_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_49_fu_900_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_50_fu_910_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_52_fu_926_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_53_fu_936_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_55_fu_952_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_56_fu_962_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_58_fu_978_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_59_fu_988_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_61_fu_1004_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_62_fu_1014_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_64_fu_1030_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_65_fu_1040_p2;
    sc_signal< sc_lv<32> > add_ln218_fu_1074_p2;
    sc_signal< sc_lv<32> > add_ln213_fu_1118_p2;
    sc_signal< sc_lv<6> > select_ln86_39_fu_1138_p3;
    sc_signal< sc_lv<11> > tmp_data_0_V_8_fu_1143_p3;
    sc_signal< sc_lv<6> > select_ln86_42_fu_1156_p3;
    sc_signal< sc_lv<11> > tmp_data_1_V_8_fu_1161_p3;
    sc_signal< sc_lv<6> > select_ln86_45_fu_1174_p3;
    sc_signal< sc_lv<11> > tmp_data_2_V_8_fu_1179_p3;
    sc_signal< sc_lv<6> > select_ln86_48_fu_1192_p3;
    sc_signal< sc_lv<11> > tmp_data_3_V_7_fu_1197_p3;
    sc_signal< sc_lv<6> > select_ln86_51_fu_1210_p3;
    sc_signal< sc_lv<11> > tmp_data_4_V_7_fu_1215_p3;
    sc_signal< sc_lv<6> > select_ln86_54_fu_1228_p3;
    sc_signal< sc_lv<11> > tmp_data_5_V_6_fu_1233_p3;
    sc_signal< sc_lv<6> > select_ln86_57_fu_1246_p3;
    sc_signal< sc_lv<11> > tmp_data_6_V_6_fu_1251_p3;
    sc_signal< sc_lv<6> > select_ln86_60_fu_1264_p3;
    sc_signal< sc_lv<11> > tmp_data_7_V_6_fu_1269_p3;
    sc_signal< sc_lv<6> > select_ln86_63_fu_1282_p3;
    sc_signal< sc_lv<11> > tmp_data_8_V_4_fu_1287_p3;
    sc_signal< sc_lv<6> > select_ln86_66_fu_1300_p3;
    sc_signal< sc_lv<11> > tmp_data_9_V_4_fu_1305_p3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_494;
    sc_signal< bool > ap_condition_2771;
    sc_signal< bool > ap_condition_383;
    sc_signal< bool > ap_condition_2776;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<12> ap_const_lv12_800;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln211_fu_1106_p2();
    void thread_add_ln213_fu_1118_p2();
    void thread_add_ln216_fu_1062_p2();
    void thread_add_ln218_fu_1074_p2();
    void thread_add_ln233_fu_302_p2();
    void thread_and_ln185_5_fu_784_p2();
    void thread_and_ln185_6_fu_790_p2();
    void thread_and_ln185_fu_778_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp63();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0_ignore_call36();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1_ignore_call36();
    void thread_ap_condition_2771();
    void thread_ap_condition_2776();
    void thread_ap_condition_383();
    void thread_ap_condition_494();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_224_p4();
    void thread_ap_phi_mux_storemerge_i_i_phi_fu_235_p4();
    void thread_ap_phi_reg_pp0_iter0_storemerge_i_i_reg_231();
    void thread_ap_ready();
    void thread_call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_ce();
    void thread_call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_start();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_data_V_data_8_V_blk_n();
    void thread_data_V_data_8_V_read();
    void thread_data_V_data_9_V_blk_n();
    void thread_data_V_data_9_V_read();
    void thread_icmp_ln1496_38_fu_806_p2();
    void thread_icmp_ln1496_39_fu_816_p2();
    void thread_icmp_ln1496_40_fu_822_p2();
    void thread_icmp_ln1496_41_fu_832_p2();
    void thread_icmp_ln1496_42_fu_842_p2();
    void thread_icmp_ln1496_43_fu_848_p2();
    void thread_icmp_ln1496_44_fu_858_p2();
    void thread_icmp_ln1496_45_fu_868_p2();
    void thread_icmp_ln1496_46_fu_874_p2();
    void thread_icmp_ln1496_47_fu_884_p2();
    void thread_icmp_ln1496_48_fu_894_p2();
    void thread_icmp_ln1496_49_fu_900_p2();
    void thread_icmp_ln1496_50_fu_910_p2();
    void thread_icmp_ln1496_51_fu_920_p2();
    void thread_icmp_ln1496_52_fu_926_p2();
    void thread_icmp_ln1496_53_fu_936_p2();
    void thread_icmp_ln1496_54_fu_946_p2();
    void thread_icmp_ln1496_55_fu_952_p2();
    void thread_icmp_ln1496_56_fu_962_p2();
    void thread_icmp_ln1496_57_fu_972_p2();
    void thread_icmp_ln1496_58_fu_978_p2();
    void thread_icmp_ln1496_59_fu_988_p2();
    void thread_icmp_ln1496_60_fu_998_p2();
    void thread_icmp_ln1496_61_fu_1004_p2();
    void thread_icmp_ln1496_62_fu_1014_p2();
    void thread_icmp_ln1496_63_fu_1024_p2();
    void thread_icmp_ln1496_64_fu_1030_p2();
    void thread_icmp_ln1496_65_fu_1040_p2();
    void thread_icmp_ln1496_66_fu_1050_p2();
    void thread_icmp_ln1496_fu_796_p2();
    void thread_icmp_ln185_7_fu_752_p2();
    void thread_icmp_ln185_8_fu_762_p2();
    void thread_icmp_ln185_9_fu_772_p2();
    void thread_icmp_ln185_fu_742_p2();
    void thread_icmp_ln203_fu_1056_p2();
    void thread_icmp_ln207_fu_1100_p2();
    void thread_icmp_ln233_fu_296_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op239();
    void thread_io_acc_block_signal_op32();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_res_V_data_8_V_blk_n();
    void thread_res_V_data_8_V_din();
    void thread_res_V_data_8_V_write();
    void thread_res_V_data_9_V_blk_n();
    void thread_res_V_data_9_V_din();
    void thread_res_V_data_9_V_write();
    void thread_select_ln213_fu_1124_p3();
    void thread_select_ln218_fu_1080_p3();
    void thread_select_ln86_38_fu_810_p3();
    void thread_select_ln86_39_fu_1138_p3();
    void thread_select_ln86_40_fu_826_p3();
    void thread_select_ln86_41_fu_836_p3();
    void thread_select_ln86_42_fu_1156_p3();
    void thread_select_ln86_43_fu_852_p3();
    void thread_select_ln86_44_fu_862_p3();
    void thread_select_ln86_45_fu_1174_p3();
    void thread_select_ln86_46_fu_878_p3();
    void thread_select_ln86_47_fu_888_p3();
    void thread_select_ln86_48_fu_1192_p3();
    void thread_select_ln86_49_fu_904_p3();
    void thread_select_ln86_50_fu_914_p3();
    void thread_select_ln86_51_fu_1210_p3();
    void thread_select_ln86_52_fu_930_p3();
    void thread_select_ln86_53_fu_940_p3();
    void thread_select_ln86_54_fu_1228_p3();
    void thread_select_ln86_55_fu_956_p3();
    void thread_select_ln86_56_fu_966_p3();
    void thread_select_ln86_57_fu_1246_p3();
    void thread_select_ln86_58_fu_982_p3();
    void thread_select_ln86_59_fu_992_p3();
    void thread_select_ln86_60_fu_1264_p3();
    void thread_select_ln86_61_fu_1008_p3();
    void thread_select_ln86_62_fu_1018_p3();
    void thread_select_ln86_63_fu_1282_p3();
    void thread_select_ln86_64_fu_1034_p3();
    void thread_select_ln86_65_fu_1044_p3();
    void thread_select_ln86_66_fu_1300_p3();
    void thread_select_ln86_fu_800_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_data_0_V_8_fu_1143_p3();
    void thread_tmp_data_1_V_8_fu_1161_p3();
    void thread_tmp_data_2_V_8_fu_1179_p3();
    void thread_tmp_data_3_V_7_fu_1197_p3();
    void thread_tmp_data_4_V_7_fu_1215_p3();
    void thread_tmp_data_5_V_6_fu_1233_p3();
    void thread_tmp_data_6_V_6_fu_1251_p3();
    void thread_tmp_data_7_V_6_fu_1269_p3();
    void thread_tmp_data_8_V_4_fu_1287_p3();
    void thread_tmp_data_9_V_4_fu_1305_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
