/*
 *
 */

#ifndef DRIVERS_DDR_MSTAR_ANA_H_
#define DRIVERS_DDR_MSTAR_ANA_H_

#define MIU_ANA				0x1f202000
#define MIU_ANA_00			0x00
#define MIU_ANA_04			0x04
#define MIU_ANA_08			0x08
#define MIU_ANA_10			0x10
#define MIU_ANA_RD_PHASE_TIMING		0x14
#define MIU_ANA_1c			0x1c
#define MIU_ANA_20			0x20
#define MIU_ANA_30			0x30
#define MIU_ANA_34			0x34
#define MIU_ANA_38			0x38
#define MIU_ANA_3C			0x3C
#define MIU_ANA_DDRAT_15_0		0x44
#define MIU_ANA_DDRAT_23_16		0x48
#define MIU_ANA_DDRAT_31_24		0x4c
#define MIU_ANA_50			0x50
#define MIU_ANA_58			0x58
#define MIU_ANA_5c			0x5c
//#define MIU_ANA_60			0x60
//#define MIU_ANA_64			0x64
#define REG_ANA_DDFSET_L		0x60
#define REG_ANA_DDFSET_H		0x64
#define MIU_ANA_68			0x68
#define MIU_ANA_6C			0x6c
#define MIU_ANA_70			0x70
#define MIU_ANA_74			0x74
#define MIU_ANA_78			0x78
#define MIU_ANA_7C			0x7c
#define MIU_ANA_90			0x90
#define MIU_ANA_94			0x94
#define MIU_ANA_98			0x98
#define MIU_ANA_9C			0x9c
#define MIU_ANA_A0			0xa0
#define MIU_ANA_A4			0xa4
#define MIU_ANA_A8			0xa8
#define MIU_ANA_B0			0xb0
#define MIU_ANA_B4			0xb4
#define MIU_ANA_B8			0xb8
#define MIU_ANA_BC			0xbc
#define MIU_ANA_C0			0xc0
#define MIU_ANA_C4			0xc4
#define MIU_ANA_C8			0xc8
#define MIU_ANA_D8			0xd8
#define MIU_ANA_DC			0xdc
#define MIU_ANA_E0			0xe0
#define MIU_ANA_E8			0xe8
#define MIU_ANA_EC			0xec
#define MIU_ANA_F0			0xf0
#define MIU_ANA_F8			0xf8
#define MIU_ANA_114			0x114
#define MIU_ANA_120			0x120
#define MIU_ANA_128			0x128
#define MIU_ANA_130			0x130
#define MIU_ANA_134			0x134
#define MIU_ANA_140			0x140
#define MIU_ANA_144			0x144
#define MIU_ANA_148			0x148
#define MIU_ANA_14C			0x14C
#define MIU_ANA_150			0x150
#define MIU_ANA_154			0x154
#define MIU_ANA_158			0x158
#define MIU_ANA_15C			0x15c
#define MIU_ANA_16C			0x16c
#define MIU_ANA_170			0x170
#define MIU_ANA_174			0x174
#define MIU_ANA_178			0x178
#define MIU_ANA_17C			0x17c
#define MIU_ANA_1A0			0x1a0
#define MIU_ANA_1A4			0x1a4
#define MIU_ANA_1A8			0x1a8
#define MIU_ANA_1AC			0x1ac
#define MIU_ANA_1B0			0x1b0
#define MIU_ANA_1B8			0x1b8
#define MIU_ANA_1C0			0x1c0
#define MIU_ANA_1C4			0x1c4
#define MIU_ANA_1C8			0x1c8
#define MIU_ANA_1CC			0x1cc
#define MIU_ANA_1D0			0x1d0
#define MIU_ANA_1D4			0x1d4
#define MIU_ANA_1D8			0x1d8
#define MIU_ANA_1DC			0x1dc
#define MIU_ANA_1E0			0x1e0
#define MIU_ANA_1E4			0x1e4
#define MIU_ANA_1F0			0x1f0

#endif /* DRIVERS_DDR_MSTAR_ANA_H_ */
