# pipeline_runner.py
# ÙˆØ§Ø±Ø¯ Ú©Ø±Ø¯Ù† Ú©Ù„Ø§Ø³â€ŒÙ‡Ø§ÛŒ Ù…Ø±Ø§Ø­Ù„ pipeline
from pipeline.if_stage import IFStage
from pipeline.id_stage import IDStage
from pipeline.ex_stage import EXStage
from pipeline.mem_stage import MEMStage
from pipeline.wb_stage import WBStage
from cpu.control_unit import ControlUnit

import time

go_step = False


def is_empty(stage):
    """Ø¨Ø±Ø±Ø³ÛŒ Ø§ÛŒÙ†Ú©Ù‡ Ø¢ÛŒØ§ Ù…Ø±Ø­Ù„Ù‡ Ø®Ø§Ù„ÛŒ Ø§Ø³Øª ÛŒØ§ Ø®ÛŒØ±"""
    return not stage or stage.get('op') == 'NOP'


def run_pipeline(program, regs, mem, max_cycles=20, debug=True, initial_state=None):
    """
    Ø§Ø¬Ø±Ø§ÛŒ pipeline Ù¾Ø±Ø¯Ø§Ø²Ù†Ø¯Ù‡ Ø¨Ø§ Ù‚Ø§Ø¨Ù„ÛŒØª Ø§Ø¯Ø§Ù…Ù‡ Ø§Ø² Ø­Ø§Ù„Øª Ù‚Ø¨Ù„ÛŒ
    
    Args:
        program: Ø¨Ø±Ù†Ø§Ù…Ù‡â€ŒØ§ÛŒ Ú©Ù‡ Ø¨Ø§ÛŒØ¯ Ø§Ø¬Ø±Ø§ Ø´ÙˆØ¯
        regs: Ø±Ø¬ÛŒØ³ØªØ±Ù‡Ø§ÛŒ Ù¾Ø±Ø¯Ø§Ø²Ù†Ø¯Ù‡
        mem: Ø­Ø§ÙØ¸Ù‡ Ø³ÛŒØ³ØªÙ…
        max_cycles: Ø­Ø¯Ø§Ú©Ø«Ø± ØªØ¹Ø¯Ø§Ø¯ Ú†Ø±Ø®Ù‡â€ŒÙ‡Ø§ÛŒ Ø§Ø¬Ø±Ø§
        debug: Ù†Ù…Ø§ÛŒØ´ Ø§Ø·Ù„Ø§Ø¹Ø§Øª Ø¯ÛŒØ¨Ø§Ú¯
        initial_state: Ø­Ø§Ù„Øª Ø§ÙˆÙ„ÛŒÙ‡ Ø¨Ø±Ø§ÛŒ Ø§Ø¯Ø§Ù…Ù‡ Ø§Ø¬Ø±Ø§
    """

    # Ø§Ú¯Ø± Ø­Ø§Ù„Øª Ø§ÙˆÙ„ÛŒÙ‡ Ø¯Ø§Ø¯Ù‡ Ù†Ø´Ø¯Ù‡ØŒ Ù…Ù‚Ø§Ø¯ÛŒØ± Ù¾ÛŒØ´â€ŒÙØ±Ø¶ Ø±Ø§ ØªÙ†Ø¸ÛŒÙ… Ú©Ù†
    if initial_state is None:
        pc = [0]  # Ø´Ù…Ø§Ø±Ù†Ø¯Ù‡ Ø¨Ø±Ù†Ø§Ù…Ù‡ (Program Counter)
        IF_ID, ID_EX, EX_MEM, MEM_WB = {}, {}, {}, {}  # Ø±Ø¬ÛŒØ³ØªØ±Ù‡Ø§ÛŒ pipeline
        cycle = 0
        fetching_done = False  # Ø¢ÛŒØ§ ÙˆØ§Ú©Ø´ÛŒ Ø¯Ø³ØªÙˆØ±Ø§Øª ØªÙ…Ø§Ù… Ø´Ø¯Ù‡ØŸ
        halted = False  # Ø¢ÛŒØ§ Ø§Ø¬Ø±Ø§ Ù…ØªÙˆÙ‚Ù Ø´Ø¯Ù‡ØŸ
        log = []  # Ù„Ø§Ú¯ Ø¹Ù…Ù„ÛŒØ§Øª
        cycle = 0
        pc = [0]  # PC Ù‚Ø§Ø¨Ù„ ØªØºÛŒÛŒØ±

    else:
        # Ø¨Ø§Ø²ÛŒØ§Ø¨ÛŒ Ø­Ø§Ù„Øª Ø§Ø² state Ù‚Ø¨Ù„ÛŒ
        pc = initial_state['pc']
        IF_ID = initial_state.get('IF_ID', {})
        ID_EX = initial_state.get('ID_EX', {})
        EX_MEM = initial_state.get('EX_MEM', {})
        MEM_WB = initial_state.get('MEM_WB', {})
        cycle = initial_state.get('cycle', 0)
        fetching_done = initial_state.get('fetching_done', False)
        halted = initial_state.get('halted', False)
        log = initial_state.get('log', [])

    # Ø±Ø¬ÛŒØ³ØªØ± Ú©Ù…Ú©ÛŒ Ø¨Ø±Ø§ÛŒ Ù†Ú¯Ù‡Ø¯Ø§Ø±ÛŒ Ø­Ø§Ù„Øª Ù‚Ø¨Ù„ÛŒ EX_MEM
    EX_MEM_LAST = {}

    # ÙˆØ§Ø­Ø¯ Ú©Ù†ØªØ±Ù„ pipeline
    cu = ControlUnit()

    # Ø§ÛŒØ¬Ø§Ø¯ Ù†Ù…ÙˆÙ†Ù‡ Ø§Ø² Ù…Ø±Ø§Ø­Ù„ Ù…Ø®ØªÙ„Ù pipeline
    if_stage = IFStage(program, pc)      # Ù…Ø±Ø­Ù„Ù‡ ÙˆØ§Ú©Ø´ÛŒ Ø¯Ø³ØªÙˆØ±
    id_stage = IDStage(regs)             # Ù…Ø±Ø­Ù„Ù‡ Ø±Ù…Ø²Ú¯Ø´Ø§ÛŒÛŒ Ø¯Ø³ØªÙˆØ±
    ex_stage = EXStage(regs, control_unit=cu, memory=mem)  # Ù…Ø±Ø­Ù„Ù‡ Ø§Ø¬Ø±Ø§
    mem_stage = MEMStage(mem)            # Ù…Ø±Ø­Ù„Ù‡ Ø¯Ø³ØªØ±Ø³ÛŒ Ø¨Ù‡ Ø­Ø§ÙØ¸Ù‡
    wb_stage = WBStage(regs)             # Ù…Ø±Ø­Ù„Ù‡ Ø¨Ø§Ø²Ù†ÙˆÛŒØ³ÛŒ

    # Ø­Ù„Ù‚Ù‡ Ø§ØµÙ„ÛŒ Ø§Ø¬Ø±Ø§ÛŒ pipeline
    while not halted and cycle < max_cycles:
        cycle += 1
        if debug:
            print(f"\n=== Cycle {cycle} ===")
            log.append(f"\n=== Cycle {cycle} ===")

        # ---------------- Ù…Ø±Ø­Ù„Ù‡ WB (Write Back) ----------------
        # Ø¢Ø®Ø±ÛŒÙ† Ù…Ø±Ø­Ù„Ù‡: Ù†ÙˆØ´ØªÙ† Ù†ØªØ§ÛŒØ¬ Ø¯Ø± Ø±Ø¬ÛŒØ³ØªØ±Ù‡Ø§
        halted = wb_stage.run(MEM_WB, log, debug=debug)

        # ---------------- Ù…Ø±Ø­Ù„Ù‡ MEM (Memory Access) ----------------
        # Ø¯Ø³ØªØ±Ø³ÛŒ Ø¨Ù‡ Ø­Ø§ÙØ¸Ù‡ Ùˆ Ø¢Ù…Ø§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ Ø¯Ø§Ø¯Ù‡ Ø¨Ø±Ø§ÛŒ WB
        MEM_WB = mem_stage.run(EX_MEM, log, debug=debug)

        # ---------------- Ù…Ø­Ø§Ø³Ø¨Ù‡ Ø³ÛŒÚ¯Ù†Ø§Ù„â€ŒÙ‡Ø§ÛŒ Ú©Ù†ØªØ±Ù„ Ùˆ Forwarding ----------------
        # ÙˆØ§Ø­Ø¯ Ú©Ù†ØªØ±Ù„ ØªØ´Ø®ÛŒØµ Ù…ÛŒâ€ŒØ¯Ù‡Ø¯ Ú©Ù‡ Ø¢ÛŒØ§ Ù†ÛŒØ§Ø² Ø¨Ù‡ stallØŒ flush ÛŒØ§ forwarding Ù‡Ø³Øª
        signals = cu.compute_signals(
            IF_ID, ID_EX, EX_MEM, MEM_WB, branch_taken=False)
        if debug:
            print("Control signals: " +
                  ", ".join(f"{k}={v}" for k, v in signals.items()))
            log.append("Control signals: " +
                       ", ".join(f"{k}={v}" for k, v in signals.items()))

        # ---------------- Ø§Ø¹Ù…Ø§Ù„ Ø³ÛŒÚ¯Ù†Ø§Ù„â€ŒÙ‡Ø§ÛŒ Flush ----------------
        # Ø¯Ø± ØµÙˆØ±Øª branch ÛŒØ§ jumpØŒ Ø¨Ø§ÛŒØ¯ Ù…Ø±Ø§Ø­Ù„ Ù‚Ø¨Ù„ÛŒ Ø±Ø§ Ù¾Ø§Ú© Ú©Ù†ÛŒÙ…
        if signals.get("flush_if_id", False):
            if debug:
                print(
                    "âš ï¸ Flush: Clearing IF/ID register (invalid instruction removed)")
                log.append(
                    "âš ï¸ Flush: Clearing IF/ID register (invalid instruction removed)")
            IF_ID.clear()

        if signals.get("flush_id_ex", False):
            if debug:
                print("âš ï¸ Flush: Inserting bubble (NOP) into ID/EX stage")
                log.append(
                    "âš ï¸ Flush: Inserting bubble (NOP) into ID/EX stage")
            ID_EX = {"op": "NOP"}

        # Ø³ÛŒÚ¯Ù†Ø§Ù„â€ŒÙ‡Ø§ÛŒ forwarding Ø¨Ø±Ø§ÛŒ Ø­Ù„ data hazard
        forwarding_signals = {
            "forwardA": signals["forwardA"],
            "forwardB": signals["forwardB"]
        }

        # ---------------- Ù…Ø±Ø­Ù„Ù‡ EX (Execute) ----------------
        # Ø§Ø¬Ø±Ø§ÛŒ Ø¯Ø³ØªÙˆØ± Ùˆ Ø¨Ø±Ø±Ø³ÛŒ branch
        EX_MEM, branch_taken, next_pc = ex_stage.run(
            ID_EX,
            log,
            forwarding_signals=forwarding_signals,
            ex_mem_reg=EX_MEM,
            mem_wb_reg=MEM_WB,
            debug=debug
        )

        # ---------------- Ù…Ø¯ÛŒØ±ÛŒØª Branch Ùˆ Jump ----------------
        # Ø§Ú¯Ø± branch Ú¯Ø±ÙØªÙ‡ Ø´Ø¯ØŒ Ø¨Ø§ÛŒØ¯ pipeline Ø±Ø§ flush Ú©Ù†ÛŒÙ…
        if branch_taken:
            if debug:
                print(
                    f"ğŸš€ Branch taken! Flushing pipeline and jumping to PC={next_pc}")
                log.append(
                    f"ğŸš€ Branch taken! Flushing pipeline and jumping to PC={next_pc}")
            pc[0] = next_pc
            if_stage = IFStage(program, pc)
            fetching_done = False
            IF_ID.clear()
            ID_EX = {"op": "NOP"}

        # ---------------- Ù…Ø±Ø­Ù„Ù‡ ID (Instruction Decode) ----------------
        # Ø±Ù…Ø²Ú¯Ø´Ø§ÛŒÛŒ Ø¯Ø³ØªÙˆØ± Ùˆ Ø¢Ù…Ø§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ operandÙ‡Ø§
        if signals["bubble_ex"]:
            # ÙˆØ§Ø±Ø¯ Ú©Ø±Ø¯Ù† bubble (NOP) Ø¯Ø± ØµÙˆØ±Øª Ù†ÛŒØ§Ø²
            ID_EX = {"op": "NOP"}
        elif signals["stall_id"]:
            # Ù†Ú¯Ù‡â€ŒØ¯Ø§Ø´ØªÙ† Ù…Ø±Ø­Ù„Ù‡ ID Ø¯Ø± ØµÙˆØ±Øª data hazard
            pass
        else:
            # Ø§Ø¬Ø±Ø§ÛŒ Ø¹Ø§Ø¯ÛŒ Ù…Ø±Ø­Ù„Ù‡ ID
            ID_EX = id_stage.run(
                IF_ID, EX_MEM, EX_MEM_LAST, log, debug=debug)

        # Ù†Ú¯Ù‡Ø¯Ø§Ø±ÛŒ Ø­Ø§Ù„Øª Ù‚Ø¨Ù„ÛŒ EX_MEM Ø¨Ø±Ø§ÛŒ forwarding
        EX_MEM_LAST = EX_MEM

        # ---------------- Ù…Ø±Ø­Ù„Ù‡ IF (Instruction Fetch) ----------------
        # ÙˆØ§Ú©Ø´ÛŒ Ø¯Ø³ØªÙˆØ± Ø¬Ø¯ÛŒØ¯ Ø§Ø² Ø­Ø§ÙØ¸Ù‡
        if signals["stall_if"]:
            # Ù†Ú¯Ù‡â€ŒØ¯Ø§Ø´ØªÙ† PC Ø¯Ø± ØµÙˆØ±Øª data hazard
            pass
        else:
            if not fetching_done:
                # ÙˆØ§Ú©Ø´ÛŒ Ø¯Ø³ØªÙˆØ± Ø¨Ø¹Ø¯ÛŒ
                if_stage.run(IF_ID, log)
                if not IF_ID:
                    # Ø§Ú¯Ø± Ø¯Ø³ØªÙˆØ±ÛŒ ÙˆØ§Ú©Ø´ÛŒ Ù†Ø´Ø¯ØŒ ÛŒØ¹Ù†ÛŒ Ø¨Ø±Ù†Ø§Ù…Ù‡ ØªÙ…Ø§Ù… Ø´Ø¯Ù‡
                    fetching_done = True
            else:
                # Ù¾Ø§Ú© Ú©Ø±Ø¯Ù† IF_ID Ø§Ú¯Ø± ÙˆØ§Ú©Ø´ÛŒ ØªÙ…Ø§Ù… Ø´Ø¯Ù‡
                IF_ID.clear()

        # ---------------- Ø¨Ø±Ø±Ø³ÛŒ Ù¾Ø§ÛŒØ§Ù† pipeline ----------------
        # Ø§Ú¯Ø± Ù‡Ù…Ù‡ Ù…Ø±Ø§Ø­Ù„ Ø®Ø§Ù„ÛŒ Ø´Ø¯Ù†Ø¯ØŒ pipeline ØªÙ…Ø§Ù… Ø´Ø¯Ù‡ Ø§Ø³Øª
        if fetching_done and all(is_empty(stage) for stage in [IF_ID, ID_EX, EX_MEM, MEM_WB]):
            if debug:
                print("âœ… Pipeline drained, stopping.")
                log.append("âœ… Pipeline drained, stopping.")
            halted = True

    # Ø°Ø®ÛŒØ±Ù‡ Ø­Ø§Ù„Øª ÙØ¹Ù„ÛŒ Ø¨Ø±Ø§ÛŒ Ø§Ù…Ú©Ø§Ù† Ø§Ø¯Ø§Ù…Ù‡ Ø§Ø¬Ø±Ø§
    state = {
        'pc': pc,
        'IF_ID': IF_ID,
        'ID_EX': ID_EX,
        'EX_MEM': EX_MEM,
        'MEM_WB': MEM_WB,
        'cycle': cycle,
        'fetching_done': fetching_done,
        'halted': halted,
        'log': log
    }
    return state