#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 23 15:35:28 2022
# Process ID: 13496
# Current directory: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1108 C:\Users\Beyazit\vivadoprojects\labs\LAB4V1\LAB4V1.xpr
# Log file: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/vivado.log
# Journal file: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd}
close_project
create_project managed_ip_project C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/managed_ip_project -part xc7z020clg484-1 -ip
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
set_property target_simulator XSim [current_project]
create_peripheral xilinx.com user multiplier_ip 1.0 -dir C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/managed_ip_project/../ip_repo
add_peripheral_interface S_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:multiplier_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:multiplier_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:multiplier_ip:1.0]
set_property  ip_repo_paths  C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/managed_ip_project/../ip_repo/multiplier_ip_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_multiplier_ip_v1_0 -directory C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/managed_ip_project/../ip_repo c:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/multiplier_ip_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/multiplier_ip_1.0/src C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/lab4_user_logic.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 5
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property taxonomy /Basic_Elements [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project
