

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:50:19 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_40 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       88|       88|  0.880 us|  0.880 us|   89|   89|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 37 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 38 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add11818_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add11818_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add13119_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add13119_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add15120_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add15120_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add18021_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add18021_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add8122_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add8122_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg1_r_0_0332_loc = alloca i64 1"   --->   Operation 44 'alloca' 'arg1_r_0_0332_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg1_r_130_0333_loc = alloca i64 1"   --->   Operation 45 'alloca' 'arg1_r_130_0333_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg1_r_231_0334_loc = alloca i64 1"   --->   Operation 46 'alloca' 'arg1_r_231_0334_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg1_r_1_0_0335_loc = alloca i64 1"   --->   Operation 47 'alloca' 'arg1_r_1_0_0335_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0336_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg1_r_1_1_0336_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r_1_2_0337_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg1_r_1_2_0337_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg1_r_2_0_0338_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg1_r_2_0_0338_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0339_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg1_r_2_1_0339_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_2_2_0340_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg1_r_2_2_0340_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg1_r_3_0_0341_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg1_r_3_0_0341_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_3_1_0342_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg1_r_3_1_0342_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_3_2_0343_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_3_2_0343_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 56 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 57 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 60 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 62 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 63 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 65 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 66 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 67 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 68 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 69 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 70 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 71 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 1" [d3.cpp:30]   --->   Operation 72 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [2/2] (0.67ns)   --->   "%arr_load = load i4 %arr_addr" [d3.cpp:30]   --->   Operation 73 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 2" [d3.cpp:30]   --->   Operation 74 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [2/2] (0.67ns)   --->   "%arr_load_1 = load i4 %arr_addr_1" [d3.cpp:30]   --->   Operation 75 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 0.67>
ST_10 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i31 %arg1_r_3_2_0343_loc, i32 %arg1_r_3_1_0342_loc, i32 %arg1_r_3_0_0341_loc, i31 %arg1_r_2_2_0340_loc, i32 %arg1_r_2_1_0339_loc, i32 %arg1_r_2_0_0338_loc, i32 %arg1_r_1_2_0337_loc, i32 %arg1_r_1_1_0336_loc, i32 %arg1_r_1_0_0335_loc, i32 %arg1_r_231_0334_loc, i32 %arg1_r_130_0333_loc, i32 %arg1_r_0_0332_loc" [d3.cpp:17]   --->   Operation 76 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 77 [1/2] (0.67ns)   --->   "%arr_load = load i4 %arr_addr" [d3.cpp:30]   --->   Operation 77 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_10 : Operation 78 [1/2] (0.67ns)   --->   "%arr_load_1 = load i4 %arr_addr_1" [d3.cpp:30]   --->   Operation 78 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 3" [d3.cpp:30]   --->   Operation 79 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [2/2] (0.67ns)   --->   "%arr_load_2 = load i4 %arr_addr_2" [d3.cpp:30]   --->   Operation 80 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 4" [d3.cpp:30]   --->   Operation 81 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [2/2] (0.67ns)   --->   "%arr_load_3 = load i4 %arr_addr_3" [d3.cpp:30]   --->   Operation 82 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 11 <SV = 10> <Delay = 0.67>
ST_11 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i31 %arg1_r_3_2_0343_loc, i32 %arg1_r_3_1_0342_loc, i32 %arg1_r_3_0_0341_loc, i31 %arg1_r_2_2_0340_loc, i32 %arg1_r_2_1_0339_loc, i32 %arg1_r_2_0_0338_loc, i32 %arg1_r_1_2_0337_loc, i32 %arg1_r_1_1_0336_loc, i32 %arg1_r_1_0_0335_loc, i32 %arg1_r_231_0334_loc, i32 %arg1_r_130_0333_loc, i32 %arg1_r_0_0332_loc" [d3.cpp:17]   --->   Operation 83 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 84 [1/2] (0.67ns)   --->   "%arr_load_2 = load i4 %arr_addr_2" [d3.cpp:30]   --->   Operation 84 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_11 : Operation 85 [1/2] (0.67ns)   --->   "%arr_load_3 = load i4 %arr_addr_3" [d3.cpp:30]   --->   Operation 85 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 5" [d3.cpp:30]   --->   Operation 86 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [2/2] (0.67ns)   --->   "%arr_load_4 = load i4 %arr_addr_4" [d3.cpp:30]   --->   Operation 87 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%arr_addr_5 = getelementptr i64 %arr, i64 0, i64 6" [d3.cpp:30]   --->   Operation 88 'getelementptr' 'arr_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [2/2] (0.67ns)   --->   "%arr_load_5 = load i4 %arr_addr_5" [d3.cpp:30]   --->   Operation 89 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_1_2_0337_loc_load = load i32 %arg1_r_1_2_0337_loc"   --->   Operation 90 'load' 'arg1_r_1_2_0337_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %arg1_r_1_2_0337_loc_load"   --->   Operation 91 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.57ns)   --->   Input mux for Operation 92 '%mul16 = mul i32 %arg1_r_1_2_0337_loc_load, i32 38'
ST_12 : Operation 92 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_1_2_0337_loc_load, i32 38"   --->   Operation 92 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/2] (0.67ns)   --->   "%arr_load_4 = load i4 %arr_addr_4" [d3.cpp:30]   --->   Operation 93 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 94 [1/2] (0.67ns)   --->   "%arr_load_5 = load i4 %arr_addr_5" [d3.cpp:30]   --->   Operation 94 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%arr_addr_6 = getelementptr i64 %arr, i64 0, i64 7" [d3.cpp:30]   --->   Operation 95 'getelementptr' 'arr_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [2/2] (0.67ns)   --->   "%arr_load_6 = load i4 %arr_addr_6" [d3.cpp:30]   --->   Operation 96 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%arr_addr_7 = getelementptr i64 %arr, i64 0, i64 8" [d3.cpp:30]   --->   Operation 97 'getelementptr' 'arr_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [2/2] (0.67ns)   --->   "%arr_load_7 = load i4 %arr_addr_7" [d3.cpp:30]   --->   Operation 98 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 5.18>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_3_1_0342_loc_load = load i32 %arg1_r_3_1_0342_loc"   --->   Operation 99 'load' 'arg1_r_3_1_0342_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%arg1_r_231_0334_loc_load = load i32 %arg1_r_231_0334_loc"   --->   Operation 100 'load' 'arg1_r_231_0334_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%empty_36 = trunc i32 %arg1_r_3_1_0342_loc_load"   --->   Operation 101 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%empty_40 = trunc i32 %arg1_r_231_0334_loc_load"   --->   Operation 102 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 103 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %arg1_r_231_0334_loc_load" [d3.cpp:30]   --->   Operation 104 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.87ns)   --->   Input mux for Operation 105 '%mul_ln30 = mul i64 %zext_ln30, i64 %conv17'
ST_13 : Operation 105 [1/1] (2.54ns)   --->   "%mul_ln30 = mul i64 %zext_ln30, i64 %conv17" [d3.cpp:30]   --->   Operation 105 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %arr_load, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 106 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i4 %arr_addr" [d3.cpp:30]   --->   Operation 107 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i32 %mul16" [d3.cpp:30]   --->   Operation 108 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i32 %arg1_r_3_1_0342_loc_load" [d3.cpp:30]   --->   Operation 109 'zext' 'zext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.77ns)   --->   Input mux for Operation 110 '%mul_ln30_1 = mul i63 %zext_ln30_5, i63 %zext_ln30_8'
ST_13 : Operation 110 [1/1] (2.65ns)   --->   "%mul_ln30_1 = mul i63 %zext_ln30_5, i63 %zext_ln30_8" [d3.cpp:30]   --->   Operation 110 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_1, i1 0" [d3.cpp:30]   --->   Operation 111 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (1.08ns)   --->   "%add_ln30_1 = add i64 %arr_load_1, i64 %shl_ln" [d3.cpp:30]   --->   Operation 112 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_1, i4 %arr_addr_1" [d3.cpp:30]   --->   Operation 113 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_13 : Operation 114 [1/2] (0.67ns)   --->   "%arr_load_6 = load i4 %arr_addr_6" [d3.cpp:30]   --->   Operation 114 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_13 : Operation 115 [1/2] (0.67ns)   --->   "%arr_load_7 = load i4 %arr_addr_7" [d3.cpp:30]   --->   Operation 115 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 14 <SV = 13> <Delay = 5.18>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0339_loc_load = load i32 %arg1_r_2_1_0339_loc"   --->   Operation 116 'load' 'arg1_r_2_1_0339_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0336_loc_load = load i32 %arg1_r_1_1_0336_loc"   --->   Operation 117 'load' 'arg1_r_1_1_0336_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %arg1_r_2_1_0339_loc_load"   --->   Operation 118 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%empty_39 = trunc i32 %arg1_r_1_1_0336_loc_load"   --->   Operation 119 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i32 %arg1_r_2_1_0339_loc_load" [d3.cpp:30]   --->   Operation 120 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.87ns)   --->   Input mux for Operation 121 '%mul_ln30_2 = mul i64 %zext_ln30_2, i64 %conv17'
ST_14 : Operation 121 [1/1] (2.54ns)   --->   "%mul_ln30_2 = mul i64 %zext_ln30_2, i64 %conv17" [d3.cpp:30]   --->   Operation 121 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (1.08ns)   --->   "%add_ln30_2 = add i64 %arr_load_2, i64 %mul_ln30_2" [d3.cpp:30]   --->   Operation 122 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i4 %arr_addr_2" [d3.cpp:30]   --->   Operation 123 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln30_9 = zext i32 %arg1_r_1_1_0336_loc_load" [d3.cpp:30]   --->   Operation 124 'zext' 'zext_ln30_9' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.77ns)   --->   Input mux for Operation 125 '%mul_ln30_3 = mul i63 %zext_ln30_5, i63 %zext_ln30_9'
ST_14 : Operation 125 [1/1] (2.65ns)   --->   "%mul_ln30_3 = mul i63 %zext_ln30_5, i63 %zext_ln30_9" [d3.cpp:30]   --->   Operation 125 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln30_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_3, i1 0" [d3.cpp:30]   --->   Operation 126 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (1.08ns)   --->   "%add_ln30_3 = add i64 %arr_load_3, i64 %shl_ln30_1" [d3.cpp:30]   --->   Operation 127 'add' 'add_ln30_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_3, i4 %arr_addr_3" [d3.cpp:30]   --->   Operation 128 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 15 <SV = 14> <Delay = 5.18>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%arg1_r_3_0_0341_loc_load = load i32 %arg1_r_3_0_0341_loc"   --->   Operation 129 'load' 'arg1_r_3_0_0341_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%arg1_r_130_0333_loc_load = load i32 %arg1_r_130_0333_loc"   --->   Operation 130 'load' 'arg1_r_130_0333_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%empty_32 = trunc i32 %arg1_r_3_0_0341_loc_load"   --->   Operation 131 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%empty_41 = trunc i32 %arg1_r_130_0333_loc_load"   --->   Operation 132 'trunc' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i32 %arg1_r_130_0333_loc_load" [d3.cpp:30]   --->   Operation 133 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.87ns)   --->   Input mux for Operation 134 '%mul_ln30_4 = mul i64 %zext_ln30_4, i64 %conv17'
ST_15 : Operation 134 [1/1] (2.54ns)   --->   "%mul_ln30_4 = mul i64 %zext_ln30_4, i64 %conv17" [d3.cpp:30]   --->   Operation 134 'mul' 'mul_ln30_4' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (1.08ns)   --->   "%add_ln30_4 = add i64 %arr_load_4, i64 %mul_ln30_4" [d3.cpp:30]   --->   Operation 135 'add' 'add_ln30_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_4, i4 %arr_addr_4" [d3.cpp:30]   --->   Operation 136 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln30_10 = zext i32 %arg1_r_3_0_0341_loc_load" [d3.cpp:30]   --->   Operation 137 'zext' 'zext_ln30_10' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.77ns)   --->   Input mux for Operation 138 '%mul_ln30_5 = mul i63 %zext_ln30_5, i63 %zext_ln30_10'
ST_15 : Operation 138 [1/1] (2.65ns)   --->   "%mul_ln30_5 = mul i63 %zext_ln30_5, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 138 'mul' 'mul_ln30_5' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln30_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_5, i1 0" [d3.cpp:30]   --->   Operation 139 'bitconcatenate' 'shl_ln30_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (1.08ns)   --->   "%add_ln30_5 = add i64 %arr_load_5, i64 %shl_ln30_2" [d3.cpp:30]   --->   Operation 140 'add' 'add_ln30_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_5, i4 %arr_addr_5" [d3.cpp:30]   --->   Operation 141 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_15 : [1/1] (0.57ns)   --->   Input mux for Operation 142 '%mul45 = mul i32 %arg1_r_231_0334_loc_load, i32 19'
ST_15 : Operation 142 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_231_0334_loc_load, i32 19"   --->   Operation 142 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.18>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%arg1_r_2_0_0338_loc_load = load i32 %arg1_r_2_0_0338_loc"   --->   Operation 143 'load' 'arg1_r_2_0_0338_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%arg1_r_1_0_0335_loc_load = load i32 %arg1_r_1_0_0335_loc"   --->   Operation 144 'load' 'arg1_r_1_0_0335_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%empty_33 = trunc i32 %arg1_r_2_0_0338_loc_load"   --->   Operation 145 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%empty_34 = trunc i32 %arg1_r_1_0_0335_loc_load"   --->   Operation 146 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i32 %arg1_r_2_0_0338_loc_load" [d3.cpp:30]   --->   Operation 147 'zext' 'zext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.87ns)   --->   Input mux for Operation 148 '%mul_ln30_6 = mul i64 %zext_ln30_6, i64 %conv17'
ST_16 : Operation 148 [1/1] (2.54ns)   --->   "%mul_ln30_6 = mul i64 %zext_ln30_6, i64 %conv17" [d3.cpp:30]   --->   Operation 148 'mul' 'mul_ln30_6' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (1.08ns)   --->   "%add_ln30_6 = add i64 %arr_load_6, i64 %mul_ln30_6" [d3.cpp:30]   --->   Operation 149 'add' 'add_ln30_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_6, i4 %arr_addr_6" [d3.cpp:30]   --->   Operation 150 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln30_11 = zext i32 %arg1_r_1_0_0335_loc_load" [d3.cpp:30]   --->   Operation 151 'zext' 'zext_ln30_11' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.77ns)   --->   Input mux for Operation 152 '%mul_ln30_7 = mul i63 %zext_ln30_5, i63 %zext_ln30_11'
ST_16 : Operation 152 [1/1] (2.65ns)   --->   "%mul_ln30_7 = mul i63 %zext_ln30_5, i63 %zext_ln30_11" [d3.cpp:30]   --->   Operation 152 'mul' 'mul_ln30_7' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln30_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_7, i1 0" [d3.cpp:30]   --->   Operation 153 'bitconcatenate' 'shl_ln30_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (1.08ns)   --->   "%add_ln30_7 = add i64 %arr_load_7, i64 %shl_ln30_3" [d3.cpp:30]   --->   Operation 154 'add' 'add_ln30_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_7, i4 %arr_addr_7" [d3.cpp:30]   --->   Operation 155 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 156 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.87ns)   --->   Input mux for Operation 157 '%mul157 = mul i64 %conv46, i64 %zext_ln30'
ST_16 : Operation 157 [1/1] (2.54ns)   --->   "%mul157 = mul i64 %conv46, i64 %zext_ln30" [d3.cpp:30]   --->   Operation 157 'mul' 'mul157' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_1_2_0337_loc_load"   --->   Operation 158 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.87ns)   --->   Input mux for Operation 159 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_16 : Operation 159 [1/1] (2.54ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 159 'mul' 'mul211' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 0.97>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%arg1_r_0_0332_loc_load = load i32 %arg1_r_0_0332_loc"   --->   Operation 160 'load' 'arg1_r_0_0332_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%empty_35 = trunc i32 %arg1_r_0_0332_loc_load"   --->   Operation 161 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [2/2] (0.97ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i32 %arg1_r_130_0333_loc_load, i32 %arg1_r_0_0332_loc_load, i32 %arg1_r_1_1_0336_loc_load, i32 %arg1_r_1_0_0335_loc_load, i32 %arg1_r_2_1_0339_loc_load, i32 %arg1_r_2_0_0338_loc_load, i32 %arg1_r_3_1_0342_loc_load, i32 %arg1_r_3_0_0341_loc_load, i32 %mul45, i64 %arr"   --->   Operation 162 'call' 'call_ln0' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i32 %arg1_r_130_0333_loc_load, i32 %arg1_r_0_0332_loc_load, i32 %arg1_r_1_1_0336_loc_load, i32 %arg1_r_1_0_0335_loc_load, i32 %arg1_r_2_1_0339_loc_load, i32 %arg1_r_2_0_0338_loc_load, i32 %arg1_r_3_1_0342_loc_load, i32 %arg1_r_3_0_0341_loc_load, i32 %mul45, i64 %arr"   --->   Operation 163 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.67>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%arr_addr_8 = getelementptr i64 %arr, i64 0, i64 9"   --->   Operation 164 'getelementptr' 'arr_addr_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 165 [2/2] (0.67ns)   --->   "%arr_load_8 = load i4 %arr_addr_8" [d3.cpp:50]   --->   Operation 165 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%arr_addr_9 = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 166 'getelementptr' 'arr_addr_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [2/2] (0.67ns)   --->   "%arr_load_9 = load i4 %arr_addr_9" [d3.cpp:60]   --->   Operation 167 'load' 'arr_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 20 <SV = 19> <Delay = 0.67>
ST_20 : Operation 168 [1/2] (0.67ns)   --->   "%arr_load_8 = load i4 %arr_addr_8" [d3.cpp:50]   --->   Operation 168 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : Operation 169 [1/2] (0.67ns)   --->   "%arr_load_9 = load i4 %arr_addr_9" [d3.cpp:60]   --->   Operation 169 'load' 'arr_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : Operation 170 [2/2] (0.67ns)   --->   "%arr_load_10 = load i4 %arr_addr" [d3.cpp:61]   --->   Operation 170 'load' 'arr_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : Operation 171 [2/2] (0.67ns)   --->   "%arr_load_11 = load i4 %arr_addr_1" [d3.cpp:62]   --->   Operation 171 'load' 'arr_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 21 <SV = 20> <Delay = 0.67>
ST_21 : Operation 172 [1/2] (0.67ns)   --->   "%arr_load_10 = load i4 %arr_addr" [d3.cpp:61]   --->   Operation 172 'load' 'arr_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 173 [1/2] (0.67ns)   --->   "%arr_load_11 = load i4 %arr_addr_1" [d3.cpp:62]   --->   Operation 173 'load' 'arr_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 174 [2/2] (0.67ns)   --->   "%arr_load_12 = load i4 %arr_addr_2" [d3.cpp:64]   --->   Operation 174 'load' 'arr_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 175 [2/2] (0.67ns)   --->   "%arr_load_13 = load i4 %arr_addr_4" [d3.cpp:81]   --->   Operation 175 'load' 'arr_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 22 <SV = 21> <Delay = 3.42>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%arg1_r_3_2_0343_loc_load = load i31 %arg1_r_3_2_0343_loc"   --->   Operation 176 'load' 'arg1_r_3_2_0343_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%arg1_r_2_2_0340_loc_load = load i31 %arg1_r_2_2_0340_loc"   --->   Operation 177 'load' 'arg1_r_2_2_0340_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [2/2] (0.42ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_load_8, i32 %arg1_r_130_0333_loc_load, i32 %arg1_r_0_0332_loc_load, i32 %arg1_r_1_1_0336_loc_load, i32 %arg1_r_1_0_0335_loc_load, i32 %arg1_r_2_1_0339_loc_load, i32 %arg1_r_2_0_0338_loc_load, i32 %arg1_r_3_1_0342_loc_load, i32 %arg1_r_3_0_0341_loc_load, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i31 %arg1_r_2_2_0340_loc_load, i31 %empty_36, i31 %arg1_r_3_2_0343_loc_load, i64 %add8122_loc" [d3.cpp:50]   --->   Operation 178 'call' 'call_ln50' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 179 [1/2] (0.67ns)   --->   "%arr_load_12 = load i4 %arr_addr_2" [d3.cpp:64]   --->   Operation 179 'load' 'arr_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 180 [2/2] (0.42ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_load_12, i64 %arr_load_11, i64 %arr_load_10, i64 %arr_load_9, i32 %arg1_r_0_0332_loc_load, i32 %arg1_r_1_0_0335_loc_load, i32 %arg1_r_2_0_0338_loc_load, i32 %arg1_r_3_0_0341_loc_load, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i31 %arg1_r_2_2_0340_loc_load, i31 %empty_36, i31 %arg1_r_3_2_0343_loc_load, i31 %empty_35, i31 %empty_34, i31 %empty_33, i31 %empty_32, i64 %mul157, i64 %add18021_loc, i64 %add15120_loc, i64 %add13119_loc, i64 %add11818_loc" [d3.cpp:64]   --->   Operation 180 'call' 'call_ln64' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : [1/1] (0.57ns)   --->   Input mux for Operation 181 '%mul219 = mul i32 %arg1_r_3_1_0342_loc_load, i32 38'
ST_22 : Operation 181 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_3_1_0342_loc_load, i32 38"   --->   Operation 181 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.57ns)   --->   Input mux for Operation 182 '%mul244 = mul i32 %arg1_r_2_1_0339_loc_load, i32 19'
ST_22 : Operation 182 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_2_1_0339_loc_load, i32 19"   --->   Operation 182 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.57ns)   --->   Input mux for Operation 183 '%mul316 = mul i32 %arg1_r_1_1_0336_loc_load, i32 38'
ST_22 : Operation 183 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_1_1_0336_loc_load, i32 38"   --->   Operation 183 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 184 [1/2] (0.67ns)   --->   "%arr_load_13 = load i4 %arr_addr_4" [d3.cpp:81]   --->   Operation 184 'load' 'arr_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i64 %arr_load_13" [d3.cpp:83]   --->   Operation 185 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 186 [2/2] (0.67ns)   --->   "%arr_load_14 = load i4 %arr_addr_5" [d3.cpp:86]   --->   Operation 186 'load' 'arr_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 187 [2/2] (0.67ns)   --->   "%arr_load_15 = load i4 %arr_addr_6" [d3.cpp:92]   --->   Operation 187 'load' 'arr_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 23 <SV = 22> <Delay = 5.32>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %arg1_r_3_1_0342_loc_load" [d3.cpp:30]   --->   Operation 188 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i32 %arg1_r_1_1_0336_loc_load" [d3.cpp:30]   --->   Operation 189 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i32 %arg1_r_1_0_0335_loc_load" [d3.cpp:30]   --->   Operation 190 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [1/2] (0.67ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_load_8, i32 %arg1_r_130_0333_loc_load, i32 %arg1_r_0_0332_loc_load, i32 %arg1_r_1_1_0336_loc_load, i32 %arg1_r_1_0_0335_loc_load, i32 %arg1_r_2_1_0339_loc_load, i32 %arg1_r_2_0_0338_loc_load, i32 %arg1_r_3_1_0342_loc_load, i32 %arg1_r_3_0_0341_loc_load, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i31 %arg1_r_2_2_0340_loc_load, i31 %empty_36, i31 %arg1_r_3_2_0343_loc_load, i64 %add8122_loc" [d3.cpp:50]   --->   Operation 191 'call' 'call_ln50' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 192 [1/2] (0.67ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_load_12, i64 %arr_load_11, i64 %arr_load_10, i64 %arr_load_9, i32 %arg1_r_0_0332_loc_load, i32 %arg1_r_1_0_0335_loc_load, i32 %arg1_r_2_0_0338_loc_load, i32 %arg1_r_3_0_0341_loc_load, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i31 %arg1_r_2_2_0340_loc_load, i31 %empty_36, i31 %arg1_r_3_2_0343_loc_load, i31 %empty_35, i31 %empty_34, i31 %empty_33, i31 %empty_32, i64 %mul157, i64 %add18021_loc, i64 %add15120_loc, i64 %add13119_loc, i64 %add11818_loc" [d3.cpp:64]   --->   Operation 192 'call' 'call_ln64' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 193 '%mul202 = mul i64 %zext_ln30_4, i64 %zext_ln30_4'
ST_23 : Operation 193 [1/1] (2.54ns)   --->   "%mul202 = mul i64 %zext_ln30_4, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 193 'mul' 'mul202' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219"   --->   Operation 194 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 195 '%mul221 = mul i64 %zext_ln30_2, i64 %conv220'
ST_23 : Operation 195 [1/1] (2.54ns)   --->   "%mul221 = mul i64 %zext_ln30_2, i64 %conv220" [d3.cpp:30]   --->   Operation 195 'mul' 'mul221' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%conv225 = zext i32 %arg1_r_0_0332_loc_load"   --->   Operation 196 'zext' 'conv225' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%empty_42 = shl i32 %arg1_r_3_0_0341_loc_load, i32 1"   --->   Operation 197 'shl' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%conv228 = zext i32 %empty_42"   --->   Operation 198 'zext' 'conv228' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 199 '%mul229 = mul i64 %conv225, i64 %conv228'
ST_23 : Operation 199 [1/1] (2.54ns)   --->   "%mul229 = mul i64 %conv225, i64 %conv228"   --->   Operation 199 'mul' 'mul229' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%empty_43 = shl i32 %arg1_r_2_0_0338_loc_load, i32 1"   --->   Operation 200 'shl' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_43"   --->   Operation 201 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 202 '%mul237 = mul i64 %zext_ln30_7, i64 %conv236'
ST_23 : Operation 202 [1/1] (2.54ns)   --->   "%mul237 = mul i64 %zext_ln30_7, i64 %conv236" [d3.cpp:30]   --->   Operation 202 'mul' 'mul237' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244"   --->   Operation 203 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 204 '%mul246 = mul i64 %conv245, i64 %zext_ln30_2'
ST_23 : Operation 204 [1/1] (2.54ns)   --->   "%mul246 = mul i64 %conv245, i64 %zext_ln30_2" [d3.cpp:30]   --->   Operation 204 'mul' 'mul246' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 205 '%mul254 = mul i64 %conv225, i64 %conv236'
ST_23 : Operation 205 [1/1] (2.54ns)   --->   "%mul254 = mul i64 %conv225, i64 %conv236"   --->   Operation 205 'mul' 'mul254' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%empty_44 = shl i32 %arg1_r_1_0_0335_loc_load, i32 1"   --->   Operation 206 'shl' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_44"   --->   Operation 207 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 208 '%mul262 = mul i64 %conv261, i64 %zext_ln30_7'
ST_23 : Operation 208 [1/1] (2.54ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 208 'mul' 'mul262' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219"   --->   Operation 209 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 210 '%mul2722128 = mul i63 %mul219_cast, i63 %zext_ln30_9'
ST_23 : Operation 210 [1/1] (2.65ns)   --->   "%mul2722128 = mul i63 %mul219_cast, i63 %zext_ln30_9" [d3.cpp:30]   --->   Operation 210 'mul' 'mul2722128' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2722128, i1 0" [d3.cpp:30]   --->   Operation 211 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244"   --->   Operation 212 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 213 '%mul2822026 = mul i63 %mul244_cast, i63 %zext_ln30_9'
ST_23 : Operation 213 [1/1] (2.65ns)   --->   "%mul2822026 = mul i63 %mul244_cast, i63 %zext_ln30_9" [d3.cpp:30]   --->   Operation 213 'mul' 'mul2822026' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2822026, i1 0" [d3.cpp:30]   --->   Operation 214 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 215 '%mul290 = mul i64 %conv225, i64 %conv261'
ST_23 : Operation 215 [1/1] (2.54ns)   --->   "%mul290 = mul i64 %conv225, i64 %conv261"   --->   Operation 215 'mul' 'mul290' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 216 '%mul299 = mul i64 %zext_ln30_4, i64 %conv220'
ST_23 : Operation 216 [1/1] (2.54ns)   --->   "%mul299 = mul i64 %zext_ln30_4, i64 %conv220" [d3.cpp:30]   --->   Operation 216 'mul' 'mul299' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%arg1_r_130_0333_cast41 = zext i32 %arg1_r_130_0333_loc_load"   --->   Operation 217 'zext' 'arg1_r_130_0333_cast41' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 218 '%mul3091924 = mul i63 %mul244_cast, i63 %arg1_r_130_0333_cast41'
ST_23 : Operation 218 [1/1] (2.65ns)   --->   "%mul3091924 = mul i63 %mul244_cast, i63 %arg1_r_130_0333_cast41"   --->   Operation 218 'mul' 'mul3091924' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3091924, i1 0"   --->   Operation 219 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316"   --->   Operation 220 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 221 '%mul318 = mul i64 %conv317, i64 %zext_ln30_3'
ST_23 : Operation 221 [1/1] (2.54ns)   --->   "%mul318 = mul i64 %conv317, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 221 'mul' 'mul318' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 222 '%mul325 = mul i64 %conv225, i64 %conv225'
ST_23 : Operation 222 [1/1] (2.54ns)   --->   "%mul325 = mul i64 %conv225, i64 %conv225"   --->   Operation 222 'mul' 'mul325' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 223 '%mul3351822 = mul i63 %mul219_cast, i63 %zext_ln30_10'
ST_23 : Operation 223 [1/1] (2.65ns)   --->   "%mul3351822 = mul i63 %mul219_cast, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 223 'mul' 'mul3351822' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%mul6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3351822, i1 0" [d3.cpp:30]   --->   Operation 224 'bitconcatenate' 'mul6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%empty_45 = shl i32 %arg1_r_130_0333_loc_load, i32 1"   --->   Operation 225 'shl' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%conv343 = zext i32 %empty_45"   --->   Operation 226 'zext' 'conv343' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 227 '%mul344 = mul i64 %conv225, i64 %conv343'
ST_23 : Operation 227 [1/1] (2.54ns)   --->   "%mul344 = mul i64 %conv225, i64 %conv343"   --->   Operation 227 'mul' 'mul344' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%empty_46 = shl i32 %arg1_r_3_0_0341_loc_load, i32 2"   --->   Operation 228 'shl' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_46"   --->   Operation 229 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 230 '%mul353 = mul i64 %zext_ln30_7, i64 %conv352'
ST_23 : Operation 230 [1/1] (2.54ns)   --->   "%mul353 = mul i64 %zext_ln30_7, i64 %conv352" [d3.cpp:30]   --->   Operation 230 'mul' 'mul353' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 231 '%mul360 = mul i64 %zext_ln30_6, i64 %zext_ln30_6'
ST_23 : Operation 231 [1/1] (2.54ns)   --->   "%mul360 = mul i64 %zext_ln30_6, i64 %zext_ln30_6" [d3.cpp:30]   --->   Operation 231 'mul' 'mul360' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.87ns)   --->   Input mux for Operation 232 '%mul369 = mul i64 %conv220, i64 %zext_ln30_1'
ST_23 : Operation 232 [1/1] (2.54ns)   --->   "%mul369 = mul i64 %conv220, i64 %zext_ln30_1" [d3.cpp:30]   --->   Operation 232 'mul' 'mul369' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 233 [1/1] (1.08ns)   --->   "%add_ln77 = add i64 %mul202, i64 %mul211" [d3.cpp:77]   --->   Operation 233 'add' 'add_ln77' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i64 %add_ln77" [d3.cpp:78]   --->   Operation 234 'trunc' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_1 = add i64 %mul221, i64 %mul229" [d3.cpp:82]   --->   Operation 235 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 236 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln82 = add i64 %add_ln82_1, i64 %mul237" [d3.cpp:82]   --->   Operation 236 'add' 'add_ln82' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i64 %add_ln82" [d3.cpp:83]   --->   Operation 237 'trunc' 'trunc_ln83_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (1.08ns)   --->   "%add_ln83 = add i64 %arr_load_13, i64 %add_ln82" [d3.cpp:83]   --->   Operation 238 'add' 'add_ln83' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 239 [1/2] (0.67ns)   --->   "%arr_load_14 = load i4 %arr_addr_5" [d3.cpp:86]   --->   Operation 239 'load' 'arr_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : Operation 240 [1/1] (1.08ns)   --->   "%add_ln88_1 = add i64 %mul246, i64 %mul262" [d3.cpp:88]   --->   Operation 240 'add' 'add_ln88_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 241 [1/1] (1.08ns)   --->   "%add_ln88_2 = add i64 %mul3, i64 %mul254" [d3.cpp:88]   --->   Operation 241 'add' 'add_ln88_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i64 %add_ln88_1" [d3.cpp:88]   --->   Operation 242 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln88_1 = trunc i64 %add_ln88_2" [d3.cpp:88]   --->   Operation 243 'trunc' 'trunc_ln88_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln88 = add i64 %add_ln88_2, i64 %add_ln88_1" [d3.cpp:88]   --->   Operation 244 'add' 'add_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i64 %arr_load_14" [d3.cpp:89]   --->   Operation 245 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln89 = add i64 %arr_load_14, i64 %add_ln88" [d3.cpp:89]   --->   Operation 246 'add' 'add_ln89' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 247 [1/2] (0.67ns)   --->   "%arr_load_15 = load i4 %arr_addr_6" [d3.cpp:92]   --->   Operation 247 'load' 'arr_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93_1 = add i64 %mul4, i64 %mul290" [d3.cpp:93]   --->   Operation 248 'add' 'add_ln93_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 249 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln93 = add i64 %add_ln93_1, i64 %mul299" [d3.cpp:93]   --->   Operation 249 'add' 'add_ln93' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i64 %arr_load_15" [d3.cpp:94]   --->   Operation 250 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i64 %add_ln93" [d3.cpp:94]   --->   Operation 251 'trunc' 'trunc_ln94_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (1.08ns)   --->   "%add_ln94 = add i64 %arr_load_15, i64 %add_ln93" [d3.cpp:94]   --->   Operation 252 'add' 'add_ln94' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 253 [2/2] (0.67ns)   --->   "%arr_load_16 = load i4 %arr_addr_7" [d3.cpp:97]   --->   Operation 253 'load' 'arr_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : Operation 254 [1/1] (1.08ns)   --->   "%add_ln99_1 = add i64 %mul318, i64 %mul6" [d3.cpp:99]   --->   Operation 254 'add' 'add_ln99_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (1.08ns)   --->   "%add_ln99_2 = add i64 %mul5, i64 %mul325" [d3.cpp:99]   --->   Operation 255 'add' 'add_ln99_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i64 %add_ln99_1" [d3.cpp:99]   --->   Operation 256 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i64 %add_ln99_2" [d3.cpp:99]   --->   Operation 257 'trunc' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 258 [2/2] (0.67ns)   --->   "%arr_load_17 = load i4 %arr_addr_3" [d3.cpp:103]   --->   Operation 258 'load' 'arr_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : Operation 259 [1/1] (1.08ns)   --->   "%add_ln105_1 = add i64 %mul369, i64 %mul353" [d3.cpp:105]   --->   Operation 259 'add' 'add_ln105_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 260 [1/1] (1.08ns)   --->   "%add_ln105_2 = add i64 %mul360, i64 %mul344" [d3.cpp:105]   --->   Operation 260 'add' 'add_ln105_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %add_ln105_1" [d3.cpp:105]   --->   Operation 261 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i64 %add_ln105_2" [d3.cpp:105]   --->   Operation 262 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.09>
ST_24 : Operation 263 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add_ln83, i4 %arr_addr_4" [d3.cpp:83]   --->   Operation 263 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_1 = add i26 %trunc_ln88_1, i26 %trunc_ln88" [d3.cpp:89]   --->   Operation 264 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 265 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add_ln89, i4 %arr_addr_5" [d3.cpp:89]   --->   Operation 265 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 266 [1/2] (0.67ns)   --->   "%arr_load_16 = load i4 %arr_addr_7" [d3.cpp:97]   --->   Operation 266 'load' 'arr_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99 = add i64 %add_ln99_2, i64 %add_ln99_1" [d3.cpp:99]   --->   Operation 267 'add' 'add_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i64 %arr_load_16" [d3.cpp:100]   --->   Operation 268 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_1 = add i26 %trunc_ln99_1, i26 %trunc_ln99" [d3.cpp:100]   --->   Operation 269 'add' 'add_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 270 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100 = add i64 %arr_load_16, i64 %add_ln99" [d3.cpp:100]   --->   Operation 270 'add' 'add_ln100' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 271 [1/2] (0.67ns)   --->   "%arr_load_17 = load i4 %arr_addr_3" [d3.cpp:103]   --->   Operation 271 'load' 'arr_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105 = add i64 %add_ln105_2, i64 %add_ln105_1" [d3.cpp:105]   --->   Operation 272 'add' 'add_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %arr_load_17" [d3.cpp:106]   --->   Operation 273 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_1 = add i26 %trunc_ln105_1, i26 %trunc_ln105" [d3.cpp:106]   --->   Operation 274 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 275 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106 = add i64 %arr_load_17, i64 %add_ln105" [d3.cpp:106]   --->   Operation 275 'add' 'add_ln106' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 276 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln113_10 = add i26 %add_ln100_1, i26 %trunc_ln100" [d3.cpp:113]   --->   Operation 276 'add' 'add_ln113_10' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln100, i32 26, i32 63" [d3.cpp:113]   --->   Operation 277 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln" [d3.cpp:113]   --->   Operation 278 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln100, i32 26, i32 50" [d3.cpp:113]   --->   Operation 279 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 280 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add_ln94" [d3.cpp:113]   --->   Operation 280 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 281 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 281 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 282 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 283 'partselect' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 284 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add_ln89" [d3.cpp:113]   --->   Operation 284 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 285 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 285 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 286 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 287 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 288 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add_ln83" [d3.cpp:113]   --->   Operation 288 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 289 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 289 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 290 'partselect' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_3 = add i25 %trunc_ln94, i25 %trunc_ln1" [d3.cpp:114]   --->   Operation 291 'add' 'add_ln114_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 292 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln114_2 = add i25 %add_ln114_3, i25 %trunc_ln94_1" [d3.cpp:114]   --->   Operation 292 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 293 [1/1] (0.95ns)   --->   "%add_ln115_3 = add i26 %trunc_ln89, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 293 'add' 'add_ln115_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 294 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln115_2 = add i26 %add_ln115_3, i26 %add_ln89_1" [d3.cpp:115]   --->   Operation 294 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_1 = add i25 %trunc_ln83, i25 %trunc_ln113_3" [d3.cpp:116]   --->   Operation 295 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 296 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i25 %add_ln116_1, i25 %trunc_ln83_1" [d3.cpp:116]   --->   Operation 296 'add' 'add_ln116' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 297 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 298 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 298 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 299 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 299 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_24 : Operation 300 [1/1] (0.95ns)   --->   "%add_ln117_1 = add i26 %trunc_ln106, i26 %trunc_ln113_4" [d3.cpp:117]   --->   Operation 300 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 301 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln117 = add i26 %add_ln117_1, i26 %add_ln106_1" [d3.cpp:117]   --->   Operation 301 'add' 'add_ln117' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 302 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 303 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 304 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 25 <SV = 24> <Delay = 5.42>
ST_25 : Operation 305 [1/1] (0.00ns)   --->   "%add18021_loc_load = load i64 %add18021_loc"   --->   Operation 305 'load' 'add18021_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%add15120_loc_load = load i64 %add15120_loc"   --->   Operation 306 'load' 'add15120_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 307 [1/1] (0.00ns)   --->   "%add13119_loc_load = load i64 %add13119_loc"   --->   Operation 307 'load' 'add13119_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%add11818_loc_load = load i64 %add11818_loc"   --->   Operation 308 'load' 'add11818_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i64 %add11818_loc_load" [d3.cpp:78]   --->   Operation 309 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (1.08ns)   --->   "%add_ln78 = add i64 %add_ln77, i64 %add11818_loc_load" [d3.cpp:78]   --->   Operation 310 'add' 'add_ln78' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 311 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add_ln94, i4 %arr_addr_6" [d3.cpp:94]   --->   Operation 311 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_25 : Operation 312 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add_ln100, i4 %arr_addr_7" [d3.cpp:100]   --->   Operation 312 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 313 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 314 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add_ln106" [d3.cpp:113]   --->   Operation 314 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 315 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 315 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 316 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add18021_loc_load" [d3.cpp:113]   --->   Operation 317 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 318 'partselect' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 319 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add18021_loc_load" [d3.cpp:113]   --->   Operation 319 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 320 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 320 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 321 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add15120_loc_load" [d3.cpp:113]   --->   Operation 322 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 323 'partselect' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 324 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add15120_loc_load" [d3.cpp:113]   --->   Operation 324 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 325 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 325 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 326 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = trunc i64 %add13119_loc_load" [d3.cpp:113]   --->   Operation 327 'trunc' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 328 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 329 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add13119_loc_load" [d3.cpp:113]   --->   Operation 329 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 330 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 330 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 331 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 332 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 333 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %add_ln78" [d3.cpp:113]   --->   Operation 333 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 334 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 334 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 335 'partselect' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 336 [1/1] (0.94ns)   --->   "%add_ln118 = add i25 %trunc_ln113_6, i25 %trunc_ln113" [d3.cpp:118]   --->   Operation 336 'add' 'add_ln118' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 337 [1/1] (0.95ns)   --->   "%add_ln119 = add i26 %trunc_ln113_8, i26 %trunc_ln113_1" [d3.cpp:119]   --->   Operation 337 'add' 'add_ln119' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 338 [1/1] (0.94ns)   --->   "%add_ln120 = add i25 %trunc_ln113_s, i25 %trunc_ln113_5" [d3.cpp:120]   --->   Operation 338 'add' 'add_ln120' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_1 = add i26 %trunc_ln78, i26 %trunc_ln113_7" [d3.cpp:121]   --->   Operation 339 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 340 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln121 = add i26 %add_ln121_1, i26 %trunc_ln78_1" [d3.cpp:121]   --->   Operation 340 'add' 'add_ln121' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 7.22>
ST_26 : Operation 341 [1/1] (0.00ns)   --->   "%add8122_loc_load = load i64 %add8122_loc"   --->   Operation 341 'load' 'add8122_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 342 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add8122_loc_load, i4 %arr_addr_8" [d3.cpp:50]   --->   Operation 342 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_26 : Operation 343 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add_ln106, i4 %arr_addr_3" [d3.cpp:106]   --->   Operation 343 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_26 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 344 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = trunc i64 %add8122_loc_load" [d3.cpp:113]   --->   Operation 345 'trunc' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 346 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add8122_loc_load" [d3.cpp:113]   --->   Operation 346 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 347 'partselect' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_11" [d3.cpp:113]   --->   Operation 348 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 349 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 349 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 350 'trunc' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 351 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_12, i26 %add_ln113_10" [d3.cpp:113]   --->   Operation 351 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 352 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 353 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 353 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 354 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 354 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %add_ln113_10" [d3.cpp:114]   --->   Operation 355 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 356 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 356 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 357 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 358 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 359 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 360 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 360 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 361 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 362 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 362 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 363 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 363 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 364 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 365 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 365 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 366 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 366 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 367 [1/1] (0.94ns)   --->   "%add_ln122 = add i25 %trunc_ln113_10, i25 %trunc_ln113_9" [d3.cpp:122]   --->   Operation 367 'add' 'add_ln122' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.63>
ST_27 : Operation 368 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add13119_loc_load, i4 %arr_addr" [d3.cpp:61]   --->   Operation 368 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_27 : Operation 369 [1/1] (0.67ns)   --->   "%store_ln62 = store i64 %add15120_loc_load, i4 %arr_addr_1" [d3.cpp:62]   --->   Operation 369 'store' 'store_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_27 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 370 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 371 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 372 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 372 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 373 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 373 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 374 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 374 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_27 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 375 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 376 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 376 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 377 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 377 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 28 <SV = 27> <Delay = 0.67>
ST_28 : Operation 378 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add18021_loc_load, i4 %arr_addr_2" [d3.cpp:64]   --->   Operation 378 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_28 : Operation 379 [1/1] (0.67ns)   --->   "%store_ln78 = store i64 %add_ln78, i4 %arr_addr_9" [d3.cpp:78]   --->   Operation 379 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_28 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 380 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 381 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 381 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 382 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 382 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 383 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 384 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 385 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 385 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 386 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 387 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 387 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 388 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 388 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 389 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 390 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 390 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 391 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 391 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln2" [d3.cpp:126]   --->   Operation 392 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 393 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 393 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 394 [1/1] (7.30ns)   --->   "%empty_47 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 394 'writereq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 395 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln2, i27 %out1_w" [d3.cpp:126]   --->   Operation 395 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 396 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln2, i27 %out1_w" [d3.cpp:126]   --->   Operation 396 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 397 [5/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 397 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 398 [4/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 398 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 399 [3/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 399 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 400 [2/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 400 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 401 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [d3.cpp:3]   --->   Operation 401 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 402 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 402 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 403 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 403 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 404 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 404 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 405 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 405 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 406 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 406 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 407 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 407 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 408 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 408 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 409 [1/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 409 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 410 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 410 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [36]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [37]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [37]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [37]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [37]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [37]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [37]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [37]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [37]  (7.300 ns)

 <State 10>: 0.677ns
The critical path consists of the following:
	'load' operation ('arr_load', d3.cpp:30) on array 'arr', d3.cpp:13 [66]  (0.677 ns)

 <State 11>: 0.677ns
The critical path consists of the following:
	'load' operation ('arr_load_2', d3.cpp:30) on array 'arr', d3.cpp:13 [81]  (0.677 ns)

 <State 12>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_1_2_0337_loc_load') on local variable 'arg1_r_1_2_0337_loc' [45]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [61]  (2.846 ns)

 <State 13>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_231_0334_loc_load') on local variable 'arg1_r_231_0334_loc' [48]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.877 ns)
'mul' operation ('mul_ln30', d3.cpp:30) [64]  (2.543 ns)
	'add' operation ('add_ln30', d3.cpp:30) [67]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30', d3.cpp:30 on array 'arr', d3.cpp:13 [68]  (0.677 ns)

 <State 14>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_2_1_0339_loc_load') on local variable 'arg1_r_2_1_0339_loc' [43]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.877 ns)
'mul' operation ('mul_ln30_2', d3.cpp:30) [79]  (2.543 ns)
	'add' operation ('add_ln30_2', d3.cpp:30) [82]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30_2', d3.cpp:30 on array 'arr', d3.cpp:13 [83]  (0.677 ns)

 <State 15>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_130_0333_loc_load') on local variable 'arg1_r_130_0333_loc' [49]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.877 ns)
'mul' operation ('mul_ln30_4', d3.cpp:30) [93]  (2.543 ns)
	'add' operation ('add_ln30_4', d3.cpp:30) [96]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30_4', d3.cpp:30 on array 'arr', d3.cpp:13 [97]  (0.677 ns)

 <State 16>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_2_0_0338_loc_load') on local variable 'arg1_r_2_0_0338_loc' [44]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.877 ns)
'mul' operation ('mul_ln30_6', d3.cpp:30) [106]  (2.543 ns)
	'add' operation ('add_ln30_6', d3.cpp:30) [109]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30_6', d3.cpp:30 on array 'arr', d3.cpp:13 [110]  (0.677 ns)

 <State 17>: 0.974ns
The critical path consists of the following:
	'load' operation ('arg1_r_0_0332_loc_load') on local variable 'arg1_r_0_0332_loc' [50]  (0.000 ns)
	'call' operation ('call_ln0') to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3' [121]  (0.974 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_addr_8') [122]  (0.000 ns)
	'load' operation ('arr_load_8', d3.cpp:50) on array 'arr', d3.cpp:13 [123]  (0.677 ns)

 <State 20>: 0.677ns
The critical path consists of the following:
	'load' operation ('arr_load_8', d3.cpp:50) on array 'arr', d3.cpp:13 [123]  (0.677 ns)

 <State 21>: 0.677ns
The critical path consists of the following:
	'load' operation ('arr_load_10', d3.cpp:61) on array 'arr', d3.cpp:13 [130]  (0.677 ns)

 <State 22>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul219') [144]  (2.846 ns)

 <State 23>: 5.324ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.877 ns)
'mul' operation ('mul237', d3.cpp:30) [153]  (2.543 ns)
	'add' operation ('add_ln82', d3.cpp:82) [193]  (0.819 ns)
	'add' operation ('add_ln83', d3.cpp:83) [196]  (1.085 ns)

 <State 24>: 7.097ns
The critical path consists of the following:
	'load' operation ('arr_load_16', d3.cpp:97) on array 'arr', d3.cpp:13 [215]  (0.677 ns)
	'add' operation ('add_ln100', d3.cpp:100) [223]  (0.819 ns)
	'add' operation ('add_ln113', d3.cpp:113) [239]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [243]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [247]  (1.085 ns)
	'add' operation ('add_ln117_1', d3.cpp:117) [310]  (0.955 ns)
	'add' operation ('add_ln117', d3.cpp:117) [311]  (0.715 ns)
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [314]  (0.677 ns)

 <State 25>: 5.425ns
The critical path consists of the following:
	'add' operation ('add_ln113_3', d3.cpp:113) [251]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [256]  (1.085 ns)
	'add' operation ('add_ln113_5', d3.cpp:113) [261]  (1.085 ns)
	'add' operation ('add_ln113_6', d3.cpp:113) [266]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [270]  (1.085 ns)

 <State 26>: 7.224ns
The critical path consists of the following:
	'load' operation ('add8122_loc_load') on local variable 'add8122_loc' [125]  (0.000 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [275]  (1.085 ns)
	'mul' operation ('mul_ln113', d3.cpp:113) [278]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [285]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [291]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [294]  (0.677 ns)

 <State 27>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [302]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [304]  (0.677 ns)

 <State 28>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln64', d3.cpp:64) of variable 'add18021_loc_load' on array 'arr', d3.cpp:13 [140]  (0.677 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [338]  (0.000 ns)
	bus request operation ('empty_47', d3.cpp:126) on port 'mem' (d3.cpp:126) [339]  (7.300 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [341]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [341]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [341]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [341]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [341]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
