var group___f_p_b___peripheral =
[
    [ "FPB - Register accessor macros", "group___f_p_b___register___accessor___macros.html", null ],
    [ "FPB Register Masks", "group___f_p_b___register___masks.html", null ],
    [ "FPB_MemMap", "struct_f_p_b___mem_map.html", [
      [ "CID0", "struct_f_p_b___mem_map.html#ad9aa53125967afe84ec6267d3b147be9", null ],
      [ "CID1", "struct_f_p_b___mem_map.html#a252a9bf3bd58aa080c9058f8acbc9dd0", null ],
      [ "CID2", "struct_f_p_b___mem_map.html#a682979a59af5457d6c388fb11274fd9a", null ],
      [ "CID3", "struct_f_p_b___mem_map.html#a75c3b9a038df70053d980c6ee3d2d821", null ],
      [ "COMP", "struct_f_p_b___mem_map.html#a09cb7f6616d521163b4cc6cf0dbd86b3", null ],
      [ "CTRL", "struct_f_p_b___mem_map.html#a121a2d8da37c6ebf48cb82cedc2c2be7", null ],
      [ "PID0", "struct_f_p_b___mem_map.html#aa60cb9ab44ceaaee9f7487d64144c1d8", null ],
      [ "PID1", "struct_f_p_b___mem_map.html#a4973e107a9b956437a6e62fb154c1295", null ],
      [ "PID2", "struct_f_p_b___mem_map.html#a1a53923b7f5f3565b3c23fcfacc76232", null ],
      [ "PID3", "struct_f_p_b___mem_map.html#a50469498a2399ab61bfa9c1826a1932a", null ],
      [ "PID4", "struct_f_p_b___mem_map.html#a4c24f21441de38f5d96099cf78723401", null ],
      [ "PID5", "struct_f_p_b___mem_map.html#a695321526b4704fe0e93fe59e4c88cce", null ],
      [ "PID6", "struct_f_p_b___mem_map.html#a0b39a99cbc5776452682f777ac30b44e", null ],
      [ "PID7", "struct_f_p_b___mem_map.html#afa51ab59e5a495de076915024e3e6adf", null ],
      [ "REMAP", "struct_f_p_b___mem_map.html#acdaa312f2de037db4f203b9cfd303772", null ],
      [ "RESERVED_0", "struct_f_p_b___mem_map.html#ab88cbaf3b62c02e8c8866109dbf3393c", null ]
    ] ],
    [ "FPB_BASE_PTR", "group___f_p_b___peripheral.html#ga95d994c97f967ce02339465def6bac95", null ],
    [ "FPB_BASE_PTRS", "group___f_p_b___peripheral.html#ga3073bbdd81158d27cf132d1df17fa83f", null ],
    [ "FPB_MemMapPtr", "group___f_p_b___peripheral.html#gaffb8b5a06bae98ff71e1337bfd371172", null ]
];