Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1275
design__inferred_latch__count,0
design__instance__count,13495
design__instance__area,199771
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.009542355313897133
power__switching__total,0.001729378243908286
power__leakage__total,0.000003924274096789304
power__total,0.011275658383965492
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.3146691329901782
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.7064833362735741
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12703938260939943
timing__setup__ws__corner:nom_fast_1p32V_m40C,2.4771128072112094
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.127039
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,5.978694
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.8192989851784112
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,1.319299040689564
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6504506006806333
timing__setup__ws__corner:nom_slow_1p08V_125C,0.7790897036914584
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.650451
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,0.779090
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.42637170001462166
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.9263716722590453
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3184933518178071
timing__setup__ws__corner:nom_typ_1p20V_25C,2.3385285481091294
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.318493
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,4.069794
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,0.8192989851784112
clock__skew__worst_setup,0.7064833362735741
timing__hold__ws,0.12703938260939943
timing__setup__ws,0.7790897036914584
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.127039
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.779090
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 415.0
design__core__bbox,2.88 3.78 496.8 408.24
design__io,45
design__die__area,207500
design__core__area,199771
design__instance__count__stdcell,8840
design__instance__area__stdcell,169701
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.849477
design__instance__utilization__stdcell,0.849477
design__rows,107
design__rows:CoreSite,107
design__sites,110103
design__sites:CoreSite,110103
design__instance__count__class:buffer,10
design__instance__area__class:buffer,72.576
design__instance__count__class:inverter,80
design__instance__area__class:inverter,515.29
design__instance__count__class:sequential_cell,1408
design__instance__area__class:sequential_cell,69486.1
design__instance__count__class:multi_input_combinational_cell,4583
design__instance__area__class:multi_input_combinational_cell,51550.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,2477
design__instance__area__class:timing_repair_buffer,42046.9
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,284552
design__violations,0
design__instance__count__class:clock_buffer,245
design__instance__area__class:clock_buffer,5762.53
design__instance__count__class:clock_inverter,37
design__instance__area__class:clock_inverter,266.717
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2017
global_route__vias,61321
global_route__wirelength,432961
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,8815
route__net__special,2
route__drc_errors__iter:0,2884
route__wirelength__iter:0,301567
route__drc_errors__iter:1,1021
route__wirelength__iter:1,299857
route__drc_errors__iter:2,837
route__wirelength__iter:2,299436
route__drc_errors__iter:3,24
route__wirelength__iter:3,299306
route__drc_errors__iter:4,20
route__wirelength__iter:4,299307
route__drc_errors__iter:5,0
route__wirelength__iter:5,299311
route__drc_errors,0
route__wirelength,299311
route__vias,53261
route__vias__singlecut,53261
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,1392.58
design__instance__count__class:fill_cell,4655
design__instance__area__class:fill_cell,30070.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,45
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,45
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,45
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,45
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19888
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19956
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00112025
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000848509
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000424701
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000848509
design_powergrid__voltage__worst,0.000848509
design_powergrid__voltage__worst__net:VPWR,1.19888
design_powergrid__drop__worst,0.00112025
design_powergrid__drop__worst__net:VPWR,0.00112025
design_powergrid__voltage__worst__net:VGND,0.000848509
design_powergrid__drop__worst__net:VGND,0.000848509
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0004360000000000000268569888550729274356854148209095001220703125
ir__drop__worst,0.0011199999999999999018840401987517907400615513324737548828125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
