// Seed: 319706763
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input wor id_2
);
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    output wire id_5,
    output wand id_6,
    input tri id_7
);
  module_0(
      id_7, id_5, id_4
  ); id_9(
      .id_0(1), .id_1(1)
  );
  assign id_6 = 1'b0;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
