
*** Running vivado
    with args -log design_1_fetch_unit_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fetch_unit_0_2.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Oct  7 11:40:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_fetch_unit_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_fetch_unit_0_2 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2750806
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2235.062 ; gain = 438.742 ; free physical = 9037 ; free virtual = 34541
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_fetch_unit_0_2' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ip/design_1_fetch_unit_0_2/synth/design_1_fetch_unit_0_2.vhd:111]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_M_AXI_BURST_LEN bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fetch_unit' declared at '/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/fetch_unit.vhd:5' bound to instance 'U0' of component 'fetch_unit' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ip/design_1_fetch_unit_0_2/synth/design_1_fetch_unit_0_2.vhd:243]
INFO: [Synth 8-638] synthesizing module 'fetch_unit' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/fetch_unit.vhd:80]
INFO: [Synth 8-226] default block is never used [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/fetch_unit.vhd:105]
INFO: [Synth 8-638] synthesizing module 'generic_register' [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/imports/new/generic_register.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'generic_register' (0#1) [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/imports/new/generic_register.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'fetch_unit' (0#1) [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/fetch_unit.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'design_1_fetch_unit_0_2' (0#1) [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/ip/design_1_fetch_unit_0_2/synth/design_1_fetch_unit_0_2.vhd:111]
WARNING: [Synth 8-7129] Port M_AXI_AWREADY in module fetch_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WREADY in module fetch_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module fetch_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[1] in module fetch_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module fetch_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module fetch_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BVALID in module fetch_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module fetch_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module fetch_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module fetch_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RLAST in module fetch_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module fetch_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2311.031 ; gain = 514.711 ; free physical = 8984 ; free virtual = 34488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2325.875 ; gain = 529.555 ; free physical = 8982 ; free virtual = 34487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2325.875 ; gain = 529.555 ; free physical = 8982 ; free virtual = 34487
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2325.875 ; gain = 0.000 ; free physical = 8982 ; free virtual = 34486
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.613 ; gain = 0.000 ; free physical = 8973 ; free virtual = 34477
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2448.648 ; gain = 0.000 ; free physical = 8975 ; free virtual = 34479
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2448.648 ; gain = 652.328 ; free physical = 8966 ; free virtual = 34469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2456.617 ; gain = 660.297 ; free physical = 8966 ; free virtual = 34469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2456.617 ; gain = 660.297 ; free physical = 8966 ; free virtual = 34469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2456.617 ; gain = 660.297 ; free physical = 9021 ; free virtual = 34525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port Error driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWID[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWADDR[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWLEN[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWLEN[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWLEN[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWLEN[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWLEN[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWLEN[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWLEN[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWLEN[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWSIZE[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWSIZE[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWSIZE[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWBURST[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWBURST[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWLOCK driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWCACHE[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWCACHE[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWCACHE[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWCACHE[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWPROT[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWPROT[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWPROT[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWQOS[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWQOS[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWQOS[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWQOS[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWUSER[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_AWVALID driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WDATA[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WSTRB[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WSTRB[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WSTRB[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WSTRB[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WLAST driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WUSER[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_fetch_unit_0_2 has port M_AXI_WVALID driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port M_AXI_AWREADY in module design_1_fetch_unit_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WREADY in module design_1_fetch_unit_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module design_1_fetch_unit_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[1] in module design_1_fetch_unit_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module design_1_fetch_unit_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module design_1_fetch_unit_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BVALID in module design_1_fetch_unit_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module design_1_fetch_unit_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module design_1_fetch_unit_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module design_1_fetch_unit_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RLAST in module design_1_fetch_unit_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module design_1_fetch_unit_0_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2456.617 ; gain = 660.297 ; free physical = 9021 ; free virtual = 34525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2492.617 ; gain = 696.297 ; free physical = 8975 ; free virtual = 34479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2492.617 ; gain = 696.297 ; free physical = 8975 ; free virtual = 34479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2501.633 ; gain = 705.312 ; free physical = 8975 ; free virtual = 34479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.445 ; gain = 881.125 ; free physical = 8835 ; free virtual = 34340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.445 ; gain = 881.125 ; free physical = 8835 ; free virtual = 34340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.445 ; gain = 881.125 ; free physical = 8835 ; free virtual = 34340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.445 ; gain = 881.125 ; free physical = 8835 ; free virtual = 34340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.445 ; gain = 881.125 ; free physical = 8835 ; free virtual = 34340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.445 ; gain = 881.125 ; free physical = 8835 ; free virtual = 34340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT4 |     1|
|4     |LUT6 |     1|
|5     |FDRE |    34|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.445 ; gain = 881.125 ; free physical = 8835 ; free virtual = 34340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2677.445 ; gain = 758.352 ; free physical = 8835 ; free virtual = 34340
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.453 ; gain = 881.125 ; free physical = 8835 ; free virtual = 34340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2677.453 ; gain = 0.000 ; free physical = 8835 ; free virtual = 34339
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.473 ; gain = 0.000 ; free physical = 8993 ; free virtual = 34497
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f276b1bd
INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2733.508 ; gain = 1092.273 ; free physical = 8993 ; free virtual = 34497
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1712.754; main = 1712.754; forked = 229.698
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3428.543; main = 2733.477; forked = 963.922
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.484 ; gain = 0.000 ; free physical = 8993 ; free virtual = 34497
INFO: [Common 17-1381] The checkpoint '/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.runs/design_1_fetch_unit_0_2_synth_1/design_1_fetch_unit_0_2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_fetch_unit_0_2_utilization_synth.rpt -pb design_1_fetch_unit_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  7 11:41:08 2025...
