Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jan 10 14:32:29 2021
| Host         : LAPTOP-KSVOJTV9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.155        0.000                      0                20785        0.069        0.000                      0                20741        0.182        0.000                       0                 11530  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
adc_clk_in                                            {0.000 2.000}        4.000           250.000         
clk_fpga_0                                            {0.000 5.000}        10.000          100.000         
clk_fpga_1                                            {0.000 2.500}        5.000           200.000         
dac_clk_in                                            {0.000 1.000}        2.000           500.000         
  mmcm_clk_0_s                                        {0.000 1.000}        2.000           500.000         
  mmcm_clk_1_s                                        {0.000 4.000}        8.000           125.000         
  mmcm_fb_clk_s                                       {0.000 6.000}        12.000          83.333          
i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_system_clk_wiz_0_0                         {0.000 16.667}       33.333          30.000          
  clkfbout_system_clk_wiz_0_0                         {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_in                                                  1.452        0.000                      0                 2442        0.079        0.000                      0                 2438        1.358        0.000                       0                  1443  
clk_fpga_0                                                  3.059        0.000                      0                 6295        0.069        0.000                      0                 6295        2.500        0.000                       0                  3452  
clk_fpga_1                                                  4.346        0.000                      0                    2        0.225        0.000                      0                    2        0.264        0.000                       0                     6  
dac_clk_in                                                                                                                                                                                              0.182        0.000                       0                     1  
  mmcm_clk_0_s                                                                                                                                                                                          0.591        0.000                       0                    20  
  mmcm_clk_1_s                                              2.030        0.000                      0                 9219        0.080        0.000                      0                 9219        3.358        0.000                       0                  6599  
  mmcm_fb_clk_s                                                                                                                                                                                        10.591        0.000                       0                     3  
i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                          31.925        0.000                       0                     3  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                           3.929        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk_in          0.155        0.000                      0                    6        0.221        0.000                      0                    6  
mmcm_clk_1_s  adc_clk_in          7.229        0.000                      0                   20                                                                        
clk_fpga_0    clk_fpga_1          3.484        0.000                      0                    1        0.158        0.000                      0                    1  
adc_clk_in    mmcm_clk_1_s        3.233        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk_in         adc_clk_in               1.567        0.000                      0                  211        0.313        0.000                      0                  211  
**async_default**  clk_fpga_0         adc_clk_in               0.363        0.000                      0                    8        0.219        0.000                      0                    8  
**async_default**  clk_fpga_0         clk_fpga_0               3.457        0.000                      0                 2265        0.720        0.000                      0                 2265  
**async_default**  mmcm_clk_1_s       mmcm_clk_1_s             3.802        0.000                      0                  298        0.374        0.000                      0                  298  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        1.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 1.581ns (70.227%)  route 0.670ns (29.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 7.597 - 4.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.368     3.944    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      1.581     5.525 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[32]
                         net (fo=16, routed)          0.670     6.196    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[32]
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.226     7.597    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.347     7.944    
                         clock uncertainty           -0.035     7.909    
    DSP48_X0Y61          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.261     7.648    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 1.581ns (70.362%)  route 0.666ns (29.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 7.597 - 4.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.368     3.944    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      1.581     5.525 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[32]
                         net (fo=16, routed)          0.666     6.191    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[32]
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.226     7.597    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.347     7.944    
                         clock uncertainty           -0.035     7.909    
    DSP48_X0Y61          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.261     7.648    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 1.581ns (70.547%)  route 0.660ns (29.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.615ns = ( 7.615 - 4.000 ) 
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.379     3.955    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      1.581     5.536 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[18]
                         net (fo=2, routed)           0.660     6.196    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[18]
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.244     7.615    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.340     7.955    
                         clock uncertainty           -0.035     7.920    
    DSP48_X0Y56          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.261     7.659    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.659    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 1.581ns (71.687%)  route 0.624ns (28.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 7.597 - 4.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.368     3.944    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      1.581     5.525 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[32]
                         net (fo=16, routed)          0.624     6.150    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[32]
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.226     7.597    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.347     7.944    
                         clock uncertainty           -0.035     7.909    
    DSP48_X0Y61          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.261     7.648    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.581ns (72.392%)  route 0.603ns (27.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 7.597 - 4.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.368     3.944    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      1.581     5.525 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[18]
                         net (fo=2, routed)           0.603     6.128    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[18]
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.226     7.597    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.347     7.944    
                         clock uncertainty           -0.035     7.909    
    DSP48_X0Y61          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.261     7.648    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 1.581ns (72.918%)  route 0.587ns (27.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 7.597 - 4.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.368     3.944    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      1.581     5.525 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[32]
                         net (fo=16, routed)          0.587     6.113    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[32]
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.226     7.597    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.347     7.944    
                         clock uncertainty           -0.035     7.909    
    DSP48_X0Y61          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.261     7.648    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 1.581ns (72.918%)  route 0.587ns (27.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 7.597 - 4.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.368     3.944    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      1.581     5.525 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[32]
                         net (fo=16, routed)          0.587     6.113    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[32]
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.226     7.597    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.347     7.944    
                         clock uncertainty           -0.035     7.909    
    DSP48_X0Y61          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.261     7.648    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 1.581ns (72.918%)  route 0.587ns (27.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 7.597 - 4.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.368     3.944    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      1.581     5.525 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[32]
                         net (fo=16, routed)          0.587     6.113    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[32]
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.226     7.597    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.347     7.944    
                         clock uncertainty           -0.035     7.909    
    DSP48_X0Y61          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.261     7.648    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 1.581ns (73.682%)  route 0.565ns (26.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 7.597 - 4.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.368     3.944    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      1.581     5.525 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[32]
                         net (fo=16, routed)          0.565     6.090    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[32]
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.226     7.597    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.347     7.944    
                         clock uncertainty           -0.035     7.909    
    DSP48_X0Y61          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.261     7.648    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 1.581ns (73.682%)  route 0.565ns (26.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 7.597 - 4.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.368     3.944    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      1.581     5.525 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[32]
                         net (fo=16, routed)          0.565     6.090    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[32]
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.226     7.597    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.347     7.944    
                         clock uncertainty           -0.035     7.909    
    DSP48_X0Y61          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.261     7.648    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  1.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.350%)  route 0.131ns (52.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.606     1.809    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    SLICE_X10Y143        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y143        FDRE (Prop_fdre_C_Q)         0.118     1.927 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[13]/Q
                         net (fo=1, routed)           0.131     2.058    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d[13]
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.863     2.216    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism             -0.338     1.879    
    DSP48_X0Y56          DSP48E1 (Hold_dsp48e1_CLK_C[13])
                                                      0.100     1.979    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_d_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.118ns (47.161%)  route 0.132ns (52.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.588     1.791    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    SLICE_X10Y153        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_d_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.118     1.909 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_d_reg[32]/Q
                         net (fo=1, routed)           0.132     2.041    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_d[32]
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.851     2.204    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism             -0.343     1.862    
    DSP48_X0Y61          DSP48E1 (Hold_dsp48e1_CLK_C[32])
                                                      0.100     1.962    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_d_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.041%)  route 0.133ns (52.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.588     1.791    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    SLICE_X10Y153        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_d_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.118     1.909 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_d_reg[12]/Q
                         net (fo=1, routed)           0.133     2.042    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_d[12]
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.851     2.204    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y61          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism             -0.343     1.862    
    DSP48_X0Y61          DSP48E1 (Hold_dsp48e1_CLK_C[12])
                                                      0.100     1.962    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.118ns (47.161%)  route 0.132ns (52.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.606     1.809    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    SLICE_X10Y144        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.118     1.927 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[18]/Q
                         net (fo=1, routed)           0.132     2.059    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d[18]
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.863     2.216    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism             -0.338     1.879    
    DSP48_X0Y56          DSP48E1 (Hold_dsp48e1_CLK_C[18])
                                                      0.100     1.979    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.041%)  route 0.133ns (52.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.606     1.809    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    SLICE_X10Y144        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.118     1.927 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[16]/Q
                         net (fo=1, routed)           0.133     2.060    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d[16]
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.863     2.216    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism             -0.338     1.879    
    DSP48_X0Y56          DSP48E1 (Hold_dsp48e1_CLK_C[16])
                                                      0.100     1.979    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.091ns (41.094%)  route 0.130ns (58.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.604     1.807    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    SLICE_X11Y139        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.091     1.898 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[43]/Q
                         net (fo=1, routed)           0.130     2.029    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d[43]
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.863     2.216    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism             -0.338     1.879    
    DSP48_X0Y56          DSP48E1 (Hold_dsp48e1_CLK_C[43])
                                                      0.064     1.943    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.107ns (23.874%)  route 0.341ns (76.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.605     1.808    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y148        FDRE (Prop_fdre_C_Q)         0.107     1.915 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]/Q
                         net (fo=6, routed)           0.341     2.256    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/Q[3]
    RAMB36_X1Y30         RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.822     2.175    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/dout_clk
    RAMB36_X1Y30         RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg_1/CLKARDCLK
                         clock pessimism             -0.151     2.025    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.145     2.170    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg_1
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[25]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.091ns (41.079%)  route 0.131ns (58.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.605     1.808    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    SLICE_X11Y141        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDRE (Prop_fdre_C_Q)         0.091     1.899 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[25]/Q
                         net (fo=1, routed)           0.131     2.030    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d[25]
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[25]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.863     2.216    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism             -0.338     1.879    
    DSP48_X0Y56          DSP48E1 (Hold_dsp48e1_CLK_C[25])
                                                      0.062     1.941    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[24]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.091ns (40.606%)  route 0.133ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.605     1.808    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    SLICE_X11Y140        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDRE (Prop_fdre_C_Q)         0.091     1.899 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[24]/Q
                         net (fo=1, routed)           0.133     2.032    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d[24]
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[24]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.863     2.216    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y56          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism             -0.338     1.879    
    DSP48_X0Y56          DSP48E1 (Hold_dsp48e1_CLK_C[24])
                                                      0.064     1.943    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_2_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.439%)  route 0.130ns (56.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.606     1.809    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/clk
    SLICE_X11Y145        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_2_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.100     1.909 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_2_r_reg[1]/Q
                         net (fo=1, routed)           0.130     2.039    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/Q[1]
    DSP48_X0Y58          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.864     2.217    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/clk
    DSP48_X0Y58          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
                         clock pessimism             -0.338     1.880    
    DSP48_X0Y58          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.070     1.950    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { adc_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X1Y28   i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X1Y27   i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X1Y32   i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X1Y31   i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X1Y29   i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X1Y29   i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X1Y30   i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X1Y30   i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg_1/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X0Y57    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X0Y58    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[8]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[9]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X18Y141  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X18Y141  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X16Y147  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X16Y147  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X14Y149  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[13]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 1.127ns (17.808%)  route 5.202ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 12.487 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=2, routed)           5.202     9.387    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_wdata[26]
    SLICE_X11Y165        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.163    12.487    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X11Y165        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[26]/C
                         clock pessimism              0.121    12.608    
                         clock uncertainty           -0.154    12.454    
    SLICE_X11Y165        FDCE (Setup_fdce_C_D)       -0.008    12.446    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 1.127ns (18.880%)  route 4.842ns (81.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 12.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[13])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[13]
                         net (fo=2, routed)           4.842     9.027    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_wdata[13]
    SLICE_X12Y163        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.165    12.489    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X12Y163        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[13]/C
                         clock pessimism              0.121    12.610    
                         clock uncertainty           -0.154    12.456    
    SLICE_X12Y163        FDCE (Setup_fdce_C_D)        0.026    12.482    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 1.127ns (19.224%)  route 4.735ns (80.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 12.476 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=18, routed)          4.735     8.920    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/s_axi_wdata[2]
    SLICE_X24Y170        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.152    12.476    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/s_axi_aclk
    SLICE_X24Y170        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[2]/C
                         clock pessimism              0.121    12.597    
                         clock uncertainty           -0.154    12.443    
    SLICE_X24Y170        FDCE (Setup_fdce_C_D)       -0.031    12.412    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.127ns (19.656%)  route 4.607ns (80.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 12.479 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=2, routed)           4.607     8.792    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/s_axi_wdata[26]
    SLICE_X27Y166        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.155    12.479    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/s_axi_aclk
    SLICE_X27Y166        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[26]/C
                         clock pessimism              0.121    12.600    
                         clock uncertainty           -0.154    12.446    
    SLICE_X27Y166        FDCE (Setup_fdce_C_D)       -0.022    12.424    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.127ns (19.732%)  route 4.584ns (80.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 12.476 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=18, routed)          4.584     8.770    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/s_axi_wdata[1]
    SLICE_X24Y170        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.152    12.476    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/s_axi_aclk
    SLICE_X24Y170        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[1]/C
                         clock pessimism              0.121    12.597    
                         clock uncertainty           -0.154    12.443    
    SLICE_X24Y170        FDCE (Setup_fdce_C_D)       -0.022    12.421    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.421    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 1.127ns (19.661%)  route 4.605ns (80.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.491ns = ( 12.491 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=2, routed)           4.605     8.790    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_wdata[18]
    SLICE_X15Y158        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.167    12.491    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X15Y158        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[18]/C
                         clock pessimism              0.121    12.612    
                         clock uncertainty           -0.154    12.458    
    SLICE_X15Y158        FDCE (Setup_fdce_C_D)       -0.008    12.450    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 1.127ns (19.622%)  route 4.616ns (80.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 12.481 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=18, routed)          4.616     8.802    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_wdata[2]
    SLICE_X10Y171        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.157    12.481    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X10Y171        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[2]/C
                         clock pessimism              0.121    12.602    
                         clock uncertainty           -0.154    12.448    
    SLICE_X10Y171        FDCE (Setup_fdce_C_D)        0.026    12.474    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 1.127ns (20.089%)  route 4.483ns (79.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 12.488 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=2, routed)           4.483     8.668    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_wdata[22]
    SLICE_X13Y164        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.164    12.488    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X13Y164        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[22]/C
                         clock pessimism              0.121    12.609    
                         clock uncertainty           -0.154    12.455    
    SLICE_X13Y164        FDCE (Setup_fdce_C_D)       -0.005    12.450    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 1.127ns (20.129%)  route 4.472ns (79.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 12.487 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=15, routed)          4.472     8.657    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_wdata[7]
    SLICE_X11Y165        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.163    12.487    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X11Y165        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[7]/C
                         clock pessimism              0.121    12.608    
                         clock uncertainty           -0.154    12.454    
    SLICE_X11Y165        FDCE (Setup_fdce_C_D)       -0.010    12.444    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.320ns (5.648%)  route 5.346ns (94.352%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 12.606 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.598     3.030    i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X27Y257        FDRE                                         r  i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y257        FDRE (Prop_fdre_C_Q)         0.223     3.253 f  i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=41, routed)          2.977     6.230    i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[1]
    SLICE_X23Y156        LUT4 (Prop_lut4_I1_O)        0.043     6.273 r  i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1/O
                         net (fo=2, routed)           1.524     7.797    i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1_n_0
    SLICE_X24Y193        LUT3 (Prop_lut3_I0_O)        0.054     7.851 r  i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=1, routed)           0.845     8.696    i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X24Y220        FDRE                                         r  i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.282    12.606    i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X24Y220        FDRE                                         r  i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                         clock pessimism              0.151    12.757    
                         clock uncertainty           -0.154    12.603    
    SLICE_X24Y220        FDRE (Setup_fdre_C_D)       -0.113    12.490    i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  3.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/up_rdata_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.125%)  route 0.191ns (59.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.606     1.357    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X9Y146         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDCE (Prop_fdce_C_Q)         0.100     1.457 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[20]/Q
                         net (fo=1, routed)           0.191     1.648    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_rdata_reg[31]_0[20]
    SLICE_X9Y152         LUT4 (Prop_lut4_I1_O)        0.028     1.676 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     1.676    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl_n_105
    SLICE_X9Y152         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/up_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.795     1.594    i_system_wrapper/system_i/axi_ad9643_0/inst/s_axi_aclk
    SLICE_X9Y152         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/up_rdata_reg[20]/C
                         clock pessimism             -0.048     1.546    
    SLICE_X9Y152         FDCE (Hold_fdce_C_D)         0.061     1.607    i_system_wrapper/system_i/axi_ad9643_0/inst/up_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.732     1.483    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y299        FDRE                                         r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y299        FDRE (Prop_fdre_C_Q)         0.091     1.574 r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.053     1.627    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X30Y299        SRL16E                                       r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.979     1.778    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y299        SRL16E                                       r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.284     1.494    
    SLICE_X30Y299        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.556    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.542%)  route 0.141ns (54.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.729     1.480    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y289        FDRE                                         r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y289        FDRE (Prop_fdre_C_Q)         0.118     1.598 r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.141     1.739    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y289        SRLC32E                                      r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.974     1.773    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y289        SRLC32E                                      r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.261     1.512    
    SLICE_X26Y289        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.666    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/up_rdata_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.041%)  route 0.200ns (60.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.599     1.350    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X29Y144        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/up_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y144        FDCE (Prop_fdce_C_Q)         0.100     1.450 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/up_rdata_reg[31]/Q
                         net (fo=1, routed)           0.200     1.650    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_0_s[31]
    SLICE_X27Y151        LUT3 (Prop_lut3_I1_O)        0.028     1.678 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000     1.678    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata[31]_i_1_n_0
    SLICE_X27Y151        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.790     1.589    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/s_axi_aclk
    SLICE_X27Y151        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[31]/C
                         clock pessimism             -0.048     1.541    
    SLICE_X27Y151        FDCE (Hold_fdce_C_D)         0.060     1.601    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.250%)  route 0.103ns (50.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.729     1.480    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y289        FDRE                                         r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y289        FDRE (Prop_fdre_C_Q)         0.100     1.580 r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.103     1.683    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X26Y289        SRLC32E                                      r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.974     1.773    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y289        SRLC32E                                      r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.261     1.512    
    SLICE_X26Y289        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.606    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.732     1.483    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y299        FDRE                                         r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y299        FDRE (Prop_fdre_C_Q)         0.091     1.574 r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.054     1.628    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X30Y299        SRL16E                                       r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.979     1.778    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y299        SRL16E                                       r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.284     1.494    
    SLICE_X30Y299        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.550    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/up_rdata_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.810%)  route 0.202ns (61.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.599     1.350    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X28Y145        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/up_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y145        FDCE (Prop_fdce_C_Q)         0.100     1.450 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/up_rdata_reg[29]/Q
                         net (fo=1, routed)           0.202     1.652    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_0_s[29]
    SLICE_X28Y151        LUT3 (Prop_lut3_I1_O)        0.028     1.680 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.680    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata[29]_i_1_n_0
    SLICE_X28Y151        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.789     1.588    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/s_axi_aclk
    SLICE_X28Y151        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[29]/C
                         clock pessimism             -0.048     1.540    
    SLICE_X28Y151        FDCE (Hold_fdce_C_D)         0.060     1.600    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/up_adc_pnseq_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/up_adc_pnseq_sel_m_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.173ns (45.784%)  route 0.205ns (54.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.620     1.371    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/s_axi_aclk
    SLICE_X2Y150         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/up_adc_pnseq_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDCE (Prop_fdce_C_Q)         0.107     1.478 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/up_adc_pnseq_sel_reg[1]/Q
                         net (fo=2, routed)           0.205     1.683    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/p_3_in[5]
    SLICE_X3Y149         LUT3 (Prop_lut3_I0_O)        0.066     1.749 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/up_adc_pnseq_sel_m[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.749    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/up_adc_pnseq_sel_m[1]_i_1__0_n_0
    SLICE_X3Y149         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/up_adc_pnseq_sel_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.841     1.640    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/s_axi_aclk
    SLICE_X3Y149         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/up_adc_pnseq_sel_m_reg[1]/C
                         clock pessimism             -0.048     1.592    
    SLICE_X3Y149         FDCE (Hold_fdce_C_D)         0.075     1.667    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/up_adc_pnseq_sel_m_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/up_rdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.276%)  route 0.206ns (61.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.599     1.350    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X29Y144        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/up_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y144        FDCE (Prop_fdce_C_Q)         0.100     1.450 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/up_rdata_reg[4]/Q
                         net (fo=1, routed)           0.206     1.656    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_0_s[4]
    SLICE_X27Y150        LUT3 (Prop_lut3_I1_O)        0.028     1.684 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.684    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata[4]_i_1_n_0
    SLICE_X27Y150        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.790     1.589    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/s_axi_aclk
    SLICE_X27Y150        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[4]/C
                         clock pessimism             -0.048     1.541    
    SLICE_X27Y150        FDCE (Hold_fdce_C_D)         0.060     1.601    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.589     1.340    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X15Y198        FDRE                                         r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y198        FDRE (Prop_fdre_C_Q)         0.100     1.440 r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/Q
                         net (fo=1, routed)           0.096     1.536    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[1]
    SLICE_X14Y197        SRL16E                                       r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.795     1.594    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X14Y197        SRL16E                                       r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
                         clock pessimism             -0.240     1.354    
    SLICE_X14Y197        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.448    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y172    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[0].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y84     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[10].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y82     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[11].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y58     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[12].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y72     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[13].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y70     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[1].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y88     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[2].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y80     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[3].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y68     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[4].i_adc_data/i_rx_data_idelay/C
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y256    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y267    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y257    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y257    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y263    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y267    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y263    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y263    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y260    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y262    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y262    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y262    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y262    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y260    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y262    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y262    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.259ns (46.149%)  route 0.302ns (53.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 7.558 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.367     2.799    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.259     3.058 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/Q
                         net (fo=1, routed)           0.302     3.360    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.234     7.558    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
                         clock pessimism              0.241     7.799    
                         clock uncertainty           -0.083     7.716    
    SLICE_X2Y129         FDRE (Setup_fdre_C_D)       -0.010     7.706    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.259ns (46.231%)  route 0.301ns (53.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 7.558 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.367     2.799    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.259     3.058 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/Q
                         net (fo=1, routed)           0.301     3.359    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.234     7.558    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism              0.241     7.799    
                         clock uncertainty           -0.083     7.716    
    SLICE_X2Y129         FDRE (Setup_fdre_C_D)        0.000     7.716    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  4.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.490%)  route 0.147ns (55.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.628     1.379    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.118     1.497 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/Q
                         net (fo=1, routed)           0.147     1.644    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.829     1.628    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.249     1.379    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.040     1.419    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.323%)  route 0.148ns (55.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.628     1.379    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.118     1.497 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/Q
                         net (fo=1, routed)           0.148     1.645    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.829     1.628    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
                         clock pessimism             -0.249     1.379    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.032     1.411    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_or/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_or/i_delay_ctrl_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18   i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_or/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_or/i_delay_ctrl_REPLICATED_0/REFCLK
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X2Y129     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_in
  To Clock:  dac_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_in
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { dac_clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         2.000       0.929      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2.000       98.000     MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.818         1.000       0.182      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            0.818         1.000       0.182      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            0.818         1.000       0.182      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.818         1.000       0.182      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.000       0.591      BUFGCTRL_X0Y1    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_0_bufg/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         2.000       0.929      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT0
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y162    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_clk/g_data[0].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y194    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[0].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y160    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[10].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y152    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[11].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y154    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[12].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y166    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[13].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y56     i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[14].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y66     i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[15].i_serdes/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        2.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[14].i_serdes/RST
                            (rising edge-triggered cell OSERDESE2 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.204ns (3.676%)  route 5.345ns (96.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 6.440 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.443ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.311    -2.443    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.204    -2.239 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         5.345     3.106    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/rst
    OLOGIC_X0Y56         OSERDESE2                                    r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[14].i_serdes/RST
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.474     6.440    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/div_clk
    OLOGIC_X0Y56         OSERDESE2                                    r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[14].i_serdes/CLKDIV
                         clock pessimism             -0.707     5.733    
                         clock uncertainty           -0.064     5.669    
    OLOGIC_X0Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.533     5.136    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[14].i_serdes
  -------------------------------------------------------------------
                         required time                          5.136    
                         arrival time                          -3.106    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[15].i_serdes/RST
                            (rising edge-triggered cell OSERDESE2 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 0.204ns (3.955%)  route 4.954ns (96.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 6.438 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.443ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.311    -2.443    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.204    -2.239 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         4.954     2.715    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/rst
    OLOGIC_X0Y66         OSERDESE2                                    r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[15].i_serdes/RST
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.472     6.438    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/div_clk
    OLOGIC_X0Y66         OSERDESE2                                    r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[15].i_serdes/CLKDIV
                         clock pessimism             -0.707     5.731    
                         clock uncertainty           -0.064     5.667    
    OLOGIC_X0Y66         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.533     5.134    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[15].i_serdes
  -------------------------------------------------------------------
                         required time                          5.134    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 0.795ns (14.661%)  route 4.627ns (85.339%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 6.141 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.258    -2.496    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X43Y145        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -2.273 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         4.627     2.354    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X18Y126        LUT4 (Prop_lut4_I2_O)        0.043     2.397 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0[0]_i_8/O
                         net (fo=1, routed)           0.000     2.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0[0]_i_8_n_0
    SLICE_X18Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.653 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.653    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[0]_i_1_n_0
    SLICE_X18Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.707 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[4]_i_1_n_0
    SLICE_X18Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.761 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.761    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[8]_i_1_n_0
    SLICE_X18Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.926 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.926    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel_n_179
    SLICE_X18Y129        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.175     6.141    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/d_xfer_toggle_reg
    SLICE_X18Y129        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[13]/C
                         clock pessimism             -0.634     5.507    
                         clock uncertainty           -0.064     5.443    
    SLICE_X18Y129        FDRE (Setup_fdre_C_D)        0.076     5.519    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[13]
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -2.926    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.781ns (14.440%)  route 4.627ns (85.560%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 6.141 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.258    -2.496    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X43Y145        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -2.273 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         4.627     2.354    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X18Y126        LUT4 (Prop_lut4_I2_O)        0.043     2.397 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0[0]_i_8/O
                         net (fo=1, routed)           0.000     2.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0[0]_i_8_n_0
    SLICE_X18Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.653 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.653    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[0]_i_1_n_0
    SLICE_X18Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.707 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[4]_i_1_n_0
    SLICE_X18Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.761 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.761    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[8]_i_1_n_0
    SLICE_X18Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     2.912 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.912    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel_n_177
    SLICE_X18Y129        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.175     6.141    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/d_xfer_toggle_reg
    SLICE_X18Y129        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[15]/C
                         clock pessimism             -0.634     5.507    
                         clock uncertainty           -0.064     5.443    
    SLICE_X18Y129        FDRE (Setup_fdre_C_D)        0.076     5.519    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[15]
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 0.741ns (13.803%)  route 4.627ns (86.197%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 6.139 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.258    -2.496    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X43Y145        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -2.273 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         4.627     2.354    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X18Y126        LUT4 (Prop_lut4_I2_O)        0.043     2.397 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0[0]_i_8/O
                         net (fo=1, routed)           0.000     2.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0[0]_i_8_n_0
    SLICE_X18Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.653 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.653    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[0]_i_1_n_0
    SLICE_X18Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.707 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[4]_i_1_n_0
    SLICE_X18Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.872 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.872    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel_n_175
    SLICE_X18Y128        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.173     6.139    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/d_xfer_toggle_reg
    SLICE_X18Y128        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[9]/C
                         clock pessimism             -0.634     5.505    
                         clock uncertainty           -0.064     5.441    
    SLICE_X18Y128        FDRE (Setup_fdre_C_D)        0.076     5.517    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[9]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 0.742ns (13.819%)  route 4.627ns (86.181%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 6.141 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.258    -2.496    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X43Y145        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -2.273 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         4.627     2.354    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X18Y126        LUT4 (Prop_lut4_I2_O)        0.043     2.397 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0[0]_i_8/O
                         net (fo=1, routed)           0.000     2.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0[0]_i_8_n_0
    SLICE_X18Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.653 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.653    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[0]_i_1_n_0
    SLICE_X18Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.707 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[4]_i_1_n_0
    SLICE_X18Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.761 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.761    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[8]_i_1_n_0
    SLICE_X18Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     2.873 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.873    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel_n_178
    SLICE_X18Y129        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.175     6.141    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/d_xfer_toggle_reg
    SLICE_X18Y129        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[14]/C
                         clock pessimism             -0.634     5.507    
                         clock uncertainty           -0.064     5.443    
    SLICE_X18Y129        FDRE (Setup_fdre_C_D)        0.076     5.519    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[14]
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.738ns (13.755%)  route 4.627ns (86.245%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 6.141 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.258    -2.496    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X43Y145        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -2.273 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         4.627     2.354    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X18Y126        LUT4 (Prop_lut4_I2_O)        0.043     2.397 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0[0]_i_8/O
                         net (fo=1, routed)           0.000     2.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0[0]_i_8_n_0
    SLICE_X18Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.653 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.653    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[0]_i_1_n_0
    SLICE_X18Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.707 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[4]_i_1_n_0
    SLICE_X18Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.761 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.761    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[8]_i_1_n_0
    SLICE_X18Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.869 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.869    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel_n_180
    SLICE_X18Y129        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.175     6.141    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/d_xfer_toggle_reg
    SLICE_X18Y129        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[12]/C
                         clock pessimism             -0.634     5.507    
                         clock uncertainty           -0.064     5.443    
    SLICE_X18Y129        FDRE (Setup_fdre_C_D)        0.076     5.519    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[12]
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.727ns (13.577%)  route 4.627ns (86.423%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 6.139 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.258    -2.496    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X43Y145        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -2.273 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         4.627     2.354    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X18Y126        LUT4 (Prop_lut4_I2_O)        0.043     2.397 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0[0]_i_8/O
                         net (fo=1, routed)           0.000     2.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0[0]_i_8_n_0
    SLICE_X18Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.653 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.653    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[0]_i_1_n_0
    SLICE_X18Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.707 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[4]_i_1_n_0
    SLICE_X18Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     2.858 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_1_0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.858    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel_n_173
    SLICE_X18Y128        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.173     6.139    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/d_xfer_toggle_reg
    SLICE_X18Y128        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[11]/C
                         clock pessimism             -0.634     5.505    
                         clock uncertainty           -0.064     5.441    
    SLICE_X18Y128        FDRE (Setup_fdre_C_D)        0.076     5.517    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_1_0_reg[11]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.858    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 0.731ns (13.726%)  route 4.595ns (86.274%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 6.141 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.258    -2.496    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X43Y145        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -2.273 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         4.595     2.322    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X15Y125        LUT5 (Prop_lut5_I3_O)        0.043     2.365 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0[0]_i_6/O
                         net (fo=1, routed)           0.000     2.365    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0[0]_i_6_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.558 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.558    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[0]_i_1_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.611 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.611    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[4]_i_1_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.664 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.664    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[8]_i_1_n_0
    SLICE_X15Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.830 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.830    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel_n_243
    SLICE_X15Y128        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.175     6.141    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/d_xfer_toggle_reg
    SLICE_X15Y128        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[13]/C
                         clock pessimism             -0.634     5.507    
                         clock uncertainty           -0.064     5.443    
    SLICE_X15Y128        FDRE (Setup_fdre_C_D)        0.049     5.492    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[13]
  -------------------------------------------------------------------
                         required time                          5.492    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 0.714ns (13.450%)  route 4.595ns (86.550%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 6.141 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.634ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.258    -2.496    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X43Y145        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -2.273 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         4.595     2.322    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X15Y125        LUT5 (Prop_lut5_I3_O)        0.043     2.365 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0[0]_i_6/O
                         net (fo=1, routed)           0.000     2.365    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0[0]_i_6_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.558 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.558    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[0]_i_1_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.611 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.611    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[4]_i_1_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.664 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.664    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[8]_i_1_n_0
    SLICE_X15Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     2.813 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.813    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel_n_241
    SLICE_X15Y128        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.175     6.141    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/d_xfer_toggle_reg
    SLICE_X15Y128        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[15]/C
                         clock pessimism             -0.634     5.507    
                         clock uncertainty           -0.064     5.443    
    SLICE_X15Y128        FDRE (Setup_fdre_C_D)        0.049     5.492    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[15]
  -------------------------------------------------------------------
                         required time                          5.492    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  2.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.565%)  route 0.147ns (55.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.582    -0.539    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[0]_1
    SLICE_X14Y169        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118    -0.421 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[8]/Q
                         net (fo=2, routed)           0.147    -0.275    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2_n_40
    SLICE_X18Y169        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.786    -0.581    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/ddata_out_reg[0]
    SLICE_X18Y169        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2/CLK
                         clock pessimism              0.073    -0.508    
    SLICE_X18Y169        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.354    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.370%)  route 0.154ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.587    -0.534    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/d_data_cntrl_reg[131]
    SLICE_X17Y160        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y160        FDRE (Prop_fdre_C_Q)         0.100    -0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[7]/Q
                         net (fo=4, routed)           0.154    -0.280    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_data_p_reg[29]_0[7]
    SLICE_X18Y158        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.795    -0.572    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/ddata_out_reg[0]
    SLICE_X18Y158        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[7]_srl4/CLK
                         clock pessimism              0.053    -0.519    
    SLICE_X18Y158        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.365    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[7]_srl4
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s3_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.177%)  route 0.169ns (62.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.588    -0.533    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/ddata_out_reg[0]
    SLICE_X13Y161        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s3_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.100    -0.433 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s3_data_reg[15]/Q
                         net (fo=3, routed)           0.169    -0.264    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/Q[15]
    SLICE_X16Y165        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.790    -0.577    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[0]_1
    SLICE_X16Y165        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2/CLK
                         clock pessimism              0.073    -0.504    
    SLICE_X16Y165        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.350    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.366%)  route 0.154ns (56.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.563    -0.558    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[0]_1
    SLICE_X52Y146        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.118    -0.440 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[8]/Q
                         net (fo=2, routed)           0.154    -0.286    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2_n_40
    SLICE_X54Y143        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.762    -0.605    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/ddata_out_reg[0]
    SLICE_X54Y143        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[8]_srl2/CLK
                         clock pessimism              0.078    -0.527    
    SLICE_X54Y143        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.373    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s3_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.186%)  route 0.143ns (58.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.594    -0.527    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/ddata_out_reg[0]
    SLICE_X9Y128         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s3_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.100    -0.427 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s3_data_reg[11]/Q
                         net (fo=3, routed)           0.143    -0.284    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/Q[11]
    DSP48_X0Y50          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.847    -0.520    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/s4_data2_p_reg[31]
    DSP48_X0Y50          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
                         clock pessimism              0.078    -0.443    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_B[12])
                                                      0.070    -0.373    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s6_data2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.873%)  route 0.139ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.603    -0.518    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/ddata_out_reg[0]
    SLICE_X9Y107         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s6_data2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s6_data2_reg[1]/Q
                         net (fo=1, routed)           0.139    -0.279    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/Q[1]
    DSP48_X0Y42          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.862    -0.505    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/s7_data_reg[30]
    DSP48_X0Y42          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
                         clock pessimism              0.078    -0.428    
    DSP48_X0Y42          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                      0.056    -0.372    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s6_data2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.699%)  route 0.140ns (58.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.603    -0.518    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/ddata_out_reg[0]
    SLICE_X9Y107         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s6_data2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s6_data2_reg[2]/Q
                         net (fo=1, routed)           0.140    -0.278    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/Q[2]
    DSP48_X0Y42          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.862    -0.505    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/s7_data_reg[30]
    DSP48_X0Y42          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
                         clock pessimism              0.078    -0.428    
    DSP48_X0Y42          DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                      0.056    -0.372    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s7_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/sine_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.324%)  route 0.219ns (68.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.566    -0.555    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/ddata_out_reg[0]
    SLICE_X35Y144        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s7_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.455 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s7_data_reg[27]/Q
                         net (fo=1, routed)           0.219    -0.236    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/p_0_in[12]
    SLICE_X35Y151        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/sine_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.759    -0.608    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/ddata_out_reg[0]
    SLICE_X35Y151        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/sine_reg[12]/C
                         clock pessimism              0.246    -0.362    
    SLICE_X35Y151        FDRE (Hold_fdre_C_D)         0.033    -0.329    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/sine_reg[12]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.953%)  route 0.105ns (47.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.577    -0.544    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[0]_1
    SLICE_X16Y173        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y173        FDRE (Prop_fdre_C_Q)         0.118    -0.426 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[2]/Q
                         net (fo=2, routed)           0.105    -0.321    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2_n_46
    SLICE_X14Y173        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.781    -0.586    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/ddata_out_reg[0]
    SLICE_X14Y173        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2/CLK
                         clock pessimism              0.073    -0.513    
    SLICE_X14Y173        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.415    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s6_data2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.537%)  route 0.141ns (58.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.555    -0.566    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/ddata_out_reg[0]
    SLICE_X55Y132        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s6_data2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.100    -0.466 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s6_data2_reg[2]/Q
                         net (fo=1, routed)           0.141    -0.326    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/Q[2]
    DSP48_X3Y53          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.814    -0.553    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/s7_data_reg[30]
    DSP48_X3Y53          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
                         clock pessimism              0.078    -0.476    
    DSP48_X3Y53          DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                      0.056    -0.420    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_1_s
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y28     i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y27     i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y32     i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y31     i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         8.000       6.462      DSP48_X2Y50      i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         8.000       6.462      DSP48_X1Y42      i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         8.000       6.462      DSP48_X3Y48      i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         8.000       6.462      DSP48_X2Y57      i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         8.000       6.462      DSP48_X0Y63      i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         8.000       6.462      DSP48_X0Y44      i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y121    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y122    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y122    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y122    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y122    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y122    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y122    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y121    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y121    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y116    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y118    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y118    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y118    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y118    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y118    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X16Y167    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X16Y167    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X16Y167    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y154    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y155    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         12.000      10.591     BUFGCTRL_X0Y3    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         12.000      10.929     MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         12.000      10.929     MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.000      88.000     MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.000      201.360    MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1
  To Clock:  i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         33.333      31.925     BUFGCTRL_X0Y2    i_system_wrapper/system_i/refclk_clkgen/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         33.333      32.263     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.070         33.333      32.263     OLOGIC_X0Y178    i_oddr_ref_clk/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.212ns  (logic 0.266ns (12.024%)  route 1.946ns (87.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 15.557 - 12.000 ) 
    Source Clock Delay      (SCD):    2.755ns = ( 12.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323    12.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223    12.978 f  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.356    13.334    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.043    13.377 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          1.590    14.967    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.186    15.557    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[0]/C
                         clock pessimism              0.000    15.557    
                         clock uncertainty           -0.154    15.403    
    SLICE_X20Y148        FDRE (Setup_fdre_C_R)       -0.281    15.122    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -14.967    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.212ns  (logic 0.266ns (12.024%)  route 1.946ns (87.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 15.557 - 12.000 ) 
    Source Clock Delay      (SCD):    2.755ns = ( 12.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323    12.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223    12.978 f  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.356    13.334    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.043    13.377 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          1.590    14.967    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.186    15.557    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[1]/C
                         clock pessimism              0.000    15.557    
                         clock uncertainty           -0.154    15.403    
    SLICE_X20Y148        FDRE (Setup_fdre_C_R)       -0.281    15.122    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -14.967    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.212ns  (logic 0.266ns (12.024%)  route 1.946ns (87.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 15.557 - 12.000 ) 
    Source Clock Delay      (SCD):    2.755ns = ( 12.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323    12.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223    12.978 f  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.356    13.334    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.043    13.377 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          1.590    14.967    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.186    15.557    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[2]/C
                         clock pessimism              0.000    15.557    
                         clock uncertainty           -0.154    15.403    
    SLICE_X20Y148        FDRE (Setup_fdre_C_R)       -0.281    15.122    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -14.967    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.212ns  (logic 0.266ns (12.024%)  route 1.946ns (87.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 15.557 - 12.000 ) 
    Source Clock Delay      (SCD):    2.755ns = ( 12.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323    12.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223    12.978 f  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.356    13.334    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.043    13.377 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          1.590    14.967    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.186    15.557    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]/C
                         clock pessimism              0.000    15.557    
                         clock uncertainty           -0.154    15.403    
    SLICE_X20Y148        FDRE (Setup_fdre_C_R)       -0.281    15.122    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -14.967    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_d_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.327ns  (logic 0.266ns (11.431%)  route 2.061ns (88.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 15.557 - 12.000 ) 
    Source Clock Delay      (SCD):    2.755ns = ( 12.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323    12.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223    12.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.061    15.039    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X21Y148        LUT2 (Prop_lut2_I1_O)        0.043    15.082 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_d_i_1/O
                         net (fo=1, routed)           0.000    15.082    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_d_i_1_n_0
    SLICE_X21Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.186    15.557    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X21Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_d_reg/C
                         clock pessimism              0.000    15.557    
                         clock uncertainty           -0.154    15.403    
    SLICE_X21Y148        FDRE (Setup_fdre_C_D)        0.034    15.437    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_d_reg
  -------------------------------------------------------------------
                         required time                         15.437    
                         arrival time                         -15.082    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.333ns  (logic 0.272ns (11.659%)  route 2.061ns (88.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 15.557 - 12.000 ) 
    Source Clock Delay      (SCD):    2.755ns = ( 12.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323    12.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223    12.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.061    15.039    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X21Y148        LUT4 (Prop_lut4_I3_O)        0.049    15.088 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_i_1/O
                         net (fo=1, routed)           0.000    15.088    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_i_1_n_0
    SLICE_X21Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.186    15.557    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X21Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_reg/C
                         clock pessimism              0.000    15.557    
                         clock uncertainty           -0.154    15.403    
    SLICE_X21Y148        FDRE (Setup_fdre_C_D)        0.058    15.461    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_reg
  -------------------------------------------------------------------
                         required time                         15.461    
                         arrival time                         -15.088    
  -------------------------------------------------------------------
                         slack                                  0.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.128ns (10.799%)  route 1.057ns (89.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 f  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.187     1.643    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.028     1.671 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          0.870     2.541    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.807     2.161    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[0]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X20Y148        FDRE (Hold_fdre_C_R)         0.006     2.321    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.128ns (10.799%)  route 1.057ns (89.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 f  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.187     1.643    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.028     1.671 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          0.870     2.541    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.807     2.161    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[1]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X20Y148        FDRE (Hold_fdre_C_R)         0.006     2.321    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.128ns (10.799%)  route 1.057ns (89.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 f  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.187     1.643    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.028     1.671 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          0.870     2.541    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.807     2.161    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[2]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X20Y148        FDRE (Hold_fdre_C_R)         0.006     2.321    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.128ns (10.799%)  route 1.057ns (89.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 f  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.187     1.643    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.028     1.671 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          0.870     2.541    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.807     2.161    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X20Y148        FDRE (Hold_fdre_C_R)         0.006     2.321    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.218ns (10.928%)  route 1.777ns (89.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.898ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.187     2.511    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.178     2.689 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.777     4.466    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X21Y148        LUT4 (Prop_lut4_I3_O)        0.040     4.506 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_i_1/O
                         net (fo=1, routed)           0.000     4.506    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_i_1_n_0
    SLICE_X21Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.321     3.898    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X21Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_reg/C
                         clock pessimism              0.000     3.898    
                         clock uncertainty            0.154     4.052    
    SLICE_X21Y148        FDRE (Hold_fdre_C_D)         0.160     4.212    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_reg
  -------------------------------------------------------------------
                         required time                         -4.212    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_d_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.214ns (10.749%)  route 1.777ns (89.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.898ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.187     2.511    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.178     2.689 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.777     4.466    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X21Y148        LUT2 (Prop_lut2_I1_O)        0.036     4.502 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_d_i_1/O
                         net (fo=1, routed)           0.000     4.502    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_d_i_1_n_0
    SLICE_X21Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.321     3.898    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X21Y148        FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_d_reg/C
                         clock pessimism              0.000     3.898    
                         clock uncertainty            0.154     4.052    
    SLICE_X21Y148        FDRE (Hold_fdre_C_D)         0.154     4.206    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_d_reg
  -------------------------------------------------------------------
                         required time                         -4.206    
                         arrival time                           4.502    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        7.229ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.681ns  (logic 0.204ns (29.978%)  route 0.477ns (70.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.477     0.681    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X19Y135        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X19Y135        FDRE (Setup_fdre_C_D)       -0.090     7.910    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                  7.229    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.704ns  (logic 0.259ns (36.803%)  route 0.445ns (63.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y153                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X18Y153        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.445     0.704    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X16Y153        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X16Y153        FDRE (Setup_fdre_C_D)        0.022     8.022    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.325ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.701ns  (logic 0.223ns (31.814%)  route 0.478ns (68.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.478     0.701    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X16Y151        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X16Y151        FDRE (Setup_fdre_C_D)        0.026     8.026    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.026    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  7.325    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.565ns  (logic 0.204ns (36.088%)  route 0.361ns (63.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.361     0.565    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X16Y152        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X16Y152        FDRE (Setup_fdre_C_D)       -0.059     7.941    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.518ns  (logic 0.236ns (45.576%)  route 0.282ns (54.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y140                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X18Y140        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.282     0.518    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X17Y137        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X17Y137        FDRE (Setup_fdre_C_D)       -0.089     7.911    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.548ns  (logic 0.204ns (37.224%)  route 0.344ns (62.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.344     0.548    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X16Y151        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X16Y151        FDRE (Setup_fdre_C_D)       -0.058     7.942    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.513ns  (logic 0.236ns (45.960%)  route 0.277ns (54.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y153                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X18Y153        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.277     0.513    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X16Y153        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X16Y153        FDRE (Setup_fdre_C_D)       -0.063     7.937    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.598ns  (logic 0.223ns (37.293%)  route 0.375ns (62.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.375     0.598    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X16Y153        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X16Y153        FDRE (Setup_fdre_C_D)        0.023     8.023    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.264%)  route 0.279ns (57.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y135                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X21Y135        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.279     0.483    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X19Y135        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X19Y135        FDRE (Setup_fdre_C_D)       -0.089     7.911    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y135                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X21Y135        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.299     0.503    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X20Y135        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X20Y135        FDRE (Setup_fdre_C_D)       -0.061     7.939    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  7.436    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.259ns (23.533%)  route 0.842ns (76.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 7.558 - 5.000 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.368     2.800    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y130         FDPE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDPE (Prop_fdpe_C_Q)         0.259     3.059 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_preset_reg/Q
                         net (fo=1, routed)           0.842     3.901    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.234     7.558    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
                         clock pessimism              0.000     7.558    
                         clock uncertainty           -0.171     7.387    
    SLICE_X2Y129         FDRE (Setup_fdre_C_D)       -0.002     7.385    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  3.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.118ns (19.200%)  route 0.497ns (80.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.629     1.380    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y130         FDPE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDPE (Prop_fdpe_C_Q)         0.118     1.498 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_preset_reg/Q
                         net (fo=1, routed)           0.497     1.995    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.829     1.628    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y129         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
                         clock pessimism              0.000     1.628    
                         clock uncertainty            0.171     1.799    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.037     1.836    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        3.233ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.668ns  (logic 0.204ns (30.521%)  route 0.464ns (69.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.464     0.668    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X24Y139        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X24Y139        FDRE (Setup_fdre_C_D)       -0.099     3.901    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.589ns  (logic 0.204ns (34.616%)  route 0.385ns (65.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.385     0.589    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X25Y140        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X25Y140        FDRE (Setup_fdre_C_D)       -0.112     3.888    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          3.888    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.546ns  (logic 0.236ns (43.257%)  route 0.310ns (56.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.310     0.546    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X21Y151        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X21Y151        FDRE (Setup_fdre_C_D)       -0.092     3.908    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.908    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.622ns  (logic 0.259ns (41.651%)  route 0.363ns (58.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.363     0.622    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X21Y150        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X21Y150        FDRE (Setup_fdre_C_D)       -0.009     3.991    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.621%)  route 0.311ns (60.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y136                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X23Y136        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.311     0.515    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X21Y136        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X21Y136        FDRE (Setup_fdre_C_D)       -0.114     3.886    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.886    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.520ns  (logic 0.236ns (45.363%)  route 0.284ns (54.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y150                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X20Y150        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.284     0.520    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X19Y150        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X19Y150        FDRE (Setup_fdre_C_D)       -0.092     3.908    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          3.908    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.513ns  (logic 0.236ns (45.963%)  route 0.277ns (54.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X22Y152        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.277     0.513    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X21Y150        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X21Y150        FDRE (Setup_fdre_C_D)       -0.090     3.910    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.910    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.581ns  (logic 0.259ns (44.544%)  route 0.322ns (55.456%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y150                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X20Y150        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.322     0.581    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X19Y150        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X19Y150        FDRE (Setup_fdre_C_D)       -0.013     3.987    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.582ns  (logic 0.223ns (38.348%)  route 0.359ns (61.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y136                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X23Y136        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.359     0.582    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X23Y137        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X23Y137        FDRE (Setup_fdre_C_D)       -0.009     3.991    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.497ns  (logic 0.204ns (41.026%)  route 0.293ns (58.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.293     0.497    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X25Y138        FDRE                                         r  i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X25Y138        FDRE (Setup_fdre_C_D)       -0.093     3.907    i_system_wrapper/system_i/fifo_dsp/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.907    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  3.410    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_in
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        1.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.204ns (10.180%)  route 1.800ns (89.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 7.556 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.311     3.888    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         1.800     5.892    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X16Y141        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.185     7.556    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X16Y141        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/C
                         clock pessimism              0.205     7.762    
                         clock uncertainty           -0.035     7.726    
    SLICE_X16Y141        FDCE (Recov_fdce_C_CLR)     -0.268     7.458    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[32]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.204ns (10.180%)  route 1.800ns (89.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 7.556 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.311     3.888    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         1.800     5.892    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X16Y141        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.185     7.556    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X16Y141        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[32]/C
                         clock pessimism              0.205     7.762    
                         clock uncertainty           -0.035     7.726    
    SLICE_X16Y141        FDCE (Recov_fdce_C_CLR)     -0.268     7.458    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[32]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[35]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.204ns (10.180%)  route 1.800ns (89.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 7.556 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.311     3.888    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         1.800     5.892    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X16Y141        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.185     7.556    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X16Y141        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[35]/C
                         clock pessimism              0.205     7.762    
                         clock uncertainty           -0.035     7.726    
    SLICE_X16Y141        FDCE (Recov_fdce_C_CLR)     -0.268     7.458    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[35]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.204ns (10.180%)  route 1.800ns (89.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 7.556 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.311     3.888    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         1.800     5.892    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X16Y141        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.185     7.556    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X16Y141        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[9]/C
                         clock pessimism              0.205     7.762    
                         clock uncertainty           -0.035     7.726    
    SLICE_X16Y141        FDCE (Recov_fdce_C_CLR)     -0.268     7.458    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[9]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.204ns (10.180%)  route 1.800ns (89.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 7.556 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.311     3.888    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         1.800     5.892    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X16Y141        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.185     7.556    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X16Y141        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/C
                         clock pessimism              0.205     7.762    
                         clock uncertainty           -0.035     7.726    
    SLICE_X16Y141        FDCE (Recov_fdce_C_CLR)     -0.235     7.491    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[10]
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[14]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.204ns (10.180%)  route 1.800ns (89.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 7.556 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.311     3.888    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         1.800     5.892    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X16Y141        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.185     7.556    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X16Y141        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[14]/C
                         clock pessimism              0.205     7.762    
                         clock uncertainty           -0.035     7.726    
    SLICE_X16Y141        FDCE (Recov_fdce_C_CLR)     -0.235     7.491    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[14]
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.204ns (10.180%)  route 1.800ns (89.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 7.556 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.311     3.888    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         1.800     5.892    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X16Y141        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.185     7.556    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X16Y141        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/C
                         clock pessimism              0.205     7.762    
                         clock uncertainty           -0.035     7.726    
    SLICE_X16Y141        FDCE (Recov_fdce_C_CLR)     -0.235     7.491    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[18]
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[21]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.204ns (10.180%)  route 1.800ns (89.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 7.556 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.311     3.888    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         1.800     5.892    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X16Y141        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.185     7.556    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X16Y141        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[21]/C
                         clock pessimism              0.205     7.762    
                         clock uncertainty           -0.035     7.726    
    SLICE_X16Y141        FDCE (Recov_fdce_C_CLR)     -0.235     7.491    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[21]
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.204ns (10.357%)  route 1.766ns (89.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 7.556 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.311     3.888    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         1.766     5.857    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X14Y137        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.185     7.556    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X14Y137        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]/C
                         clock pessimism              0.205     7.762    
                         clock uncertainty           -0.035     7.726    
    SLICE_X14Y137        FDCE (Recov_fdce_C_CLR)     -0.268     7.458    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[30]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.204ns (10.357%)  route 1.766ns (89.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 7.556 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.311     3.888    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         1.766     5.857    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X14Y137        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.185     7.556    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X14Y137        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[30]/C
                         clock pessimism              0.205     7.762    
                         clock uncertainty           -0.035     7.726    
    SLICE_X14Y137        FDCE (Recov_fdce_C_CLR)     -0.268     7.458    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[30]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  1.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[22]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.226%)  route 0.200ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.588     1.791    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.091     1.882 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         0.200     2.083    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X4Y154         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.825     2.179    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X4Y154         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[22]/C
                         clock pessimism             -0.324     1.855    
    SLICE_X4Y154         FDCE (Remov_fdce_C_CLR)     -0.086     1.769    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[52]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.226%)  route 0.200ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.588     1.791    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.091     1.882 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         0.200     2.083    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X4Y154         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.825     2.179    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X4Y154         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[52]/C
                         clock pessimism             -0.324     1.855    
    SLICE_X4Y154         FDCE (Remov_fdce_C_CLR)     -0.086     1.769    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[54]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.226%)  route 0.200ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.588     1.791    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.091     1.882 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         0.200     2.083    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X4Y154         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.825     2.179    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X4Y154         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[54]/C
                         clock pessimism             -0.324     1.855    
    SLICE_X4Y154         FDCE (Remov_fdce_C_CLR)     -0.086     1.769    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[65]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.226%)  route 0.200ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.588     1.791    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.091     1.882 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         0.200     2.083    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X4Y154         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.825     2.179    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X4Y154         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[65]/C
                         clock pessimism             -0.324     1.855    
    SLICE_X4Y154         FDCE (Remov_fdce_C_CLR)     -0.086     1.769    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.226%)  route 0.200ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.588     1.791    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.091     1.882 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         0.200     2.083    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X4Y154         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.825     2.179    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X4Y154         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/C
                         clock pessimism             -0.324     1.855    
    SLICE_X4Y154         FDCE (Remov_fdce_C_CLR)     -0.086     1.769    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[67]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.226%)  route 0.200ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.588     1.791    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.091     1.882 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         0.200     2.083    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X4Y154         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.825     2.179    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X4Y154         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[67]/C
                         clock pessimism             -0.324     1.855    
    SLICE_X4Y154         FDCE (Remov_fdce_C_CLR)     -0.086     1.769    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[69]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.226%)  route 0.200ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.588     1.791    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.091     1.882 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         0.200     2.083    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X4Y154         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.825     2.179    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X4Y154         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[69]/C
                         clock pessimism             -0.324     1.855    
    SLICE_X4Y154         FDCE (Remov_fdce_C_CLR)     -0.086     1.769    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[23]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.783%)  route 0.156ns (63.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.588     1.791    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.091     1.882 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         0.156     2.039    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y154         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.794     2.148    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y154         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[23]/C
                         clock pessimism             -0.346     1.802    
    SLICE_X8Y154         FDCE (Remov_fdce_C_CLR)     -0.086     1.716    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[38]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.783%)  route 0.156ns (63.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.588     1.791    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.091     1.882 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         0.156     2.039    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y154         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.794     2.148    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y154         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[38]/C
                         clock pessimism             -0.346     1.802    
    SLICE_X8Y154         FDCE (Remov_fdce_C_CLR)     -0.086     1.716    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[47]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.783%)  route 0.156ns (63.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.588     1.791    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.091     1.882 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=245, routed)         0.156     2.039    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y154         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.794     2.148    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y154         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[47]/C
                         clock pessimism             -0.346     1.802    
    SLICE_X8Y154         FDCE (Remov_fdce_C_CLR)     -0.086     1.716    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.322    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/PRE
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.098ns  (logic 0.266ns (12.681%)  route 1.832ns (87.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 15.557 - 12.000 ) 
    Source Clock Delay      (SCD):    2.755ns = ( 12.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323    12.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223    12.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.356    13.334    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.043    13.377 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          1.476    14.853    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y147        FDPE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.186    15.557    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y147        FDPE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/C
                         clock pessimism              0.000    15.557    
                         clock uncertainty           -0.154    15.403    
    SLICE_X20Y147        FDPE (Recov_fdpe_C_PRE)     -0.187    15.216    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.059ns  (logic 0.266ns (12.921%)  route 1.793ns (87.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 15.558 - 12.000 ) 
    Source Clock Delay      (SCD):    2.755ns = ( 12.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323    12.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223    12.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.356    13.334    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.043    13.377 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          1.437    14.814    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X19Y148        FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.187    15.558    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X19Y148        FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/C
                         clock pessimism              0.000    15.558    
                         clock uncertainty           -0.154    15.404    
    SLICE_X19Y148        FDCE (Recov_fdce_C_CLR)     -0.212    15.192    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -14.814    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.059ns  (logic 0.266ns (12.921%)  route 1.793ns (87.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 15.558 - 12.000 ) 
    Source Clock Delay      (SCD):    2.755ns = ( 12.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323    12.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223    12.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.356    13.334    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.043    13.377 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          1.437    14.814    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X19Y148        FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.187    15.558    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X19Y148        FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/C
                         clock pessimism              0.000    15.558    
                         clock uncertainty           -0.154    15.404    
    SLICE_X19Y148        FDCE (Recov_fdce_C_CLR)     -0.212    15.192    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -14.814    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.059ns  (logic 0.266ns (12.921%)  route 1.793ns (87.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 15.558 - 12.000 ) 
    Source Clock Delay      (SCD):    2.755ns = ( 12.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323    12.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223    12.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.356    13.334    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.043    13.377 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          1.437    14.814    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X19Y148        FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.187    15.558    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X19Y148        FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/C
                         clock pessimism              0.000    15.558    
                         clock uncertainty           -0.154    15.404    
    SLICE_X19Y148        FDCE (Recov_fdce_C_CLR)     -0.212    15.192    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -14.814    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.051ns  (logic 0.266ns (12.968%)  route 1.785ns (87.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 15.558 - 12.000 ) 
    Source Clock Delay      (SCD):    2.755ns = ( 12.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323    12.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223    12.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.356    13.334    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.043    13.377 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          1.429    14.806    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X17Y149        FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.187    15.558    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X17Y149        FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/C
                         clock pessimism              0.000    15.558    
                         clock uncertainty           -0.154    15.404    
    SLICE_X17Y149        FDCE (Recov_fdce_C_CLR)     -0.212    15.192    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -14.806    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.098ns  (logic 0.266ns (12.681%)  route 1.832ns (87.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 15.557 - 12.000 ) 
    Source Clock Delay      (SCD):    2.755ns = ( 12.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323    12.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223    12.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.356    13.334    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.043    13.377 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          1.476    14.853    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y147        FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.186    15.557    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y147        FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/C
                         clock pessimism              0.000    15.557    
                         clock uncertainty           -0.154    15.403    
    SLICE_X20Y147        FDCE (Recov_fdce_C_CLR)     -0.154    15.249    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.098ns  (logic 0.266ns (12.681%)  route 1.832ns (87.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 15.557 - 12.000 ) 
    Source Clock Delay      (SCD):    2.755ns = ( 12.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323    12.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223    12.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.356    13.334    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.043    13.377 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          1.476    14.853    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y147        FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.186    15.557    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y147        FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/C
                         clock pessimism              0.000    15.557    
                         clock uncertainty           -0.154    15.403    
    SLICE_X20Y147        FDCE (Recov_fdce_C_CLR)     -0.154    15.249    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.098ns  (logic 0.266ns (12.681%)  route 1.832ns (87.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 15.557 - 12.000 ) 
    Source Clock Delay      (SCD):    2.755ns = ( 12.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323    12.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223    12.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.356    13.334    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.043    13.377 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          1.476    14.853    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y147        FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        1.186    15.557    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y147        FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/C
                         clock pessimism              0.000    15.557    
                         clock uncertainty           -0.154    15.403    
    SLICE_X20Y147        FDCE (Recov_fdce_C_CLR)     -0.154    15.249    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                  0.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.128ns (11.534%)  route 0.982ns (88.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.187     1.643    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.028     1.671 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          0.795     2.466    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X19Y148        FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.808     2.162    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X19Y148        FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/C
                         clock pessimism              0.000     2.162    
                         clock uncertainty            0.154     2.316    
    SLICE_X19Y148        FDCE (Remov_fdce_C_CLR)     -0.069     2.247    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.128ns (11.534%)  route 0.982ns (88.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.187     1.643    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.028     1.671 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          0.795     2.466    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X19Y148        FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.808     2.162    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X19Y148        FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/C
                         clock pessimism              0.000     2.162    
                         clock uncertainty            0.154     2.316    
    SLICE_X19Y148        FDCE (Remov_fdce_C_CLR)     -0.069     2.247    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.128ns (11.534%)  route 0.982ns (88.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.187     1.643    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.028     1.671 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          0.795     2.466    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X19Y148        FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.808     2.162    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X19Y148        FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/C
                         clock pessimism              0.000     2.162    
                         clock uncertainty            0.154     2.316    
    SLICE_X19Y148        FDCE (Remov_fdce_C_CLR)     -0.069     2.247    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.128ns (11.488%)  route 0.986ns (88.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.187     1.643    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.028     1.671 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          0.799     2.470    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X17Y149        FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.808     2.162    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X17Y149        FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/C
                         clock pessimism              0.000     2.162    
                         clock uncertainty            0.154     2.316    
    SLICE_X17Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.247    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.128ns (11.301%)  route 1.005ns (88.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.187     1.643    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.028     1.671 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          0.818     2.489    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y147        FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.807     2.161    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y147        FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X20Y147        FDCE (Remov_fdce_C_CLR)     -0.050     2.265    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.128ns (11.301%)  route 1.005ns (88.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.187     1.643    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.028     1.671 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          0.818     2.489    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y147        FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.807     2.161    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y147        FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X20Y147        FDCE (Remov_fdce_C_CLR)     -0.050     2.265    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.128ns (11.301%)  route 1.005ns (88.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.187     1.643    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.028     1.671 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          0.818     2.489    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y147        FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.807     2.161    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y147        FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X20Y147        FDCE (Remov_fdce_C_CLR)     -0.050     2.265    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/PRE
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.128ns (11.301%)  route 1.005ns (88.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.187     1.643    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X19Y148        LUT1 (Prop_lut1_I0_O)        0.028     1.671 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=12, routed)          0.818     2.489    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X20Y147        FDPE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1442, routed)        0.807     2.161    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X20Y147        FDPE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X20Y147        FDPE (Remov_fdpe_C_PRE)     -0.052     2.263    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[35]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.266ns (4.238%)  route 6.011ns (95.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323     2.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223     2.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.098     4.076    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.043     4.119 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.914     9.032    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X1Y61          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y61          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[35]/C
                         clock pessimism              0.121    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.212    12.489    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[35]
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[36]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.266ns (4.238%)  route 6.011ns (95.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323     2.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223     2.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.098     4.076    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.043     4.119 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.914     9.032    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X1Y61          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y61          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[36]/C
                         clock pessimism              0.121    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.212    12.489    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[36]
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[37]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.266ns (4.238%)  route 6.011ns (95.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323     2.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223     2.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.098     4.076    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.043     4.119 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.914     9.032    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X1Y61          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y61          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[37]/C
                         clock pessimism              0.121    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.212    12.489    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[37]
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[38]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.266ns (4.238%)  route 6.011ns (95.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323     2.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223     2.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.098     4.076    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.043     4.119 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.914     9.032    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X1Y61          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y61          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[38]/C
                         clock pessimism              0.121    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.212    12.489    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[38]
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[39]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.266ns (4.238%)  route 6.011ns (95.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323     2.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223     2.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.098     4.076    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.043     4.119 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.914     9.032    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X1Y61          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y61          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[39]/C
                         clock pessimism              0.121    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.212    12.489    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[39]
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dld_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 0.266ns (4.241%)  route 6.006ns (95.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323     2.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223     2.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.098     4.076    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.043     4.119 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.909     9.027    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X1Y62          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dld_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y62          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dld_reg[5]/C
                         clock pessimism              0.121    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.212    12.489    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dld_reg[5]
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[12].up_dwdata_reg[64]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.266ns (4.238%)  route 6.011ns (95.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323     2.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223     2.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.098     4.076    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.043     4.119 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.914     9.032    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X0Y61          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[12].up_dwdata_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y61          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[12].up_dwdata_reg[64]/C
                         clock pessimism              0.121    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.187    12.514    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[12].up_dwdata_reg[64]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 0.266ns (4.241%)  route 6.006ns (95.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323     2.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223     2.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.098     4.076    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.043     4.119 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.909     9.027    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X0Y62          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y62          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[29]/C
                         clock pessimism              0.121    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X0Y62          FDCE (Recov_fdce_C_CLR)     -0.187    12.514    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  3.487    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[12].up_dwdata_reg[60]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.266ns (4.238%)  route 6.011ns (95.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323     2.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223     2.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.098     4.076    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.043     4.119 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.914     9.032    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X0Y61          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[12].up_dwdata_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y61          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[12].up_dwdata_reg[60]/C
                         clock pessimism              0.121    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.154    12.547    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[12].up_dwdata_reg[60]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.515    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[12].up_dwdata_reg[61]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.266ns (4.238%)  route 6.011ns (95.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.323     2.755    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.223     2.978 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.098     4.076    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.043     4.119 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.914     9.032    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X0Y61          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[12].up_dwdata_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y61          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[12].up_dwdata_reg[61]/C
                         clock pessimism              0.121    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.154    12.547    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[12].up_dwdata_reg[61]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wack_int_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.128ns (14.931%)  route 0.729ns (85.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.573     2.029    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.028     2.057 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.157     2.213    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X16Y188        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.792     1.591    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X16Y188        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wack_int_reg/C
                         clock pessimism             -0.048     1.543    
    SLICE_X16Y188        FDCE (Remov_fdce_C_CLR)     -0.050     1.493    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wack_int_reg
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wcount_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.128ns (14.931%)  route 0.729ns (85.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.573     2.029    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.028     2.057 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.157     2.213    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X16Y188        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.792     1.591    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X16Y188        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wcount_reg[0]/C
                         clock pessimism             -0.048     1.543    
    SLICE_X16Y188        FDCE (Remov_fdce_C_CLR)     -0.050     1.493    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wcount_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.128ns (14.931%)  route 0.729ns (85.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.573     2.029    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.028     2.057 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.157     2.213    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X16Y188        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wcount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.792     1.591    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X16Y188        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wcount_reg[1]/C
                         clock pessimism             -0.048     1.543    
    SLICE_X16Y188        FDCE (Remov_fdce_C_CLR)     -0.050     1.493    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wcount_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.128ns (14.931%)  route 0.729ns (85.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.573     2.029    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.028     2.057 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.157     2.213    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X16Y188        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wcount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.792     1.591    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X16Y188        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wcount_reg[2]/C
                         clock pessimism             -0.048     1.543    
    SLICE_X16Y188        FDCE (Remov_fdce_C_CLR)     -0.050     1.493    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_arready_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.128ns (11.814%)  route 0.955ns (88.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.573     2.029    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.028     2.057 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.383     2.439    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X21Y203        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_arready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.893     1.692    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X21Y203        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_arready_reg/C
                         clock pessimism             -0.048     1.644    
    SLICE_X21Y203        FDCE (Remov_fdce_C_CLR)     -0.069     1.575    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_arready_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.128ns (11.115%)  route 1.024ns (88.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.573     2.029    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.028     2.057 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.451     2.508    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X19Y204        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.894     1.693    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X19Y204        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg/C
                         clock pessimism             -0.048     1.645    
    SLICE_X19Y204        FDCE (Remov_fdce_C_CLR)     -0.069     1.576    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_bvalid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.128ns (11.115%)  route 1.024ns (88.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.573     2.029    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.028     2.057 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.451     2.508    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X19Y204        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_bvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.894     1.693    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X19Y204        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_bvalid_reg/C
                         clock pessimism             -0.048     1.645    
    SLICE_X19Y204        FDCE (Remov_fdce_C_CLR)     -0.069     1.576    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_wready_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.128ns (11.115%)  route 1.024ns (88.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.573     2.029    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.028     2.057 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.451     2.508    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X19Y204        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_wready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.894     1.693    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X19Y204        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_wready_reg/C
                         clock pessimism             -0.048     1.645    
    SLICE_X19Y204        FDCE (Remov_fdce_C_CLR)     -0.069     1.576    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_wready_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wreq_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.128ns (11.115%)  route 1.024ns (88.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.573     2.029    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.028     2.057 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.451     2.508    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X19Y204        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wreq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.894     1.693    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X19Y204        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wreq_reg/C
                         clock pessimism             -0.048     1.645    
    SLICE_X19Y204        FDCE (Remov_fdce_C_CLR)     -0.069     1.576    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wreq_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wsel_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.128ns (11.115%)  route 1.024ns (88.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.605     1.356    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y146        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.100     1.456 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.573     2.029    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X17Y188        LUT1 (Prop_lut1_I0_O)        0.028     2.057 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.451     2.508    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X19Y204        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wsel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3452, routed)        0.894     1.693    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X19Y204        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wsel_reg/C
                         clock pessimism             -0.048     1.645    
    SLICE_X19Y204        FDCE (Remov_fdce_C_CLR)     -0.069     1.576    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wsel_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.932    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        3.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[26]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.204ns (5.528%)  route 3.487ns (94.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.875ns = ( 6.125 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.443ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.311    -2.443    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.204    -2.239 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.487     1.248    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X27Y164        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.159     6.125    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X27Y164        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[26]/C
                         clock pessimism             -0.720     5.405    
                         clock uncertainty           -0.064     5.341    
    SLICE_X27Y164        FDCE (Recov_fdce_C_CLR)     -0.292     5.049    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[26]
  -------------------------------------------------------------------
                         required time                          5.049    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[27]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.204ns (5.528%)  route 3.487ns (94.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.875ns = ( 6.125 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.443ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.311    -2.443    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.204    -2.239 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.487     1.248    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X27Y164        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.159     6.125    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X27Y164        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[27]/C
                         clock pessimism             -0.720     5.405    
                         clock uncertainty           -0.064     5.341    
    SLICE_X27Y164        FDCE (Recov_fdce_C_CLR)     -0.292     5.049    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[27]
  -------------------------------------------------------------------
                         required time                          5.049    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[33]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.204ns (5.528%)  route 3.487ns (94.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.875ns = ( 6.125 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.443ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.311    -2.443    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.204    -2.239 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.487     1.248    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X27Y164        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.159     6.125    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X27Y164        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[33]/C
                         clock pessimism             -0.720     5.405    
                         clock uncertainty           -0.064     5.341    
    SLICE_X27Y164        FDCE (Recov_fdce_C_CLR)     -0.292     5.049    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[33]
  -------------------------------------------------------------------
                         required time                          5.049    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[50]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.204ns (5.528%)  route 3.487ns (94.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.875ns = ( 6.125 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.443ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.311    -2.443    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.204    -2.239 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.487     1.248    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X27Y164        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.159     6.125    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X27Y164        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[50]/C
                         clock pessimism             -0.720     5.405    
                         clock uncertainty           -0.064     5.341    
    SLICE_X27Y164        FDCE (Recov_fdce_C_CLR)     -0.292     5.049    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[50]
  -------------------------------------------------------------------
                         required time                          5.049    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.204ns (5.528%)  route 3.487ns (94.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.875ns = ( 6.125 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.443ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.311    -2.443    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.204    -2.239 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.487     1.248    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X27Y164        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.159     6.125    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X27Y164        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/C
                         clock pessimism             -0.720     5.405    
                         clock uncertainty           -0.064     5.341    
    SLICE_X27Y164        FDCE (Recov_fdce_C_CLR)     -0.292     5.049    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[66]
  -------------------------------------------------------------------
                         required time                          5.049    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.204ns (5.527%)  route 3.487ns (94.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 6.126 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.443ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.311    -2.443    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.204    -2.239 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.487     1.248    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X30Y160        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.160     6.126    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X30Y160        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/C
                         clock pessimism             -0.720     5.406    
                         clock uncertainty           -0.064     5.342    
    SLICE_X30Y160        FDCE (Recov_fdce_C_CLR)     -0.234     5.108    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[10]
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[11]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.204ns (5.527%)  route 3.487ns (94.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 6.126 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.443ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.311    -2.443    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.204    -2.239 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.487     1.248    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X30Y160        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.160     6.126    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X30Y160        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[11]/C
                         clock pessimism             -0.720     5.406    
                         clock uncertainty           -0.064     5.342    
    SLICE_X30Y160        FDCE (Recov_fdce_C_CLR)     -0.234     5.108    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[11]
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[14]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.204ns (5.527%)  route 3.487ns (94.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 6.126 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.443ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.311    -2.443    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.204    -2.239 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.487     1.248    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X30Y160        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.160     6.126    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X30Y160        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[14]/C
                         clock pessimism             -0.720     5.406    
                         clock uncertainty           -0.064     5.342    
    SLICE_X30Y160        FDCE (Recov_fdce_C_CLR)     -0.234     5.108    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[14]
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[21]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.204ns (5.792%)  route 3.318ns (94.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 6.123 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.443ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.311    -2.443    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.204    -2.239 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.318     1.079    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y165        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.157     6.123    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X28Y165        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[21]/C
                         clock pessimism             -0.720     5.403    
                         clock uncertainty           -0.064     5.339    
    SLICE_X28Y165        FDCE (Recov_fdce_C_CLR)     -0.292     5.047    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[21]
  -------------------------------------------------------------------
                         required time                          5.047    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[24]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.204ns (5.792%)  route 3.318ns (94.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 6.123 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.443ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.311    -2.443    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.204    -2.239 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.318     1.079    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y165        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.157     6.123    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X28Y165        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[24]/C
                         clock pessimism             -0.720     5.403    
                         clock uncertainty           -0.064     5.339    
    SLICE_X28Y165        FDCE (Recov_fdce_C_CLR)     -0.292     5.047    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[24]
  -------------------------------------------------------------------
                         required time                          5.047    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  3.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[129]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.091ns (30.065%)  route 0.212ns (69.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.595    -0.526    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.091    -0.435 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.212    -0.224    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y139        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[129]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.797    -0.570    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y139        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[129]/C
                         clock pessimism              0.078    -0.492    
    SLICE_X28Y139        FDCE (Remov_fdce_C_CLR)     -0.105    -0.597    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[129]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.091ns (30.065%)  route 0.212ns (69.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.595    -0.526    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.091    -0.435 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.212    -0.224    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y139        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.797    -0.570    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y139        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/C
                         clock pessimism              0.078    -0.492    
    SLICE_X28Y139        FDCE (Remov_fdce_C_CLR)     -0.105    -0.597    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[18]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[24]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.091ns (30.065%)  route 0.212ns (69.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.595    -0.526    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.091    -0.435 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.212    -0.224    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y139        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.797    -0.570    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y139        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[24]/C
                         clock pessimism              0.078    -0.492    
    SLICE_X28Y139        FDCE (Remov_fdce_C_CLR)     -0.105    -0.597    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[24]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[26]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.091ns (30.065%)  route 0.212ns (69.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.595    -0.526    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.091    -0.435 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.212    -0.224    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y139        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.797    -0.570    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y139        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[26]/C
                         clock pessimism              0.078    -0.492    
    SLICE_X28Y139        FDCE (Remov_fdce_C_CLR)     -0.105    -0.597    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[26]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.091ns (30.065%)  route 0.212ns (69.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.595    -0.526    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.091    -0.435 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.212    -0.224    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y139        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.797    -0.570    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y139        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/C
                         clock pessimism              0.078    -0.492    
    SLICE_X28Y139        FDCE (Remov_fdce_C_CLR)     -0.105    -0.597    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[28]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[32]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.091ns (30.065%)  route 0.212ns (69.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.595    -0.526    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.091    -0.435 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.212    -0.224    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y139        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.797    -0.570    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y139        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[32]/C
                         clock pessimism              0.078    -0.492    
    SLICE_X28Y139        FDCE (Remov_fdce_C_CLR)     -0.105    -0.597    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[32]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[34]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.091ns (30.065%)  route 0.212ns (69.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.595    -0.526    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.091    -0.435 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.212    -0.224    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y139        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.797    -0.570    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y139        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[34]/C
                         clock pessimism              0.078    -0.492    
    SLICE_X28Y139        FDCE (Remov_fdce_C_CLR)     -0.105    -0.597    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[34]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.091ns (30.856%)  route 0.204ns (69.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.568ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.595    -0.526    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.091    -0.435 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.204    -0.231    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X24Y141        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.799    -0.568    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X24Y141        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[10]/C
                         clock pessimism              0.058    -0.510    
    SLICE_X24Y141        FDCE (Remov_fdce_C_CLR)     -0.105    -0.615    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[10]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[12]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.091ns (30.856%)  route 0.204ns (69.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.568ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.595    -0.526    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.091    -0.435 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.204    -0.231    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X24Y141        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.799    -0.568    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X24Y141        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[12]/C
                         clock pessimism              0.058    -0.510    
    SLICE_X24Y141        FDCE (Remov_fdce_C_CLR)     -0.105    -0.615    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[12]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[19]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.091ns (30.856%)  route 0.204ns (69.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.568ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.595    -0.526    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X24Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y137        FDRE (Prop_fdre_C_Q)         0.091    -0.435 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.204    -0.231    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X24Y141        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.799    -0.568    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X24Y141        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[19]/C
                         clock pessimism              0.058    -0.510    
    SLICE_X24Y141        FDCE (Remov_fdce_C_CLR)     -0.105    -0.615    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[19]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.384    





