[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7376       tick       4356917       1729282       1680286       4356917 
      2   7376       tick       6637482       2742931       2722320       6637482 
      3   7376       tick       6621951       2740719       2721592       6621951 
      4   7376       tick       6626126       2741466       2724437       6626126 
      5   7376       tick       6630824       2742308       2724962       6630824 
      6   7376       tick       6621320       2736606       2718434       6621320 
      7   7376       tick       6623478       2740492       2715704       6623478 
      8   7376       tick       6619530       2739008       2719296       6619530 
      9   7376       tick       6617333       2738760       2719032       6617333 
     10   7376       tick       6610807       2736129       2717309       6610807 
     11   7376       tick       6609338       2737535       2716663       6609338 
     12   7376       tick       6608331       2736512       2718939       6608331 
     13   7376       tick       6602808       2732669       2701651       6602808 
     14   7376       tick       6533822       2702530       2677619       6533822 
     15   7376       tick       6661283       2756046       2707112       6661283 
     16   7376       tick       6599419       2729860       2686949       6599419 
     17   7376       tick       6595006       2730032       2703709       6595006 
     18   7376       tick       6628245       2741091       2720463       6628245 
     19   7376       tick       6623421       2739626       2719207       6623421 
     20   7376       exit       1355065        560124        553956       1355065 
