
minisumo_miras.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001054c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001654  080106f0  080106f0  000206f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011d44  08011d44  000304a0  2**0
                  CONTENTS
  4 .ARM          00000008  08011d44  08011d44  00021d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011d4c  08011d4c  000304a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011d4c  08011d4c  00021d4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011d50  08011d50  00021d50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004a0  20000000  08011d54  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a44  200004a0  080121f4  000304a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ee4  080121f4  00030ee4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000304a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dc98  00000000  00000000  000304d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035e7  00000000  00000000  0004e168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001748  00000000  00000000  00051750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015c8  00000000  00000000  00052e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b4d4  00000000  00000000  00054460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c810  00000000  00000000  0006f934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a58a9  00000000  00000000  0008c144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001319ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000078c0  00000000  00000000  00131a40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200004a0 	.word	0x200004a0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080106d4 	.word	0x080106d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200004a4 	.word	0x200004a4
 80001dc:	080106d4 	.word	0x080106d4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <calculateBatteryVoltage>:
 * @brief calculates battery voltage based on the averaged out value from the ADC
 *
 * @param battery
 * @return float calculated voltage
 */
float calculateBatteryVoltage(Battery* battery){
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
	calculateAverage(&(battery->adc_average), battery->adc_reading);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f103 020c 	add.w	r2, r3, #12
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	881b      	ldrh	r3, [r3, #0]
 800101a:	4619      	mov	r1, r3
 800101c:	4610      	mov	r0, r2
 800101e:	f001 f8a9 	bl	8002174 <calculateAverage>
	battery->voltage = battery->adc_average.average * U_REF / RESOLUTION * (R7 + R8) / R8;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff fa84 	bl	8000534 <__aeabi_i2d>
 800102c:	a31d      	add	r3, pc, #116	; (adr r3, 80010a4 <calculateBatteryVoltage+0x9c>)
 800102e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001032:	f7ff fae9 	bl	8000608 <__aeabi_dmul>
 8001036:	4602      	mov	r2, r0
 8001038:	460b      	mov	r3, r1
 800103a:	4610      	mov	r0, r2
 800103c:	4619      	mov	r1, r3
 800103e:	f04f 0200 	mov.w	r2, #0
 8001042:	4b17      	ldr	r3, [pc, #92]	; (80010a0 <calculateBatteryVoltage+0x98>)
 8001044:	f7ff fc0a 	bl	800085c <__aeabi_ddiv>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	4610      	mov	r0, r2
 800104e:	4619      	mov	r1, r3
 8001050:	a30f      	add	r3, pc, #60	; (adr r3, 8001090 <calculateBatteryVoltage+0x88>)
 8001052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001056:	f7ff fad7 	bl	8000608 <__aeabi_dmul>
 800105a:	4602      	mov	r2, r0
 800105c:	460b      	mov	r3, r1
 800105e:	4610      	mov	r0, r2
 8001060:	4619      	mov	r1, r3
 8001062:	a30d      	add	r3, pc, #52	; (adr r3, 8001098 <calculateBatteryVoltage+0x90>)
 8001064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001068:	f7ff fbf8 	bl	800085c <__aeabi_ddiv>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	4610      	mov	r0, r2
 8001072:	4619      	mov	r1, r3
 8001074:	f7ff fdc0 	bl	8000bf8 <__aeabi_d2f>
 8001078:	4602      	mov	r2, r0
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	605a      	str	r2, [r3, #4]
	return battery->voltage;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	ee07 3a90 	vmov	s15, r3
}
 8001086:	eeb0 0a67 	vmov.f32	s0, s15
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	00000000 	.word	0x00000000
 8001094:	40c9fa00 	.word	0x40c9fa00
 8001098:	00000000 	.word	0x00000000
 800109c:	40a9c800 	.word	0x40a9c800
 80010a0:	40b00000 	.word	0x40b00000
 80010a4:	66666666 	.word	0x66666666
 80010a8:	400a6666 	.word	0x400a6666

080010ac <write_cmd>:

extern I2C_HandleTypeDef hi2c2;

static uint8_t buffer[DISPLAY_WIDTH*DISPLAY_HEIGHT/8] = {0};

static inline void write_cmd(const uint8_t byte) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b086      	sub	sp, #24
 80010b0:	af04      	add	r7, sp, #16
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, DISPLAY_ADDRESS << 1, 0x00, 1, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 80010b6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ba:	9302      	str	r3, [sp, #8]
 80010bc:	2301      	movs	r3, #1
 80010be:	9301      	str	r3, [sp, #4]
 80010c0:	1dfb      	adds	r3, r7, #7
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	2301      	movs	r3, #1
 80010c6:	2200      	movs	r2, #0
 80010c8:	2178      	movs	r1, #120	; 0x78
 80010ca:	4803      	ldr	r0, [pc, #12]	; (80010d8 <write_cmd+0x2c>)
 80010cc:	f003 fbe8 	bl	80048a0 <HAL_I2C_Mem_Write>
}
 80010d0:	bf00      	nop
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	200009b8 	.word	0x200009b8

080010dc <write_buffer>:

static inline void write_buffer(const void *src, const uint32_t size) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af04      	add	r7, sp, #16
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
	HAL_I2C_Mem_Write(&hi2c2, DISPLAY_ADDRESS << 1, 0x40, 1, (uint8_t *) src, size, HAL_MAX_DELAY);
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	f04f 32ff 	mov.w	r2, #4294967295
 80010ee:	9202      	str	r2, [sp, #8]
 80010f0:	9301      	str	r3, [sp, #4]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	9300      	str	r3, [sp, #0]
 80010f6:	2301      	movs	r3, #1
 80010f8:	2240      	movs	r2, #64	; 0x40
 80010fa:	2178      	movs	r1, #120	; 0x78
 80010fc:	4803      	ldr	r0, [pc, #12]	; (800110c <write_buffer+0x30>)
 80010fe:	f003 fbcf 	bl	80048a0 <HAL_I2C_Mem_Write>
}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200009b8 	.word	0x200009b8

08001110 <set>:

static void set(int16_t x, int16_t y, const display_color_t color) {
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	80fb      	strh	r3, [r7, #6]
 800111a:	460b      	mov	r3, r1
 800111c:	80bb      	strh	r3, [r7, #4]
 800111e:	4613      	mov	r3, r2
 8001120:	70fb      	strb	r3, [r7, #3]
	if(x<0 || x>=DISPLAY_WIDTH || y<0 || y>=DISPLAY_HEIGHT)
 8001122:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001126:	2b00      	cmp	r3, #0
 8001128:	db60      	blt.n	80011ec <set+0xdc>
 800112a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800112e:	2b7f      	cmp	r3, #127	; 0x7f
 8001130:	dc5c      	bgt.n	80011ec <set+0xdc>
 8001132:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001136:	2b00      	cmp	r3, #0
 8001138:	db58      	blt.n	80011ec <set+0xdc>
 800113a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800113e:	2b3f      	cmp	r3, #63	; 0x3f
 8001140:	dc54      	bgt.n	80011ec <set+0xdc>
	#ifdef DISPLAY_FLIP
		x = DISPLAY_WIDTH - x - 1;
		y = DISPLAY_HEIGHT - y - 1;
	#endif

	if(color) {
 8001142:	78fb      	ldrb	r3, [r7, #3]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d027      	beq.n	8001198 <set+0x88>
		buffer[x + (y/8)*DISPLAY_WIDTH] |=(1<<(y%8));
 8001148:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800114c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001150:	2b00      	cmp	r3, #0
 8001152:	da00      	bge.n	8001156 <set+0x46>
 8001154:	3307      	adds	r3, #7
 8001156:	10db      	asrs	r3, r3, #3
 8001158:	b218      	sxth	r0, r3
 800115a:	4603      	mov	r3, r0
 800115c:	01db      	lsls	r3, r3, #7
 800115e:	4413      	add	r3, r2
 8001160:	4a25      	ldr	r2, [pc, #148]	; (80011f8 <set+0xe8>)
 8001162:	5cd3      	ldrb	r3, [r2, r3]
 8001164:	b25a      	sxtb	r2, r3
 8001166:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800116a:	4259      	negs	r1, r3
 800116c:	f003 0307 	and.w	r3, r3, #7
 8001170:	f001 0107 	and.w	r1, r1, #7
 8001174:	bf58      	it	pl
 8001176:	424b      	negpl	r3, r1
 8001178:	b21b      	sxth	r3, r3
 800117a:	4619      	mov	r1, r3
 800117c:	2301      	movs	r3, #1
 800117e:	408b      	lsls	r3, r1
 8001180:	b25b      	sxtb	r3, r3
 8001182:	4313      	orrs	r3, r2
 8001184:	b259      	sxtb	r1, r3
 8001186:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800118a:	4603      	mov	r3, r0
 800118c:	01db      	lsls	r3, r3, #7
 800118e:	4413      	add	r3, r2
 8001190:	b2c9      	uxtb	r1, r1
 8001192:	4a19      	ldr	r2, [pc, #100]	; (80011f8 <set+0xe8>)
 8001194:	54d1      	strb	r1, [r2, r3]
 8001196:	e02a      	b.n	80011ee <set+0xde>
	} else {
		buffer[x + (y/8)*DISPLAY_WIDTH] &=~(1<<(y%8));
 8001198:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800119c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	da00      	bge.n	80011a6 <set+0x96>
 80011a4:	3307      	adds	r3, #7
 80011a6:	10db      	asrs	r3, r3, #3
 80011a8:	b218      	sxth	r0, r3
 80011aa:	4603      	mov	r3, r0
 80011ac:	01db      	lsls	r3, r3, #7
 80011ae:	4413      	add	r3, r2
 80011b0:	4a11      	ldr	r2, [pc, #68]	; (80011f8 <set+0xe8>)
 80011b2:	5cd3      	ldrb	r3, [r2, r3]
 80011b4:	b25a      	sxtb	r2, r3
 80011b6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011ba:	4259      	negs	r1, r3
 80011bc:	f003 0307 	and.w	r3, r3, #7
 80011c0:	f001 0107 	and.w	r1, r1, #7
 80011c4:	bf58      	it	pl
 80011c6:	424b      	negpl	r3, r1
 80011c8:	b21b      	sxth	r3, r3
 80011ca:	4619      	mov	r1, r3
 80011cc:	2301      	movs	r3, #1
 80011ce:	408b      	lsls	r3, r1
 80011d0:	b25b      	sxtb	r3, r3
 80011d2:	43db      	mvns	r3, r3
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	4013      	ands	r3, r2
 80011d8:	b259      	sxtb	r1, r3
 80011da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011de:	4603      	mov	r3, r0
 80011e0:	01db      	lsls	r3, r3, #7
 80011e2:	4413      	add	r3, r2
 80011e4:	b2c9      	uxtb	r1, r1
 80011e6:	4a04      	ldr	r2, [pc, #16]	; (80011f8 <set+0xe8>)
 80011e8:	54d1      	strb	r1, [r2, r3]
 80011ea:	e000      	b.n	80011ee <set+0xde>
		return;
 80011ec:	bf00      	nop
	}
}
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	200004bc 	.word	0x200004bc

080011fc <display_init>:
	#endif

	return ((buffer[x + (y/8)*DISPLAY_WIDTH] & (1<<(y%8)))>0);
}

void display_init() {
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0

	write_cmd(0xAE);	// display off
 8001200:	20ae      	movs	r0, #174	; 0xae
 8001202:	f7ff ff53 	bl	80010ac <write_cmd>
	write_cmd(0x20);	// set memory addressing mode
 8001206:	2020      	movs	r0, #32
 8001208:	f7ff ff50 	bl	80010ac <write_cmd>
	write_cmd(0x00);	// horizontal addressing mode
 800120c:	2000      	movs	r0, #0
 800120e:	f7ff ff4d 	bl	80010ac <write_cmd>
	write_cmd(0xB0);	// set page start address for page addressing mode
 8001212:	20b0      	movs	r0, #176	; 0xb0
 8001214:	f7ff ff4a 	bl	80010ac <write_cmd>
	//write_cmd(0xC0);	// mirror vertically
	write_cmd(0xC8);	// set COM output scan direction mode
 8001218:	20c8      	movs	r0, #200	; 0xc8
 800121a:	f7ff ff47 	bl	80010ac <write_cmd>
	write_cmd(0x00);	// set low column address
 800121e:	2000      	movs	r0, #0
 8001220:	f7ff ff44 	bl	80010ac <write_cmd>
	write_cmd(0x10);	// set high column address
 8001224:	2010      	movs	r0, #16
 8001226:	f7ff ff41 	bl	80010ac <write_cmd>
	write_cmd(0x40);	// set start line address
 800122a:	2040      	movs	r0, #64	; 0x40
 800122c:	f7ff ff3e 	bl	80010ac <write_cmd>
	write_cmd(0x81);	// set contrast
 8001230:	2081      	movs	r0, #129	; 0x81
 8001232:	f7ff ff3b 	bl	80010ac <write_cmd>
	write_cmd(0xFF);	//
 8001236:	20ff      	movs	r0, #255	; 0xff
 8001238:	f7ff ff38 	bl	80010ac <write_cmd>
	//write_cmd(0xA0);	// mirror horizontally
	write_cmd(0xA1);	// set segment remap 0 to 127
 800123c:	20a1      	movs	r0, #161	; 0xa1
 800123e:	f7ff ff35 	bl	80010ac <write_cmd>
	//write_cmd(0xA7);	// inverse colors
	write_cmd(0xA6);	// set normal color
 8001242:	20a6      	movs	r0, #166	; 0xa6
 8001244:	f7ff ff32 	bl	80010ac <write_cmd>
	write_cmd(0xA8);	// set multiplex ratio 1 to 64
 8001248:	20a8      	movs	r0, #168	; 0xa8
 800124a:	f7ff ff2f 	bl	80010ac <write_cmd>
	write_cmd(0x3F);	//
 800124e:	203f      	movs	r0, #63	; 0x3f
 8001250:	f7ff ff2c 	bl	80010ac <write_cmd>
	write_cmd(0xA4);	// output follows RAM content
 8001254:	20a4      	movs	r0, #164	; 0xa4
 8001256:	f7ff ff29 	bl	80010ac <write_cmd>
	write_cmd(0xD3);	// set display offset
 800125a:	20d3      	movs	r0, #211	; 0xd3
 800125c:	f7ff ff26 	bl	80010ac <write_cmd>
	write_cmd(0x00);	//
 8001260:	2000      	movs	r0, #0
 8001262:	f7ff ff23 	bl	80010ac <write_cmd>
	write_cmd(0xD5);	// set display clock divide ratio
 8001266:	20d5      	movs	r0, #213	; 0xd5
 8001268:	f7ff ff20 	bl	80010ac <write_cmd>
	write_cmd(0xF0);	//
 800126c:	20f0      	movs	r0, #240	; 0xf0
 800126e:	f7ff ff1d 	bl	80010ac <write_cmd>
	write_cmd(0xD9);	// set pre-charge period
 8001272:	20d9      	movs	r0, #217	; 0xd9
 8001274:	f7ff ff1a 	bl	80010ac <write_cmd>
	write_cmd(0x22);	//
 8001278:	2022      	movs	r0, #34	; 0x22
 800127a:	f7ff ff17 	bl	80010ac <write_cmd>
	write_cmd(0xDA);	// set COM pins hardware configuration
 800127e:	20da      	movs	r0, #218	; 0xda
 8001280:	f7ff ff14 	bl	80010ac <write_cmd>
	write_cmd(0x12);	//
 8001284:	2012      	movs	r0, #18
 8001286:	f7ff ff11 	bl	80010ac <write_cmd>
	write_cmd(0xDB);	// set VCOMH
 800128a:	20db      	movs	r0, #219	; 0xdb
 800128c:	f7ff ff0e 	bl	80010ac <write_cmd>
	write_cmd(0x20);	//
 8001290:	2020      	movs	r0, #32
 8001292:	f7ff ff0b 	bl	80010ac <write_cmd>
	write_cmd(0x8D);	// set DC-DC enable
 8001296:	208d      	movs	r0, #141	; 0x8d
 8001298:	f7ff ff08 	bl	80010ac <write_cmd>
	write_cmd(0x14);	//
 800129c:	2014      	movs	r0, #20
 800129e:	f7ff ff05 	bl	80010ac <write_cmd>
	write_cmd(0xAF);	// set display on
 80012a2:	20af      	movs	r0, #175	; 0xaf
 80012a4:	f7ff ff02 	bl	80010ac <write_cmd>

	display_fill(DISPLAY_COLOR_BLACK);
 80012a8:	2000      	movs	r0, #0
 80012aa:	f000 f803 	bl	80012b4 <display_fill>
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
	...

080012b4 <display_fill>:

void display_fill(const display_color_t color) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	71fb      	strb	r3, [r7, #7]
	if(color)
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d006      	beq.n	80012d2 <display_fill+0x1e>
		memset(buffer, 0xFF, DISPLAY_WIDTH*DISPLAY_HEIGHT/8);
 80012c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012c8:	21ff      	movs	r1, #255	; 0xff
 80012ca:	4807      	ldr	r0, [pc, #28]	; (80012e8 <display_fill+0x34>)
 80012cc:	f00a fd12 	bl	800bcf4 <memset>
	else
		memset(buffer, 0x00, DISPLAY_WIDTH*DISPLAY_HEIGHT/8);
}
 80012d0:	e005      	b.n	80012de <display_fill+0x2a>
		memset(buffer, 0x00, DISPLAY_WIDTH*DISPLAY_HEIGHT/8);
 80012d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012d6:	2100      	movs	r1, #0
 80012d8:	4803      	ldr	r0, [pc, #12]	; (80012e8 <display_fill+0x34>)
 80012da:	f00a fd0b 	bl	800bcf4 <memset>
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	200004bc 	.word	0x200004bc

080012ec <display_render>:

void display_render() {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
	for(uint8_t i=0; i<DISPLAY_HEIGHT/8; i++) {
 80012f2:	2300      	movs	r3, #0
 80012f4:	71fb      	strb	r3, [r7, #7]
 80012f6:	e016      	b.n	8001326 <display_render+0x3a>
		write_cmd(0xB0 + i);	// set current RAM page address
 80012f8:	79fb      	ldrb	r3, [r7, #7]
 80012fa:	3b50      	subs	r3, #80	; 0x50
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff fed4 	bl	80010ac <write_cmd>
		write_cmd(0x00);
 8001304:	2000      	movs	r0, #0
 8001306:	f7ff fed1 	bl	80010ac <write_cmd>
		write_cmd(0x10);
 800130a:	2010      	movs	r0, #16
 800130c:	f7ff fece 	bl	80010ac <write_cmd>
		write_buffer(&buffer[DISPLAY_WIDTH*i], DISPLAY_WIDTH);
 8001310:	79fb      	ldrb	r3, [r7, #7]
 8001312:	01db      	lsls	r3, r3, #7
 8001314:	4a08      	ldr	r2, [pc, #32]	; (8001338 <display_render+0x4c>)
 8001316:	4413      	add	r3, r2
 8001318:	2180      	movs	r1, #128	; 0x80
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff fede 	bl	80010dc <write_buffer>
	for(uint8_t i=0; i<DISPLAY_HEIGHT/8; i++) {
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	3301      	adds	r3, #1
 8001324:	71fb      	strb	r3, [r7, #7]
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	2b07      	cmp	r3, #7
 800132a:	d9e5      	bls.n	80012f8 <display_render+0xc>
	}
}
 800132c:	bf00      	nop
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	200004bc 	.word	0x200004bc

0800133c <display_bitmap>:
			set(i + x, j + y, !get(i + x, j + y));
		}
	}
}

void display_bitmap(const int16_t x, const int16_t y, const display_color_t color, const void *src, const int16_t w, const int16_t h) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	4603      	mov	r3, r0
 8001346:	81fb      	strh	r3, [r7, #14]
 8001348:	460b      	mov	r3, r1
 800134a:	81bb      	strh	r3, [r7, #12]
 800134c:	4613      	mov	r3, r2
 800134e:	72fb      	strb	r3, [r7, #11]
	const uint16_t byte_per_row = ceilf((float)w/8.f);
 8001350:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001354:	ee07 3a90 	vmov	s15, r3
 8001358:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800135c:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8001360:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001364:	eeb0 0a47 	vmov.f32	s0, s14
 8001368:	f00f f972 	bl	8010650 <ceilf>
 800136c:	eef0 7a40 	vmov.f32	s15, s0
 8001370:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001374:	ee17 3a90 	vmov	r3, s15
 8001378:	827b      	strh	r3, [r7, #18]

	for(int16_t i=0; i<h; i++) {
 800137a:	2300      	movs	r3, #0
 800137c:	82fb      	strh	r3, [r7, #22]
 800137e:	e05a      	b.n	8001436 <display_bitmap+0xfa>
		for(int16_t j=0; j<w; j++) {
 8001380:	2300      	movs	r3, #0
 8001382:	82bb      	strh	r3, [r7, #20]
 8001384:	e04b      	b.n	800141e <display_bitmap+0xe2>

			if(((uint8_t *)src)[i*byte_per_row + j/8] & (1<<(7 - j%8)))
 8001386:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800138a:	8a7a      	ldrh	r2, [r7, #18]
 800138c:	fb03 f202 	mul.w	r2, r3, r2
 8001390:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001394:	2b00      	cmp	r3, #0
 8001396:	da00      	bge.n	800139a <display_bitmap+0x5e>
 8001398:	3307      	adds	r3, #7
 800139a:	10db      	asrs	r3, r3, #3
 800139c:	b21b      	sxth	r3, r3
 800139e:	4413      	add	r3, r2
 80013a0:	461a      	mov	r2, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4413      	add	r3, r2
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	4619      	mov	r1, r3
 80013aa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80013ae:	425a      	negs	r2, r3
 80013b0:	f003 0307 	and.w	r3, r3, #7
 80013b4:	f002 0207 	and.w	r2, r2, #7
 80013b8:	bf58      	it	pl
 80013ba:	4253      	negpl	r3, r2
 80013bc:	b21b      	sxth	r3, r3
 80013be:	f1c3 0307 	rsb	r3, r3, #7
 80013c2:	fa41 f303 	asr.w	r3, r1, r3
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d00e      	beq.n	80013ec <display_bitmap+0xb0>
				set(j + x, i + y, color);
 80013ce:	8aba      	ldrh	r2, [r7, #20]
 80013d0:	89fb      	ldrh	r3, [r7, #14]
 80013d2:	4413      	add	r3, r2
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	b218      	sxth	r0, r3
 80013d8:	8afa      	ldrh	r2, [r7, #22]
 80013da:	89bb      	ldrh	r3, [r7, #12]
 80013dc:	4413      	add	r3, r2
 80013de:	b29b      	uxth	r3, r3
 80013e0:	b21b      	sxth	r3, r3
 80013e2:	7afa      	ldrb	r2, [r7, #11]
 80013e4:	4619      	mov	r1, r3
 80013e6:	f7ff fe93 	bl	8001110 <set>
 80013ea:	e012      	b.n	8001412 <display_bitmap+0xd6>
			else
				set(j + x, i + y, !color);
 80013ec:	8aba      	ldrh	r2, [r7, #20]
 80013ee:	89fb      	ldrh	r3, [r7, #14]
 80013f0:	4413      	add	r3, r2
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	b218      	sxth	r0, r3
 80013f6:	8afa      	ldrh	r2, [r7, #22]
 80013f8:	89bb      	ldrh	r3, [r7, #12]
 80013fa:	4413      	add	r3, r2
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	b219      	sxth	r1, r3
 8001400:	7afb      	ldrb	r3, [r7, #11]
 8001402:	2b00      	cmp	r3, #0
 8001404:	bf0c      	ite	eq
 8001406:	2301      	moveq	r3, #1
 8001408:	2300      	movne	r3, #0
 800140a:	b2db      	uxtb	r3, r3
 800140c:	461a      	mov	r2, r3
 800140e:	f7ff fe7f 	bl	8001110 <set>
		for(int16_t j=0; j<w; j++) {
 8001412:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001416:	b29b      	uxth	r3, r3
 8001418:	3301      	adds	r3, #1
 800141a:	b29b      	uxth	r3, r3
 800141c:	82bb      	strh	r3, [r7, #20]
 800141e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001422:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001426:	429a      	cmp	r2, r3
 8001428:	dbad      	blt.n	8001386 <display_bitmap+0x4a>
	for(int16_t i=0; i<h; i++) {
 800142a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800142e:	b29b      	uxth	r3, r3
 8001430:	3301      	adds	r3, #1
 8001432:	b29b      	uxth	r3, r3
 8001434:	82fb      	strh	r3, [r7, #22]
 8001436:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800143a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800143e:	429a      	cmp	r2, r3
 8001440:	db9e      	blt.n	8001380 <display_bitmap+0x44>
		}
	}
}
 8001442:	bf00      	nop
 8001444:	bf00      	nop
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}

0800144c <character>:

static void character(const int16_t x, const int16_t y, const display_color_t color, const display_font_t font, const char c) {
 800144c:	b082      	sub	sp, #8
 800144e:	b580      	push	{r7, lr}
 8001450:	b086      	sub	sp, #24
 8001452:	af00      	add	r7, sp, #0
 8001454:	627b      	str	r3, [r7, #36]	; 0x24
 8001456:	4603      	mov	r3, r0
 8001458:	80fb      	strh	r3, [r7, #6]
 800145a:	460b      	mov	r3, r1
 800145c:	80bb      	strh	r3, [r7, #4]
 800145e:	4613      	mov	r3, r2
 8001460:	70fb      	strb	r3, [r7, #3]
	const void *src = &font.data[(c - ' ')*font.height];
 8001462:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001464:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001468:	3b20      	subs	r3, #32
 800146a:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 800146e:	fb01 f303 	mul.w	r3, r1, r3
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	4413      	add	r3, r2
 8001476:	613b      	str	r3, [r7, #16]
	const uint16_t byte_per_row = ceilf((float)font.width/16.f);
 8001478:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800147c:	ee07 3a90 	vmov	s15, r3
 8001480:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001484:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001488:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800148c:	eeb0 0a47 	vmov.f32	s0, s14
 8001490:	f00f f8de 	bl	8010650 <ceilf>
 8001494:	eef0 7a40 	vmov.f32	s15, s0
 8001498:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800149c:	ee17 3a90 	vmov	r3, s15
 80014a0:	81fb      	strh	r3, [r7, #14]

	for(int16_t i=0; i<font.height; i++) {
 80014a2:	2300      	movs	r3, #0
 80014a4:	82fb      	strh	r3, [r7, #22]
 80014a6:	e05a      	b.n	800155e <character+0x112>
		for(int16_t j=0; j<font.width; j++) {
 80014a8:	2300      	movs	r3, #0
 80014aa:	82bb      	strh	r3, [r7, #20]
 80014ac:	e04b      	b.n	8001546 <character+0xfa>

			if(((uint16_t *)src)[i*byte_per_row + j/16] & (1<<(15 - j%16)))
 80014ae:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80014b2:	89fa      	ldrh	r2, [r7, #14]
 80014b4:	fb03 f202 	mul.w	r2, r3, r2
 80014b8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	da00      	bge.n	80014c2 <character+0x76>
 80014c0:	330f      	adds	r3, #15
 80014c2:	111b      	asrs	r3, r3, #4
 80014c4:	b21b      	sxth	r3, r3
 80014c6:	4413      	add	r3, r2
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	4413      	add	r3, r2
 80014ce:	881b      	ldrh	r3, [r3, #0]
 80014d0:	4619      	mov	r1, r3
 80014d2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80014d6:	425a      	negs	r2, r3
 80014d8:	f003 030f 	and.w	r3, r3, #15
 80014dc:	f002 020f 	and.w	r2, r2, #15
 80014e0:	bf58      	it	pl
 80014e2:	4253      	negpl	r3, r2
 80014e4:	b21b      	sxth	r3, r3
 80014e6:	f1c3 030f 	rsb	r3, r3, #15
 80014ea:	fa41 f303 	asr.w	r3, r1, r3
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d00e      	beq.n	8001514 <character+0xc8>
				set(j + x, i + y, color);
 80014f6:	8aba      	ldrh	r2, [r7, #20]
 80014f8:	88fb      	ldrh	r3, [r7, #6]
 80014fa:	4413      	add	r3, r2
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	b218      	sxth	r0, r3
 8001500:	8afa      	ldrh	r2, [r7, #22]
 8001502:	88bb      	ldrh	r3, [r7, #4]
 8001504:	4413      	add	r3, r2
 8001506:	b29b      	uxth	r3, r3
 8001508:	b21b      	sxth	r3, r3
 800150a:	78fa      	ldrb	r2, [r7, #3]
 800150c:	4619      	mov	r1, r3
 800150e:	f7ff fdff 	bl	8001110 <set>
 8001512:	e012      	b.n	800153a <character+0xee>
			else
				set(j + x, i + y, !color);
 8001514:	8aba      	ldrh	r2, [r7, #20]
 8001516:	88fb      	ldrh	r3, [r7, #6]
 8001518:	4413      	add	r3, r2
 800151a:	b29b      	uxth	r3, r3
 800151c:	b218      	sxth	r0, r3
 800151e:	8afa      	ldrh	r2, [r7, #22]
 8001520:	88bb      	ldrh	r3, [r7, #4]
 8001522:	4413      	add	r3, r2
 8001524:	b29b      	uxth	r3, r3
 8001526:	b219      	sxth	r1, r3
 8001528:	78fb      	ldrb	r3, [r7, #3]
 800152a:	2b00      	cmp	r3, #0
 800152c:	bf0c      	ite	eq
 800152e:	2301      	moveq	r3, #1
 8001530:	2300      	movne	r3, #0
 8001532:	b2db      	uxtb	r3, r3
 8001534:	461a      	mov	r2, r3
 8001536:	f7ff fdeb 	bl	8001110 <set>
		for(int16_t j=0; j<font.width; j++) {
 800153a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800153e:	b29b      	uxth	r3, r3
 8001540:	3301      	adds	r3, #1
 8001542:	b29b      	uxth	r3, r3
 8001544:	82bb      	strh	r3, [r7, #20]
 8001546:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800154a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800154e:	4293      	cmp	r3, r2
 8001550:	dbad      	blt.n	80014ae <character+0x62>
	for(int16_t i=0; i<font.height; i++) {
 8001552:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001556:	b29b      	uxth	r3, r3
 8001558:	3301      	adds	r3, #1
 800155a:	b29b      	uxth	r3, r3
 800155c:	82fb      	strh	r3, [r7, #22]
 800155e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001562:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001566:	4293      	cmp	r3, r2
 8001568:	db9e      	blt.n	80014a8 <character+0x5c>
		}
	}
}
 800156a:	bf00      	nop
 800156c:	bf00      	nop
 800156e:	3718      	adds	r7, #24
 8001570:	46bd      	mov	sp, r7
 8001572:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001576:	b002      	add	sp, #8
 8001578:	4770      	bx	lr

0800157a <display_printf>:

void display_printf(const int16_t x, const int16_t y, const display_color_t color, const display_font_t font, const char *format, ...) {
 800157a:	b40c      	push	{r2, r3}
 800157c:	b580      	push	{r7, lr}
 800157e:	b08e      	sub	sp, #56	; 0x38
 8001580:	af02      	add	r7, sp, #8
 8001582:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001584:	4603      	mov	r3, r0
 8001586:	80fb      	strh	r3, [r7, #6]
 8001588:	460b      	mov	r3, r1
 800158a:	80bb      	strh	r3, [r7, #4]
 800158c:	4613      	mov	r3, r2
 800158e:	70fb      	strb	r3, [r7, #3]
	va_list valist;
	va_start(valist, format);
 8001590:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001594:	627b      	str	r3, [r7, #36]	; 0x24

	char buffer[22] = {0};
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	f107 0310 	add.w	r3, r7, #16
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]
 80015a8:	821a      	strh	r2, [r3, #16]
	vsnprintf(buffer, 22, format, valist);
 80015aa:	f107 000c 	add.w	r0, r7, #12
 80015ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80015b2:	2116      	movs	r1, #22
 80015b4:	f00c f928 	bl	800d808 <vsniprintf>

	const size_t n = strlen(buffer);
 80015b8:	f107 030c 	add.w	r3, r7, #12
 80015bc:	4618      	mov	r0, r3
 80015be:	f7fe fe0f 	bl	80001e0 <strlen>
 80015c2:	62b8      	str	r0, [r7, #40]	; 0x28

	for(size_t i=0; i<n; i++) {
 80015c4:	2300      	movs	r3, #0
 80015c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015c8:	e01c      	b.n	8001604 <display_printf+0x8a>
		character(x + i*font.width, y, color, font, buffer[i]);
 80015ca:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80015ce:	b29a      	uxth	r2, r3
 80015d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	fb12 f303 	smulbb	r3, r2, r3
 80015d8:	b29a      	uxth	r2, r3
 80015da:	88fb      	ldrh	r3, [r7, #6]
 80015dc:	4413      	add	r3, r2
 80015de:	b29b      	uxth	r3, r3
 80015e0:	b218      	sxth	r0, r3
 80015e2:	f107 020c 	add.w	r2, r7, #12
 80015e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015e8:	4413      	add	r3, r2
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	78fa      	ldrb	r2, [r7, #3]
 80015ee:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80015f2:	9301      	str	r3, [sp, #4]
 80015f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015f6:	9300      	str	r3, [sp, #0]
 80015f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015fa:	f7ff ff27 	bl	800144c <character>
	for(size_t i=0; i<n; i++) {
 80015fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001600:	3301      	adds	r3, #1
 8001602:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001604:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001608:	429a      	cmp	r2, r3
 800160a:	d3de      	bcc.n	80015ca <display_printf+0x50>
	}
}
 800160c:	bf00      	nop
 800160e:	bf00      	nop
 8001610:	3730      	adds	r7, #48	; 0x30
 8001612:	46bd      	mov	sp, r7
 8001614:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001618:	b002      	add	sp, #8
 800161a:	4770      	bx	lr

0800161c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b096      	sub	sp, #88	; 0x58
 8001620:	af04      	add	r7, sp, #16
  uint32_t refSpadCount;
  uint8_t isApertureSpads;
  uint8_t VhvSettings;
  uint8_t PhaseCal;

  uint8_t speed = 0;
 8001622:	2300      	movs	r3, #0
 8001624:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001628:	f001 fa02 	bl	8002a30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800162c:	f000 f988 	bl	8001940 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001630:	f000 fc2a 	bl	8001e88 <MX_GPIO_Init>
  MX_DMA_Init();
 8001634:	f000 fc08 	bl	8001e48 <MX_DMA_Init>
  MX_I2C1_Init();
 8001638:	f000 fa5c 	bl	8001af4 <MX_I2C1_Init>
  MX_I2C3_Init();
 800163c:	f000 fab6 	bl	8001bac <MX_I2C3_Init>
  MX_ADC1_Init();
 8001640:	f000 f9dc 	bl	80019fc <MX_ADC1_Init>
  MX_I2C2_Init();
 8001644:	f000 fa84 	bl	8001b50 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 8001648:	f000 fbd4 	bl	8001df4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800164c:	f000 fadc 	bl	8001c08 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001650:	f000 fb50 	bl	8001cf4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001654:	2100      	movs	r1, #0
 8001656:	48a7      	ldr	r0, [pc, #668]	; (80018f4 <main+0x2d8>)
 8001658:	f004 fae0 	bl	8005c1c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800165c:	2100      	movs	r1, #0
 800165e:	48a6      	ldr	r0, [pc, #664]	; (80018f8 <main+0x2dc>)
 8001660:	f004 fadc 	bl	8005c1c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001664:	2104      	movs	r1, #4
 8001666:	48a4      	ldr	r0, [pc, #656]	; (80018f8 <main+0x2dc>)
 8001668:	f004 fad8 	bl	8005c1c <HAL_TIM_PWM_Start>

  HAL_Delay(10);
 800166c:	200a      	movs	r0, #10
 800166e:	f001 fa51 	bl	8002b14 <HAL_Delay>
  display_init();
 8001672:	f7ff fdc3 	bl	80011fc <display_init>

  TOF3.vl53l0x_c.I2cHandle = &hi2c1;
 8001676:	4ba1      	ldr	r3, [pc, #644]	; (80018fc <main+0x2e0>)
 8001678:	4aa1      	ldr	r2, [pc, #644]	; (8001900 <main+0x2e4>)
 800167a:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
  TOF3.vl53l0x_c.I2cDevAddr = 0x52;
 800167e:	4b9f      	ldr	r3, [pc, #636]	; (80018fc <main+0x2e0>)
 8001680:	2252      	movs	r2, #82	; 0x52
 8001682:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c

  TOF4.vl53l0x_c.I2cHandle = &hi2c3;
 8001686:	4b9f      	ldr	r3, [pc, #636]	; (8001904 <main+0x2e8>)
 8001688:	4a9f      	ldr	r2, [pc, #636]	; (8001908 <main+0x2ec>)
 800168a:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
  TOF4.vl53l0x_c.I2cDevAddr = 0x52;
 800168e:	4b9d      	ldr	r3, [pc, #628]	; (8001904 <main+0x2e8>)
 8001690:	2252      	movs	r2, #82	; 0x52
 8001692:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c

  HAL_GPIO_WritePin(TOF_X3_GPIO_Port, TOF_X3_Pin, GPIO_PIN_RESET); // Disable XSHUT
 8001696:	2200      	movs	r2, #0
 8001698:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800169c:	489b      	ldr	r0, [pc, #620]	; (800190c <main+0x2f0>)
 800169e:	f002 fc7d 	bl	8003f9c <HAL_GPIO_WritePin>
  HAL_Delay(20);
 80016a2:	2014      	movs	r0, #20
 80016a4:	f001 fa36 	bl	8002b14 <HAL_Delay>
  HAL_GPIO_WritePin(TOF_X3_GPIO_Port, TOF_X3_Pin, GPIO_PIN_SET); // Enable XSHUT
 80016a8:	2201      	movs	r2, #1
 80016aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016ae:	4897      	ldr	r0, [pc, #604]	; (800190c <main+0x2f0>)
 80016b0:	f002 fc74 	bl	8003f9c <HAL_GPIO_WritePin>
  HAL_Delay(20);
 80016b4:	2014      	movs	r0, #20
 80016b6:	f001 fa2d 	bl	8002b14 <HAL_Delay>

  HAL_GPIO_WritePin(TOF_X4_GPIO_Port, TOF_X4_Pin, GPIO_PIN_RESET); // Disable XSHUT
 80016ba:	2200      	movs	r2, #0
 80016bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016c0:	4893      	ldr	r0, [pc, #588]	; (8001910 <main+0x2f4>)
 80016c2:	f002 fc6b 	bl	8003f9c <HAL_GPIO_WritePin>
  HAL_Delay(20);
 80016c6:	2014      	movs	r0, #20
 80016c8:	f001 fa24 	bl	8002b14 <HAL_Delay>
  HAL_GPIO_WritePin(TOF_X4_GPIO_Port, TOF_X4_Pin, GPIO_PIN_SET); // Enable XSHUT
 80016cc:	2201      	movs	r2, #1
 80016ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016d2:	488f      	ldr	r0, [pc, #572]	; (8001910 <main+0x2f4>)
 80016d4:	f002 fc62 	bl	8003f9c <HAL_GPIO_WritePin>
  HAL_Delay(20);
 80016d8:	2014      	movs	r0, #20
 80016da:	f001 fa1b 	bl	8002b14 <HAL_Delay>

  tof_vl53l0_init(&TOF3.vl53l0x_c, &VhvSettings , &PhaseCal, &refSpadCount, &isApertureSpads);
 80016de:	1d38      	adds	r0, r7, #4
 80016e0:	1c7a      	adds	r2, r7, #1
 80016e2:	1cb9      	adds	r1, r7, #2
 80016e4:	1cfb      	adds	r3, r7, #3
 80016e6:	9300      	str	r3, [sp, #0]
 80016e8:	4603      	mov	r3, r0
 80016ea:	488a      	ldr	r0, [pc, #552]	; (8001914 <main+0x2f8>)
 80016ec:	f001 f92e 	bl	800294c <tof_vl53l0_init>
  tof_vl53l0_init(&TOF4.vl53l0x_c, &VhvSettings , &PhaseCal, &refSpadCount, &isApertureSpads);
 80016f0:	1d38      	adds	r0, r7, #4
 80016f2:	1c7a      	adds	r2, r7, #1
 80016f4:	1cb9      	adds	r1, r7, #2
 80016f6:	1cfb      	adds	r3, r7, #3
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	4603      	mov	r3, r0
 80016fc:	4886      	ldr	r0, [pc, #536]	; (8001918 <main+0x2fc>)
 80016fe:	f001 f925 	bl	800294c <tof_vl53l0_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  motor_L_set_direction(FORWARD);
 8001702:	2000      	movs	r0, #0
 8001704:	f000 fc9e 	bl	8002044 <motor_L_set_direction>
  motor_R_set_direction(FORWARD);
 8001708:	2000      	movs	r0, #0
 800170a:	f000 fcc7 	bl	800209c <motor_R_set_direction>
  HAL_ADC_Start_DMA(&hadc1, values_adc, 4);
 800170e:	f107 0308 	add.w	r3, r7, #8
 8001712:	2204      	movs	r2, #4
 8001714:	4619      	mov	r1, r3
 8001716:	4881      	ldr	r0, [pc, #516]	; (800191c <main+0x300>)
 8001718:	f001 fa64 	bl	8002be4 <HAL_ADC_Start_DMA>

  display_printf(15, 20, DISPLAY_COLOR_WHITE, display_font_7x10, "Miras minisumo");
 800171c:	4b80      	ldr	r3, [pc, #512]	; (8001920 <main+0x304>)
 800171e:	4a81      	ldr	r2, [pc, #516]	; (8001924 <main+0x308>)
 8001720:	9201      	str	r2, [sp, #4]
 8001722:	685a      	ldr	r2, [r3, #4]
 8001724:	9200      	str	r2, [sp, #0]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2201      	movs	r2, #1
 800172a:	2114      	movs	r1, #20
 800172c:	200f      	movs	r0, #15
 800172e:	f7ff ff24 	bl	800157a <display_printf>
  display_render();
 8001732:	f7ff fddb 	bl	80012ec <display_render>
  servo_set_eangle(45);
 8001736:	202d      	movs	r0, #45	; 0x2d
 8001738:	f000 fcd8 	bl	80020ec <servo_set_eangle>

  HAL_Delay(500);
 800173c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001740:	f001 f9e8 	bl	8002b14 <HAL_Delay>
  battery.adc_reading = values_adc[0];
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	b29b      	uxth	r3, r3
 8001748:	833b      	strh	r3, [r7, #24]
  initAverage(& (battery.adc_average), battery.adc_reading);
 800174a:	8b3a      	ldrh	r2, [r7, #24]
 800174c:	f107 0318 	add.w	r3, r7, #24
 8001750:	330c      	adds	r3, #12
 8001752:	4611      	mov	r1, r2
 8001754:	4618      	mov	r0, r3
 8001756:	f000 fce5 	bl	8002124 <initAverage>

  while (1)
  {
	motor_L_set_speed(speed);
 800175a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800175e:	4618      	mov	r0, r3
 8001760:	f000 fc4c 	bl	8001ffc <motor_L_set_speed>
	motor_R_set_speed(100 - speed);
 8001764:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001768:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 800176c:	b2db      	uxtb	r3, r3
 800176e:	4618      	mov	r0, r3
 8001770:	f000 fc56 	bl	8002020 <motor_R_set_speed>
	speed += 5;
 8001774:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001778:	3305      	adds	r3, #5
 800177a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if(speed > 100){
 800177e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001782:	2b64      	cmp	r3, #100	; 0x64
 8001784:	d902      	bls.n	800178c <main+0x170>
		speed = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}

	if(HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin)){
 800178c:	2120      	movs	r1, #32
 800178e:	4860      	ldr	r0, [pc, #384]	; (8001910 <main+0x2f4>)
 8001790:	f002 fbec 	bl	8003f6c <HAL_GPIO_ReadPin>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d009      	beq.n	80017ae <main+0x192>
	  servo_set_eangle(0);
 800179a:	2000      	movs	r0, #0
 800179c:	f000 fca6 	bl	80020ec <servo_set_eangle>
	  HAL_GPIO_WritePin(user_LED_GPIO_Port, user_LED_Pin, GPIO_PIN_SET);
 80017a0:	2201      	movs	r2, #1
 80017a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017a6:	4860      	ldr	r0, [pc, #384]	; (8001928 <main+0x30c>)
 80017a8:	f002 fbf8 	bl	8003f9c <HAL_GPIO_WritePin>
 80017ac:	e008      	b.n	80017c0 <main+0x1a4>
	}
	else{
	  servo_set_eangle(180);
 80017ae:	20b4      	movs	r0, #180	; 0xb4
 80017b0:	f000 fc9c 	bl	80020ec <servo_set_eangle>
	  HAL_GPIO_WritePin(user_LED_GPIO_Port, user_LED_Pin, GPIO_PIN_RESET);
 80017b4:	2200      	movs	r2, #0
 80017b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017ba:	485b      	ldr	r0, [pc, #364]	; (8001928 <main+0x30c>)
 80017bc:	f002 fbee 	bl	8003f9c <HAL_GPIO_WritePin>
	}

	if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin))
 80017c0:	2110      	movs	r1, #16
 80017c2:	4852      	ldr	r0, [pc, #328]	; (800190c <main+0x2f0>)
 80017c4:	f002 fbd2 	bl	8003f6c <HAL_GPIO_ReadPin>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d006      	beq.n	80017dc <main+0x1c0>
		HAL_GPIO_WritePin(LS_ON_GPIO_Port, LS_ON_Pin, GPIO_PIN_SET);
 80017ce:	2201      	movs	r2, #1
 80017d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017d4:	484d      	ldr	r0, [pc, #308]	; (800190c <main+0x2f0>)
 80017d6:	f002 fbe1 	bl	8003f9c <HAL_GPIO_WritePin>
 80017da:	e005      	b.n	80017e8 <main+0x1cc>
	else
		HAL_GPIO_WritePin(LS_ON_GPIO_Port, LS_ON_Pin, GPIO_PIN_RESET);
 80017dc:	2200      	movs	r2, #0
 80017de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017e2:	484a      	ldr	r0, [pc, #296]	; (800190c <main+0x2f0>)
 80017e4:	f002 fbda 	bl	8003f9c <HAL_GPIO_WritePin>

	battery.adc_reading = values_adc[0];
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	833b      	strh	r3, [r7, #24]
	display_fill(DISPLAY_COLOR_BLACK);
 80017ee:	2000      	movs	r0, #0
 80017f0:	f7ff fd60 	bl	80012b4 <display_fill>
	display_bitmap(0, 0, DISPLAY_COLOR_WHITE, bitmap_konar_vertical_128_64, 128, 64);
 80017f4:	4b4d      	ldr	r3, [pc, #308]	; (800192c <main+0x310>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2240      	movs	r2, #64	; 0x40
 80017fa:	9201      	str	r2, [sp, #4]
 80017fc:	2280      	movs	r2, #128	; 0x80
 80017fe:	9200      	str	r2, [sp, #0]
 8001800:	2201      	movs	r2, #1
 8001802:	2100      	movs	r1, #0
 8001804:	2000      	movs	r0, #0
 8001806:	f7ff fd99 	bl	800133c <display_bitmap>
	display_printf(96, 0, DISPLAY_COLOR_WHITE, display_font_6x8, "%.2fV", calculateBatteryVoltage(& battery));
 800180a:	f107 0318 	add.w	r3, r7, #24
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff fbfa 	bl	8001008 <calculateBatteryVoltage>
 8001814:	ee10 3a10 	vmov	r3, s0
 8001818:	4618      	mov	r0, r3
 800181a:	f7fe fe9d 	bl	8000558 <__aeabi_f2d>
 800181e:	4602      	mov	r2, r0
 8001820:	460b      	mov	r3, r1
 8001822:	4943      	ldr	r1, [pc, #268]	; (8001930 <main+0x314>)
 8001824:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001828:	4b42      	ldr	r3, [pc, #264]	; (8001934 <main+0x318>)
 800182a:	9301      	str	r3, [sp, #4]
 800182c:	684b      	ldr	r3, [r1, #4]
 800182e:	9300      	str	r3, [sp, #0]
 8001830:	680b      	ldr	r3, [r1, #0]
 8001832:	2201      	movs	r2, #1
 8001834:	2100      	movs	r1, #0
 8001836:	2060      	movs	r0, #96	; 0x60
 8001838:	f7ff fe9f 	bl	800157a <display_printf>
	display_printf(0, 0, DISPLAY_COLOR_WHITE, display_font_6x8, "%d", (int) values_adc[1]);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	461a      	mov	r2, r3
 8001840:	4b3b      	ldr	r3, [pc, #236]	; (8001930 <main+0x314>)
 8001842:	9202      	str	r2, [sp, #8]
 8001844:	4a3c      	ldr	r2, [pc, #240]	; (8001938 <main+0x31c>)
 8001846:	9201      	str	r2, [sp, #4]
 8001848:	685a      	ldr	r2, [r3, #4]
 800184a:	9200      	str	r2, [sp, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2201      	movs	r2, #1
 8001850:	2100      	movs	r1, #0
 8001852:	2000      	movs	r0, #0
 8001854:	f7ff fe91 	bl	800157a <display_printf>
	display_printf(0, 10, DISPLAY_COLOR_WHITE, display_font_6x8, "%d", (int) values_adc[2]);
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	461a      	mov	r2, r3
 800185c:	4b34      	ldr	r3, [pc, #208]	; (8001930 <main+0x314>)
 800185e:	9202      	str	r2, [sp, #8]
 8001860:	4a35      	ldr	r2, [pc, #212]	; (8001938 <main+0x31c>)
 8001862:	9201      	str	r2, [sp, #4]
 8001864:	685a      	ldr	r2, [r3, #4]
 8001866:	9200      	str	r2, [sp, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	2201      	movs	r2, #1
 800186c:	210a      	movs	r1, #10
 800186e:	2000      	movs	r0, #0
 8001870:	f7ff fe83 	bl	800157a <display_printf>
	display_printf(0, 20, DISPLAY_COLOR_WHITE, display_font_6x8, "%d", (int) values_adc[3]);
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	461a      	mov	r2, r3
 8001878:	4b2d      	ldr	r3, [pc, #180]	; (8001930 <main+0x314>)
 800187a:	9202      	str	r2, [sp, #8]
 800187c:	4a2e      	ldr	r2, [pc, #184]	; (8001938 <main+0x31c>)
 800187e:	9201      	str	r2, [sp, #4]
 8001880:	685a      	ldr	r2, [r3, #4]
 8001882:	9200      	str	r2, [sp, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2201      	movs	r2, #1
 8001888:	2114      	movs	r1, #20
 800188a:	2000      	movs	r0, #0
 800188c:	f7ff fe75 	bl	800157a <display_printf>


	VL53L0X_PerformSingleRangingMeasurement(&(TOF3.vl53l0x_c), &(TOF3.RangingData));
 8001890:	491a      	ldr	r1, [pc, #104]	; (80018fc <main+0x2e0>)
 8001892:	4820      	ldr	r0, [pc, #128]	; (8001914 <main+0x2f8>)
 8001894:	f006 fcb4 	bl	8008200 <VL53L0X_PerformSingleRangingMeasurement>
	if(TOF3.RangingData.RangeStatus == 0){
 8001898:	4b18      	ldr	r3, [pc, #96]	; (80018fc <main+0x2e0>)
 800189a:	7e1b      	ldrb	r3, [r3, #24]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d10e      	bne.n	80018be <main+0x2a2>
		display_printf(0, 40, DISPLAY_COLOR_WHITE, display_font_6x8, "%i", TOF3.RangingData.RangeMilliMeter);
 80018a0:	4b16      	ldr	r3, [pc, #88]	; (80018fc <main+0x2e0>)
 80018a2:	891b      	ldrh	r3, [r3, #8]
 80018a4:	461a      	mov	r2, r3
 80018a6:	4b22      	ldr	r3, [pc, #136]	; (8001930 <main+0x314>)
 80018a8:	9202      	str	r2, [sp, #8]
 80018aa:	4a24      	ldr	r2, [pc, #144]	; (800193c <main+0x320>)
 80018ac:	9201      	str	r2, [sp, #4]
 80018ae:	685a      	ldr	r2, [r3, #4]
 80018b0:	9200      	str	r2, [sp, #0]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2201      	movs	r2, #1
 80018b6:	2128      	movs	r1, #40	; 0x28
 80018b8:	2000      	movs	r0, #0
 80018ba:	f7ff fe5e 	bl	800157a <display_printf>
	}

	VL53L0X_PerformSingleRangingMeasurement(&(TOF4.vl53l0x_c), &(TOF4.RangingData));
 80018be:	4911      	ldr	r1, [pc, #68]	; (8001904 <main+0x2e8>)
 80018c0:	4815      	ldr	r0, [pc, #84]	; (8001918 <main+0x2fc>)
 80018c2:	f006 fc9d 	bl	8008200 <VL53L0X_PerformSingleRangingMeasurement>
	if(TOF4.RangingData.RangeStatus == 0){
 80018c6:	4b0f      	ldr	r3, [pc, #60]	; (8001904 <main+0x2e8>)
 80018c8:	7e1b      	ldrb	r3, [r3, #24]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d10e      	bne.n	80018ec <main+0x2d0>
			display_printf(0, 50, DISPLAY_COLOR_WHITE, display_font_6x8, "%i", TOF4.RangingData.RangeMilliMeter);
 80018ce:	4b0d      	ldr	r3, [pc, #52]	; (8001904 <main+0x2e8>)
 80018d0:	891b      	ldrh	r3, [r3, #8]
 80018d2:	461a      	mov	r2, r3
 80018d4:	4b16      	ldr	r3, [pc, #88]	; (8001930 <main+0x314>)
 80018d6:	9202      	str	r2, [sp, #8]
 80018d8:	4a18      	ldr	r2, [pc, #96]	; (800193c <main+0x320>)
 80018da:	9201      	str	r2, [sp, #4]
 80018dc:	685a      	ldr	r2, [r3, #4]
 80018de:	9200      	str	r2, [sp, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2201      	movs	r2, #1
 80018e4:	2132      	movs	r1, #50	; 0x32
 80018e6:	2000      	movs	r0, #0
 80018e8:	f7ff fe47 	bl	800157a <display_printf>
	}

	display_render();
 80018ec:	f7ff fcfe 	bl	80012ec <display_render>
	motor_L_set_speed(speed);
 80018f0:	e733      	b.n	800175a <main+0x13e>
 80018f2:	bf00      	nop
 80018f4:	20000a60 	.word	0x20000a60
 80018f8:	20000aa8 	.word	0x20000aa8
 80018fc:	20000b34 	.word	0x20000b34
 8001900:	20000964 	.word	0x20000964
 8001904:	20000ce0 	.word	0x20000ce0
 8001908:	20000a0c 	.word	0x20000a0c
 800190c:	40020800 	.word	0x40020800
 8001910:	40020000 	.word	0x40020000
 8001914:	20000b50 	.word	0x20000b50
 8001918:	20000cfc 	.word	0x20000cfc
 800191c:	200008bc 	.word	0x200008bc
 8001920:	08011474 	.word	0x08011474
 8001924:	080106f0 	.word	0x080106f0
 8001928:	40020400 	.word	0x40020400
 800192c:	20000000 	.word	0x20000000
 8001930:	0801146c 	.word	0x0801146c
 8001934:	08010700 	.word	0x08010700
 8001938:	08010708 	.word	0x08010708
 800193c:	0801070c 	.word	0x0801070c

08001940 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b094      	sub	sp, #80	; 0x50
 8001944:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001946:	f107 0320 	add.w	r3, r7, #32
 800194a:	2230      	movs	r2, #48	; 0x30
 800194c:	2100      	movs	r1, #0
 800194e:	4618      	mov	r0, r3
 8001950:	f00a f9d0 	bl	800bcf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001954:	f107 030c 	add.w	r3, r7, #12
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
 8001962:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001964:	2300      	movs	r3, #0
 8001966:	60bb      	str	r3, [r7, #8]
 8001968:	4b22      	ldr	r3, [pc, #136]	; (80019f4 <SystemClock_Config+0xb4>)
 800196a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196c:	4a21      	ldr	r2, [pc, #132]	; (80019f4 <SystemClock_Config+0xb4>)
 800196e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001972:	6413      	str	r3, [r2, #64]	; 0x40
 8001974:	4b1f      	ldr	r3, [pc, #124]	; (80019f4 <SystemClock_Config+0xb4>)
 8001976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001978:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800197c:	60bb      	str	r3, [r7, #8]
 800197e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001980:	2300      	movs	r3, #0
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	4b1c      	ldr	r3, [pc, #112]	; (80019f8 <SystemClock_Config+0xb8>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a1b      	ldr	r2, [pc, #108]	; (80019f8 <SystemClock_Config+0xb8>)
 800198a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800198e:	6013      	str	r3, [r2, #0]
 8001990:	4b19      	ldr	r3, [pc, #100]	; (80019f8 <SystemClock_Config+0xb8>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800199c:	2302      	movs	r3, #2
 800199e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019a0:	2301      	movs	r3, #1
 80019a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019a4:	2310      	movs	r3, #16
 80019a6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019a8:	2300      	movs	r3, #0
 80019aa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019ac:	f107 0320 	add.w	r3, r7, #32
 80019b0:	4618      	mov	r0, r3
 80019b2:	f003 fc33 	bl	800521c <HAL_RCC_OscConfig>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80019bc:	f000 fb18 	bl	8001ff0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019c0:	230f      	movs	r3, #15
 80019c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80019c4:	2300      	movs	r3, #0
 80019c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019cc:	2300      	movs	r3, #0
 80019ce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019d0:	2300      	movs	r3, #0
 80019d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80019d4:	f107 030c 	add.w	r3, r7, #12
 80019d8:	2100      	movs	r1, #0
 80019da:	4618      	mov	r0, r3
 80019dc:	f003 fe96 	bl	800570c <HAL_RCC_ClockConfig>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80019e6:	f000 fb03 	bl	8001ff0 <Error_Handler>
  }
}
 80019ea:	bf00      	nop
 80019ec:	3750      	adds	r7, #80	; 0x50
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	40023800 	.word	0x40023800
 80019f8:	40007000 	.word	0x40007000

080019fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a02:	463b      	mov	r3, r7
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001a0e:	4b36      	ldr	r3, [pc, #216]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a10:	4a36      	ldr	r2, [pc, #216]	; (8001aec <MX_ADC1_Init+0xf0>)
 8001a12:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001a14:	4b34      	ldr	r3, [pc, #208]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a1a:	4b33      	ldr	r3, [pc, #204]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001a20:	4b31      	ldr	r3, [pc, #196]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001a26:	4b30      	ldr	r3, [pc, #192]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a28:	2201      	movs	r2, #1
 8001a2a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a2c:	4b2e      	ldr	r3, [pc, #184]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a34:	4b2c      	ldr	r3, [pc, #176]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a3a:	4b2b      	ldr	r3, [pc, #172]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a3c:	4a2c      	ldr	r2, [pc, #176]	; (8001af0 <MX_ADC1_Init+0xf4>)
 8001a3e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a40:	4b29      	ldr	r3, [pc, #164]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001a46:	4b28      	ldr	r3, [pc, #160]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a48:	2204      	movs	r2, #4
 8001a4a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a4c:	4b26      	ldr	r3, [pc, #152]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a4e:	2201      	movs	r2, #1
 8001a50:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a54:	4b24      	ldr	r3, [pc, #144]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a5a:	4823      	ldr	r0, [pc, #140]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a5c:	f001 f87e 	bl	8002b5c <HAL_ADC_Init>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001a66:	f000 fac3 	bl	8001ff0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001a6a:	2309      	movs	r3, #9
 8001a6c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001a72:	2307      	movs	r3, #7
 8001a74:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a76:	463b      	mov	r3, r7
 8001a78:	4619      	mov	r1, r3
 8001a7a:	481b      	ldr	r0, [pc, #108]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a7c:	f001 f9c0 	bl	8002e00 <HAL_ADC_ConfigChannel>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001a86:	f000 fab3 	bl	8001ff0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001a8a:	230b      	movs	r3, #11
 8001a8c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a92:	463b      	mov	r3, r7
 8001a94:	4619      	mov	r1, r3
 8001a96:	4814      	ldr	r0, [pc, #80]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001a98:	f001 f9b2 	bl	8002e00 <HAL_ADC_ConfigChannel>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001aa2:	f000 faa5 	bl	8001ff0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001aa6:	230c      	movs	r3, #12
 8001aa8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aae:	463b      	mov	r3, r7
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	480d      	ldr	r0, [pc, #52]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001ab4:	f001 f9a4 	bl	8002e00 <HAL_ADC_ConfigChannel>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001abe:	f000 fa97 	bl	8001ff0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001ac2:	230d      	movs	r3, #13
 8001ac4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001ac6:	2304      	movs	r3, #4
 8001ac8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aca:	463b      	mov	r3, r7
 8001acc:	4619      	mov	r1, r3
 8001ace:	4806      	ldr	r0, [pc, #24]	; (8001ae8 <MX_ADC1_Init+0xec>)
 8001ad0:	f001 f996 	bl	8002e00 <HAL_ADC_ConfigChannel>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001ada:	f000 fa89 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ade:	bf00      	nop
 8001ae0:	3710      	adds	r7, #16
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	200008bc 	.word	0x200008bc
 8001aec:	40012000 	.word	0x40012000
 8001af0:	0f000001 	.word	0x0f000001

08001af4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001af8:	4b12      	ldr	r3, [pc, #72]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001afa:	4a13      	ldr	r2, [pc, #76]	; (8001b48 <MX_I2C1_Init+0x54>)
 8001afc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001afe:	4b11      	ldr	r3, [pc, #68]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b00:	4a12      	ldr	r2, [pc, #72]	; (8001b4c <MX_I2C1_Init+0x58>)
 8001b02:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b04:	4b0f      	ldr	r3, [pc, #60]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b0a:	4b0e      	ldr	r3, [pc, #56]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b10:	4b0c      	ldr	r3, [pc, #48]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b12:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b16:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b18:	4b0a      	ldr	r3, [pc, #40]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b24:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b2a:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b30:	4804      	ldr	r0, [pc, #16]	; (8001b44 <MX_I2C1_Init+0x50>)
 8001b32:	f002 fa4d 	bl	8003fd0 <HAL_I2C_Init>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b3c:	f000 fa58 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b40:	bf00      	nop
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20000964 	.word	0x20000964
 8001b48:	40005400 	.word	0x40005400
 8001b4c:	000186a0 	.word	0x000186a0

08001b50 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001b54:	4b12      	ldr	r3, [pc, #72]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b56:	4a13      	ldr	r2, [pc, #76]	; (8001ba4 <MX_I2C2_Init+0x54>)
 8001b58:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001b5a:	4b11      	ldr	r3, [pc, #68]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b5c:	4a12      	ldr	r2, [pc, #72]	; (8001ba8 <MX_I2C2_Init+0x58>)
 8001b5e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b60:	4b0f      	ldr	r3, [pc, #60]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001b66:	4b0e      	ldr	r3, [pc, #56]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b72:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b74:	4b0a      	ldr	r3, [pc, #40]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001b7a:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b80:	4b07      	ldr	r3, [pc, #28]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b86:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b8c:	4804      	ldr	r0, [pc, #16]	; (8001ba0 <MX_I2C2_Init+0x50>)
 8001b8e:	f002 fa1f 	bl	8003fd0 <HAL_I2C_Init>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001b98:	f000 fa2a 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001b9c:	bf00      	nop
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	200009b8 	.word	0x200009b8
 8001ba4:	40005800 	.word	0x40005800
 8001ba8:	000186a0 	.word	0x000186a0

08001bac <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001bb0:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <MX_I2C3_Init+0x50>)
 8001bb2:	4a13      	ldr	r2, [pc, #76]	; (8001c00 <MX_I2C3_Init+0x54>)
 8001bb4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001bb6:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <MX_I2C3_Init+0x50>)
 8001bb8:	4a12      	ldr	r2, [pc, #72]	; (8001c04 <MX_I2C3_Init+0x58>)
 8001bba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bbc:	4b0f      	ldr	r3, [pc, #60]	; (8001bfc <MX_I2C3_Init+0x50>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <MX_I2C3_Init+0x50>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bc8:	4b0c      	ldr	r3, [pc, #48]	; (8001bfc <MX_I2C3_Init+0x50>)
 8001bca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001bce:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bd0:	4b0a      	ldr	r3, [pc, #40]	; (8001bfc <MX_I2C3_Init+0x50>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001bd6:	4b09      	ldr	r3, [pc, #36]	; (8001bfc <MX_I2C3_Init+0x50>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bdc:	4b07      	ldr	r3, [pc, #28]	; (8001bfc <MX_I2C3_Init+0x50>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001be2:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <MX_I2C3_Init+0x50>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001be8:	4804      	ldr	r0, [pc, #16]	; (8001bfc <MX_I2C3_Init+0x50>)
 8001bea:	f002 f9f1 	bl	8003fd0 <HAL_I2C_Init>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001bf4:	f000 f9fc 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001bf8:	bf00      	nop
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000a0c 	.word	0x20000a0c
 8001c00:	40005c00 	.word	0x40005c00
 8001c04:	000186a0 	.word	0x000186a0

08001c08 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b08e      	sub	sp, #56	; 0x38
 8001c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
 8001c1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c1c:	f107 0320 	add.w	r3, r7, #32
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
 8001c34:	615a      	str	r2, [r3, #20]
 8001c36:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c38:	4b2d      	ldr	r3, [pc, #180]	; (8001cf0 <MX_TIM2_Init+0xe8>)
 8001c3a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c3e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 8001c40:	4b2b      	ldr	r3, [pc, #172]	; (8001cf0 <MX_TIM2_Init+0xe8>)
 8001c42:	220f      	movs	r2, #15
 8001c44:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c46:	4b2a      	ldr	r3, [pc, #168]	; (8001cf0 <MX_TIM2_Init+0xe8>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8001c4c:	4b28      	ldr	r3, [pc, #160]	; (8001cf0 <MX_TIM2_Init+0xe8>)
 8001c4e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001c52:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c54:	4b26      	ldr	r3, [pc, #152]	; (8001cf0 <MX_TIM2_Init+0xe8>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c5a:	4b25      	ldr	r3, [pc, #148]	; (8001cf0 <MX_TIM2_Init+0xe8>)
 8001c5c:	2280      	movs	r2, #128	; 0x80
 8001c5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c60:	4823      	ldr	r0, [pc, #140]	; (8001cf0 <MX_TIM2_Init+0xe8>)
 8001c62:	f003 ff33 	bl	8005acc <HAL_TIM_Base_Init>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001c6c:	f000 f9c0 	bl	8001ff0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c74:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	481c      	ldr	r0, [pc, #112]	; (8001cf0 <MX_TIM2_Init+0xe8>)
 8001c7e:	f004 f93f 	bl	8005f00 <HAL_TIM_ConfigClockSource>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d001      	beq.n	8001c8c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001c88:	f000 f9b2 	bl	8001ff0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c8c:	4818      	ldr	r0, [pc, #96]	; (8001cf0 <MX_TIM2_Init+0xe8>)
 8001c8e:	f003 ff6c 	bl	8005b6a <HAL_TIM_PWM_Init>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001c98:	f000 f9aa 	bl	8001ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ca4:	f107 0320 	add.w	r3, r7, #32
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4811      	ldr	r0, [pc, #68]	; (8001cf0 <MX_TIM2_Init+0xe8>)
 8001cac:	f004 fcbc 	bl	8006628 <HAL_TIMEx_MasterConfigSynchronization>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001cb6:	f000 f99b 	bl	8001ff0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cba:	2360      	movs	r3, #96	; 0x60
 8001cbc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8001cbe:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8001cc2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ccc:	1d3b      	adds	r3, r7, #4
 8001cce:	2200      	movs	r2, #0
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4807      	ldr	r0, [pc, #28]	; (8001cf0 <MX_TIM2_Init+0xe8>)
 8001cd4:	f004 f852 	bl	8005d7c <HAL_TIM_PWM_ConfigChannel>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001cde:	f000 f987 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001ce2:	4803      	ldr	r0, [pc, #12]	; (8001cf0 <MX_TIM2_Init+0xe8>)
 8001ce4:	f000 fc60 	bl	80025a8 <HAL_TIM_MspPostInit>

}
 8001ce8:	bf00      	nop
 8001cea:	3738      	adds	r7, #56	; 0x38
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	20000a60 	.word	0x20000a60

08001cf4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b08e      	sub	sp, #56	; 0x38
 8001cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cfa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	605a      	str	r2, [r3, #4]
 8001d04:	609a      	str	r2, [r3, #8]
 8001d06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d08:	f107 0320 	add.w	r3, r7, #32
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d12:	1d3b      	adds	r3, r7, #4
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	60da      	str	r2, [r3, #12]
 8001d1e:	611a      	str	r2, [r3, #16]
 8001d20:	615a      	str	r2, [r3, #20]
 8001d22:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d24:	4b31      	ldr	r3, [pc, #196]	; (8001dec <MX_TIM3_Init+0xf8>)
 8001d26:	4a32      	ldr	r2, [pc, #200]	; (8001df0 <MX_TIM3_Init+0xfc>)
 8001d28:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 8001d2a:	4b30      	ldr	r3, [pc, #192]	; (8001dec <MX_TIM3_Init+0xf8>)
 8001d2c:	2207      	movs	r2, #7
 8001d2e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d30:	4b2e      	ldr	r3, [pc, #184]	; (8001dec <MX_TIM3_Init+0xf8>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001d36:	4b2d      	ldr	r3, [pc, #180]	; (8001dec <MX_TIM3_Init+0xf8>)
 8001d38:	2263      	movs	r2, #99	; 0x63
 8001d3a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d3c:	4b2b      	ldr	r3, [pc, #172]	; (8001dec <MX_TIM3_Init+0xf8>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d42:	4b2a      	ldr	r3, [pc, #168]	; (8001dec <MX_TIM3_Init+0xf8>)
 8001d44:	2280      	movs	r2, #128	; 0x80
 8001d46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d48:	4828      	ldr	r0, [pc, #160]	; (8001dec <MX_TIM3_Init+0xf8>)
 8001d4a:	f003 febf 	bl	8005acc <HAL_TIM_Base_Init>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8001d54:	f000 f94c 	bl	8001ff0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d5c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d62:	4619      	mov	r1, r3
 8001d64:	4821      	ldr	r0, [pc, #132]	; (8001dec <MX_TIM3_Init+0xf8>)
 8001d66:	f004 f8cb 	bl	8005f00 <HAL_TIM_ConfigClockSource>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8001d70:	f000 f93e 	bl	8001ff0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d74:	481d      	ldr	r0, [pc, #116]	; (8001dec <MX_TIM3_Init+0xf8>)
 8001d76:	f003 fef8 	bl	8005b6a <HAL_TIM_PWM_Init>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8001d80:	f000 f936 	bl	8001ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d84:	2300      	movs	r3, #0
 8001d86:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d8c:	f107 0320 	add.w	r3, r7, #32
 8001d90:	4619      	mov	r1, r3
 8001d92:	4816      	ldr	r0, [pc, #88]	; (8001dec <MX_TIM3_Init+0xf8>)
 8001d94:	f004 fc48 	bl	8006628 <HAL_TIMEx_MasterConfigSynchronization>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8001d9e:	f000 f927 	bl	8001ff0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001da2:	2360      	movs	r3, #96	; 0x60
 8001da4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001da6:	2300      	movs	r3, #0
 8001da8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001daa:	2300      	movs	r3, #0
 8001dac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dae:	2300      	movs	r3, #0
 8001db0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001db2:	1d3b      	adds	r3, r7, #4
 8001db4:	2200      	movs	r2, #0
 8001db6:	4619      	mov	r1, r3
 8001db8:	480c      	ldr	r0, [pc, #48]	; (8001dec <MX_TIM3_Init+0xf8>)
 8001dba:	f003 ffdf 	bl	8005d7c <HAL_TIM_PWM_ConfigChannel>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8001dc4:	f000 f914 	bl	8001ff0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001dc8:	1d3b      	adds	r3, r7, #4
 8001dca:	2204      	movs	r2, #4
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4807      	ldr	r0, [pc, #28]	; (8001dec <MX_TIM3_Init+0xf8>)
 8001dd0:	f003 ffd4 	bl	8005d7c <HAL_TIM_PWM_ConfigChannel>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 8001dda:	f000 f909 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001dde:	4803      	ldr	r0, [pc, #12]	; (8001dec <MX_TIM3_Init+0xf8>)
 8001de0:	f000 fbe2 	bl	80025a8 <HAL_TIM_MspPostInit>

}
 8001de4:	bf00      	nop
 8001de6:	3738      	adds	r7, #56	; 0x38
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20000aa8 	.word	0x20000aa8
 8001df0:	40000400 	.word	0x40000400

08001df4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001df8:	4b11      	ldr	r3, [pc, #68]	; (8001e40 <MX_USART2_UART_Init+0x4c>)
 8001dfa:	4a12      	ldr	r2, [pc, #72]	; (8001e44 <MX_USART2_UART_Init+0x50>)
 8001dfc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001dfe:	4b10      	ldr	r3, [pc, #64]	; (8001e40 <MX_USART2_UART_Init+0x4c>)
 8001e00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e06:	4b0e      	ldr	r3, [pc, #56]	; (8001e40 <MX_USART2_UART_Init+0x4c>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e0c:	4b0c      	ldr	r3, [pc, #48]	; (8001e40 <MX_USART2_UART_Init+0x4c>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e12:	4b0b      	ldr	r3, [pc, #44]	; (8001e40 <MX_USART2_UART_Init+0x4c>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e18:	4b09      	ldr	r3, [pc, #36]	; (8001e40 <MX_USART2_UART_Init+0x4c>)
 8001e1a:	220c      	movs	r2, #12
 8001e1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e1e:	4b08      	ldr	r3, [pc, #32]	; (8001e40 <MX_USART2_UART_Init+0x4c>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e24:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <MX_USART2_UART_Init+0x4c>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e2a:	4805      	ldr	r0, [pc, #20]	; (8001e40 <MX_USART2_UART_Init+0x4c>)
 8001e2c:	f004 fc6a 	bl	8006704 <HAL_UART_Init>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001e36:	f000 f8db 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000af0 	.word	0x20000af0
 8001e44:	40004400 	.word	0x40004400

08001e48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	607b      	str	r3, [r7, #4]
 8001e52:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <MX_DMA_Init+0x3c>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e56:	4a0b      	ldr	r2, [pc, #44]	; (8001e84 <MX_DMA_Init+0x3c>)
 8001e58:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e5e:	4b09      	ldr	r3, [pc, #36]	; (8001e84 <MX_DMA_Init+0x3c>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e66:	607b      	str	r3, [r7, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	2038      	movs	r0, #56	; 0x38
 8001e70:	f001 fb51 	bl	8003516 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001e74:	2038      	movs	r0, #56	; 0x38
 8001e76:	f001 fb6a 	bl	800354e <HAL_NVIC_EnableIRQ>

}
 8001e7a:	bf00      	nop
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40023800 	.word	0x40023800

08001e88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b08a      	sub	sp, #40	; 0x28
 8001e8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e8e:	f107 0314 	add.w	r3, r7, #20
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	605a      	str	r2, [r3, #4]
 8001e98:	609a      	str	r2, [r3, #8]
 8001e9a:	60da      	str	r2, [r3, #12]
 8001e9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	613b      	str	r3, [r7, #16]
 8001ea2:	4b4f      	ldr	r3, [pc, #316]	; (8001fe0 <MX_GPIO_Init+0x158>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea6:	4a4e      	ldr	r2, [pc, #312]	; (8001fe0 <MX_GPIO_Init+0x158>)
 8001ea8:	f043 0304 	orr.w	r3, r3, #4
 8001eac:	6313      	str	r3, [r2, #48]	; 0x30
 8001eae:	4b4c      	ldr	r3, [pc, #304]	; (8001fe0 <MX_GPIO_Init+0x158>)
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb2:	f003 0304 	and.w	r3, r3, #4
 8001eb6:	613b      	str	r3, [r7, #16]
 8001eb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60fb      	str	r3, [r7, #12]
 8001ebe:	4b48      	ldr	r3, [pc, #288]	; (8001fe0 <MX_GPIO_Init+0x158>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec2:	4a47      	ldr	r2, [pc, #284]	; (8001fe0 <MX_GPIO_Init+0x158>)
 8001ec4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ec8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eca:	4b45      	ldr	r3, [pc, #276]	; (8001fe0 <MX_GPIO_Init+0x158>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60bb      	str	r3, [r7, #8]
 8001eda:	4b41      	ldr	r3, [pc, #260]	; (8001fe0 <MX_GPIO_Init+0x158>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	4a40      	ldr	r2, [pc, #256]	; (8001fe0 <MX_GPIO_Init+0x158>)
 8001ee0:	f043 0301 	orr.w	r3, r3, #1
 8001ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee6:	4b3e      	ldr	r3, [pc, #248]	; (8001fe0 <MX_GPIO_Init+0x158>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	60bb      	str	r3, [r7, #8]
 8001ef0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	607b      	str	r3, [r7, #4]
 8001ef6:	4b3a      	ldr	r3, [pc, #232]	; (8001fe0 <MX_GPIO_Init+0x158>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efa:	4a39      	ldr	r2, [pc, #228]	; (8001fe0 <MX_GPIO_Init+0x158>)
 8001efc:	f043 0302 	orr.w	r3, r3, #2
 8001f00:	6313      	str	r3, [r2, #48]	; 0x30
 8001f02:	4b37      	ldr	r3, [pc, #220]	; (8001fe0 <MX_GPIO_Init+0x158>)
 8001f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	607b      	str	r3, [r7, #4]
 8001f0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TOF_X3_Pin|TOF_X2_Pin|TOF_X1_Pin|TOF_X6_Pin
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f64e 0120 	movw	r1, #59424	; 0xe820
 8001f14:	4833      	ldr	r0, [pc, #204]	; (8001fe4 <MX_GPIO_Init+0x15c>)
 8001f16:	f002 f841 	bl	8003f9c <HAL_GPIO_WritePin>
                          |LS_ON_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, motor_R_DIR_2_Pin|motor_R_DIR_1_Pin|user_LED_Pin|TOF_X5_Pin
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f246 3105 	movw	r1, #25349	; 0x6305
 8001f20:	4831      	ldr	r0, [pc, #196]	; (8001fe8 <MX_GPIO_Init+0x160>)
 8001f22:	f002 f83b 	bl	8003f9c <HAL_GPIO_WritePin>
                          |motor_L_DIR_1_Pin|motor_L_DIR_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOF_X4_GPIO_Port, TOF_X4_Pin, GPIO_PIN_RESET);
 8001f26:	2200      	movs	r2, #0
 8001f28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f2c:	482f      	ldr	r0, [pc, #188]	; (8001fec <MX_GPIO_Init+0x164>)
 8001f2e:	f002 f835 	bl	8003f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TOF_X3_Pin TOF_X2_Pin TOF_X1_Pin TOF_X6_Pin
                           LS_ON_Pin */
  GPIO_InitStruct.Pin = TOF_X3_Pin|TOF_X2_Pin|TOF_X1_Pin|TOF_X6_Pin
 8001f32:	f64e 0320 	movw	r3, #59424	; 0xe820
 8001f36:	617b      	str	r3, [r7, #20]
                          |LS_ON_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f40:	2300      	movs	r3, #0
 8001f42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4826      	ldr	r0, [pc, #152]	; (8001fe4 <MX_GPIO_Init+0x15c>)
 8001f4c:	f001 fe8a 	bl	8003c64 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW4_Pin SW3_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW4_Pin|SW3_Pin|SW2_Pin;
 8001f50:	23b0      	movs	r3, #176	; 0xb0
 8001f52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f54:	2300      	movs	r3, #0
 8001f56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f5c:	f107 0314 	add.w	r3, r7, #20
 8001f60:	4619      	mov	r1, r3
 8001f62:	4822      	ldr	r0, [pc, #136]	; (8001fec <MX_GPIO_Init+0x164>)
 8001f64:	f001 fe7e 	bl	8003c64 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin;
 8001f68:	2310      	movs	r3, #16
 8001f6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f70:	2300      	movs	r3, #0
 8001f72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8001f74:	f107 0314 	add.w	r3, r7, #20
 8001f78:	4619      	mov	r1, r3
 8001f7a:	481a      	ldr	r0, [pc, #104]	; (8001fe4 <MX_GPIO_Init+0x15c>)
 8001f7c:	f001 fe72 	bl	8003c64 <HAL_GPIO_Init>

  /*Configure GPIO pins : motor_R_DIR_2_Pin motor_R_DIR_1_Pin user_LED_Pin TOF_X5_Pin
                           motor_L_DIR_1_Pin motor_L_DIR_2_Pin */
  GPIO_InitStruct.Pin = motor_R_DIR_2_Pin|motor_R_DIR_1_Pin|user_LED_Pin|TOF_X5_Pin
 8001f80:	f246 3305 	movw	r3, #25349	; 0x6305
 8001f84:	617b      	str	r3, [r7, #20]
                          |motor_L_DIR_1_Pin|motor_L_DIR_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f86:	2301      	movs	r3, #1
 8001f88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f92:	f107 0314 	add.w	r3, r7, #20
 8001f96:	4619      	mov	r1, r3
 8001f98:	4813      	ldr	r0, [pc, #76]	; (8001fe8 <MX_GPIO_Init+0x160>)
 8001f9a:	f001 fe63 	bl	8003c64 <HAL_GPIO_Init>

  /*Configure GPIO pin : starter_Pin */
  GPIO_InitStruct.Pin = starter_Pin;
 8001f9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(starter_GPIO_Port, &GPIO_InitStruct);
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	480d      	ldr	r0, [pc, #52]	; (8001fe8 <MX_GPIO_Init+0x160>)
 8001fb4:	f001 fe56 	bl	8003c64 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOF_X4_Pin */
  GPIO_InitStruct.Pin = TOF_X4_Pin;
 8001fb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TOF_X4_GPIO_Port, &GPIO_InitStruct);
 8001fca:	f107 0314 	add.w	r3, r7, #20
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4806      	ldr	r0, [pc, #24]	; (8001fec <MX_GPIO_Init+0x164>)
 8001fd2:	f001 fe47 	bl	8003c64 <HAL_GPIO_Init>

}
 8001fd6:	bf00      	nop
 8001fd8:	3728      	adds	r7, #40	; 0x28
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40023800 	.word	0x40023800
 8001fe4:	40020800 	.word	0x40020800
 8001fe8:	40020400 	.word	0x40020400
 8001fec:	40020000 	.word	0x40020000

08001ff0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ff4:	b672      	cpsid	i
}
 8001ff6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ff8:	e7fe      	b.n	8001ff8 <Error_Handler+0x8>
	...

08001ffc <motor_L_set_speed>:
/**
 * @brief
 *
 * @param speed 0-100
 */
void motor_L_set_speed(uint8_t speed){
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	4603      	mov	r3, r0
 8002004:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, speed);
 8002006:	4b05      	ldr	r3, [pc, #20]	; (800201c <motor_L_set_speed+0x20>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	79fa      	ldrb	r2, [r7, #7]
 800200c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800200e:	bf00      	nop
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	20000aa8 	.word	0x20000aa8

08002020 <motor_R_set_speed>:
/**
 * @brief
 *
 * @param speed 0-100
 */
void motor_R_set_speed(uint8_t speed){
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, speed);
 800202a:	4b05      	ldr	r3, [pc, #20]	; (8002040 <motor_R_set_speed+0x20>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	79fa      	ldrb	r2, [r7, #7]
 8002030:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002032:	bf00      	nop
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	20000aa8 	.word	0x20000aa8

08002044 <motor_L_set_direction>:

void motor_L_set_direction(motor_direction direction){
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	71fb      	strb	r3, [r7, #7]
	switch(direction){
 800204e:	79fb      	ldrb	r3, [r7, #7]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d002      	beq.n	800205a <motor_L_set_direction+0x16>
 8002054:	2b01      	cmp	r3, #1
 8002056:	d00d      	beq.n	8002074 <motor_L_set_direction+0x30>
		case BACKWARD:
			HAL_GPIO_WritePin(motor_L_DIR_1_GPIO_Port, motor_L_DIR_1_Pin, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(motor_L_DIR_2_GPIO_Port, motor_L_DIR_2_Pin, GPIO_PIN_SET);
			break;
	}
}
 8002058:	e019      	b.n	800208e <motor_L_set_direction+0x4a>
			HAL_GPIO_WritePin(motor_L_DIR_1_GPIO_Port, motor_L_DIR_1_Pin, GPIO_PIN_SET);
 800205a:	2201      	movs	r2, #1
 800205c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002060:	480d      	ldr	r0, [pc, #52]	; (8002098 <motor_L_set_direction+0x54>)
 8002062:	f001 ff9b 	bl	8003f9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(motor_L_DIR_2_GPIO_Port, motor_L_DIR_2_Pin, GPIO_PIN_RESET);
 8002066:	2200      	movs	r2, #0
 8002068:	f44f 7100 	mov.w	r1, #512	; 0x200
 800206c:	480a      	ldr	r0, [pc, #40]	; (8002098 <motor_L_set_direction+0x54>)
 800206e:	f001 ff95 	bl	8003f9c <HAL_GPIO_WritePin>
			break;
 8002072:	e00c      	b.n	800208e <motor_L_set_direction+0x4a>
			HAL_GPIO_WritePin(motor_L_DIR_1_GPIO_Port, motor_L_DIR_1_Pin, GPIO_PIN_RESET);
 8002074:	2200      	movs	r2, #0
 8002076:	f44f 7180 	mov.w	r1, #256	; 0x100
 800207a:	4807      	ldr	r0, [pc, #28]	; (8002098 <motor_L_set_direction+0x54>)
 800207c:	f001 ff8e 	bl	8003f9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(motor_L_DIR_2_GPIO_Port, motor_L_DIR_2_Pin, GPIO_PIN_SET);
 8002080:	2201      	movs	r2, #1
 8002082:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002086:	4804      	ldr	r0, [pc, #16]	; (8002098 <motor_L_set_direction+0x54>)
 8002088:	f001 ff88 	bl	8003f9c <HAL_GPIO_WritePin>
			break;
 800208c:	bf00      	nop
}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40020400 	.word	0x40020400

0800209c <motor_R_set_direction>:

void motor_R_set_direction(motor_direction direction){
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	71fb      	strb	r3, [r7, #7]
	switch(direction){
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d002      	beq.n	80020b2 <motor_R_set_direction+0x16>
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d00b      	beq.n	80020c8 <motor_R_set_direction+0x2c>
		case BACKWARD:
			HAL_GPIO_WritePin(motor_R_DIR_1_GPIO_Port, motor_R_DIR_1_Pin, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(motor_R_DIR_2_GPIO_Port, motor_R_DIR_2_Pin, GPIO_PIN_SET);
			break;
	}
}
 80020b0:	e015      	b.n	80020de <motor_R_set_direction+0x42>
			HAL_GPIO_WritePin(motor_R_DIR_1_GPIO_Port, motor_R_DIR_1_Pin, GPIO_PIN_SET);
 80020b2:	2201      	movs	r2, #1
 80020b4:	2104      	movs	r1, #4
 80020b6:	480c      	ldr	r0, [pc, #48]	; (80020e8 <motor_R_set_direction+0x4c>)
 80020b8:	f001 ff70 	bl	8003f9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(motor_R_DIR_2_GPIO_Port, motor_R_DIR_2_Pin, GPIO_PIN_RESET);
 80020bc:	2200      	movs	r2, #0
 80020be:	2101      	movs	r1, #1
 80020c0:	4809      	ldr	r0, [pc, #36]	; (80020e8 <motor_R_set_direction+0x4c>)
 80020c2:	f001 ff6b 	bl	8003f9c <HAL_GPIO_WritePin>
			break;
 80020c6:	e00a      	b.n	80020de <motor_R_set_direction+0x42>
			HAL_GPIO_WritePin(motor_R_DIR_1_GPIO_Port, motor_R_DIR_1_Pin, GPIO_PIN_RESET);
 80020c8:	2200      	movs	r2, #0
 80020ca:	2104      	movs	r1, #4
 80020cc:	4806      	ldr	r0, [pc, #24]	; (80020e8 <motor_R_set_direction+0x4c>)
 80020ce:	f001 ff65 	bl	8003f9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(motor_R_DIR_2_GPIO_Port, motor_R_DIR_2_Pin, GPIO_PIN_SET);
 80020d2:	2201      	movs	r2, #1
 80020d4:	2101      	movs	r1, #1
 80020d6:	4804      	ldr	r0, [pc, #16]	; (80020e8 <motor_R_set_direction+0x4c>)
 80020d8:	f001 ff60 	bl	8003f9c <HAL_GPIO_WritePin>
			break;
 80020dc:	bf00      	nop
}
 80020de:	bf00      	nop
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40020400 	.word	0x40020400

080020ec <servo_set_eangle>:
/**
 * @brief
 *
 * @param eangle 0-180
 */
void servo_set_eangle(uint8_t eangle){
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	71fb      	strb	r3, [r7, #7]
	uint16_t pulse_duration;

	pulse_duration = MIN_PULSE_SERVO + ((eangle * STEP) / 1000);
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	461a      	mov	r2, r3
 80020fc:	0092      	lsls	r2, r2, #2
 80020fe:	441a      	add	r2, r3
 8002100:	0052      	lsls	r2, r2, #1
 8002102:	4413      	add	r3, r2
 8002104:	b29b      	uxth	r3, r3
 8002106:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800210a:	81fb      	strh	r3, [r7, #14]

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse_duration);
 800210c:	4b04      	ldr	r3, [pc, #16]	; (8002120 <servo_set_eangle+0x34>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	89fa      	ldrh	r2, [r7, #14]
 8002112:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002114:	bf00      	nop
 8002116:	3714      	adds	r7, #20
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	20000a60 	.word	0x20000a60

08002124 <initAverage>:
 * @brief initializes the filter, this function must be called before using the filter
 *
 * @param mvngAverage
 * @param initialValue is the average value at the beginning
 */
void initAverage(MovingAverage* mvngAverage, uint16_t initialValue){
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	460b      	mov	r3, r1
 800212e:	807b      	strh	r3, [r7, #2]
	for (int i = 0; i < NUM_OF_READINGS; ++i)
 8002130:	2300      	movs	r3, #0
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	e007      	b.n	8002146 <initAverage+0x22>
		mvngAverage->readings[i] = initialValue;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	68fa      	ldr	r2, [r7, #12]
 800213a:	8879      	ldrh	r1, [r7, #2]
 800213c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i = 0; i < NUM_OF_READINGS; ++i)
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	3301      	adds	r3, #1
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2b09      	cmp	r3, #9
 800214a:	ddf4      	ble.n	8002136 <initAverage+0x12>
	mvngAverage->readIndex = 0;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	751a      	strb	r2, [r3, #20]
	mvngAverage->average = initialValue;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	887a      	ldrh	r2, [r7, #2]
 8002156:	839a      	strh	r2, [r3, #28]
	mvngAverage->total = initialValue * NUM_OF_READINGS;
 8002158:	887a      	ldrh	r2, [r7, #2]
 800215a:	4613      	mov	r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	4413      	add	r3, r2
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	461a      	mov	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	619a      	str	r2, [r3, #24]
}
 8002168:	bf00      	nop
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <calculateAverage>:
 *
 * @param mvngAverage
 * @param reading value that is being averaged out
 * @return uint16_t averaged value
 */
uint16_t calculateAverage(MovingAverage * mvngAverage, uint16_t reading){
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	460b      	mov	r3, r1
 800217e:	807b      	strh	r3, [r7, #2]
	mvngAverage->total -= mvngAverage->readings[mvngAverage->readIndex];    //subtract the last reading:
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	699b      	ldr	r3, [r3, #24]
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	7d12      	ldrb	r2, [r2, #20]
 8002188:	4611      	mov	r1, r2
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8002190:	1a9a      	subs	r2, r3, r2
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	619a      	str	r2, [r3, #24]
	mvngAverage->readings[mvngAverage->readIndex] = reading;      			//read from the sensor:
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	7d1b      	ldrb	r3, [r3, #20]
 800219a:	4619      	mov	r1, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	887a      	ldrh	r2, [r7, #2]
 80021a0:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
	mvngAverage->total += mvngAverage->readings[mvngAverage->readIndex];    //add the reading to the total:
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	699b      	ldr	r3, [r3, #24]
 80021a8:	687a      	ldr	r2, [r7, #4]
 80021aa:	7d12      	ldrb	r2, [r2, #20]
 80021ac:	4611      	mov	r1, r2
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80021b4:	441a      	add	r2, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	619a      	str	r2, [r3, #24]
	++mvngAverage->readIndex;                        						//advance to the next position in the array:
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	7d1b      	ldrb	r3, [r3, #20]
 80021be:	3301      	adds	r3, #1
 80021c0:	b2da      	uxtb	r2, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	751a      	strb	r2, [r3, #20]
	if (mvngAverage->readIndex >= NUM_OF_READINGS)   						//if we're at the end of the array...
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	7d1b      	ldrb	r3, [r3, #20]
 80021ca:	2b09      	cmp	r3, #9
 80021cc:	d902      	bls.n	80021d4 <calculateAverage+0x60>
		mvngAverage->readIndex = 0;                   						//...wrap around to the beginning:
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	751a      	strb	r2, [r3, #20]
	mvngAverage->average = mvngAverage->total / NUM_OF_READINGS;  			//calculate the average:
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	4a07      	ldr	r2, [pc, #28]	; (80021f8 <calculateAverage+0x84>)
 80021da:	fba2 2303 	umull	r2, r3, r2, r3
 80021de:	08db      	lsrs	r3, r3, #3
 80021e0:	b29a      	uxth	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	839a      	strh	r2, [r3, #28]
	return mvngAverage->average;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	8b9b      	ldrh	r3, [r3, #28]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	cccccccd 	.word	0xcccccccd

080021fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002202:	2300      	movs	r3, #0
 8002204:	607b      	str	r3, [r7, #4]
 8002206:	4b10      	ldr	r3, [pc, #64]	; (8002248 <HAL_MspInit+0x4c>)
 8002208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220a:	4a0f      	ldr	r2, [pc, #60]	; (8002248 <HAL_MspInit+0x4c>)
 800220c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002210:	6453      	str	r3, [r2, #68]	; 0x44
 8002212:	4b0d      	ldr	r3, [pc, #52]	; (8002248 <HAL_MspInit+0x4c>)
 8002214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002216:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800221a:	607b      	str	r3, [r7, #4]
 800221c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800221e:	2300      	movs	r3, #0
 8002220:	603b      	str	r3, [r7, #0]
 8002222:	4b09      	ldr	r3, [pc, #36]	; (8002248 <HAL_MspInit+0x4c>)
 8002224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002226:	4a08      	ldr	r2, [pc, #32]	; (8002248 <HAL_MspInit+0x4c>)
 8002228:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800222c:	6413      	str	r3, [r2, #64]	; 0x40
 800222e:	4b06      	ldr	r3, [pc, #24]	; (8002248 <HAL_MspInit+0x4c>)
 8002230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002236:	603b      	str	r3, [r7, #0]
 8002238:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800223a:	bf00      	nop
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	40023800 	.word	0x40023800

0800224c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b08a      	sub	sp, #40	; 0x28
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002254:	f107 0314 	add.w	r3, r7, #20
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
 800225c:	605a      	str	r2, [r3, #4]
 800225e:	609a      	str	r2, [r3, #8]
 8002260:	60da      	str	r2, [r3, #12]
 8002262:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a3c      	ldr	r2, [pc, #240]	; (800235c <HAL_ADC_MspInit+0x110>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d171      	bne.n	8002352 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	613b      	str	r3, [r7, #16]
 8002272:	4b3b      	ldr	r3, [pc, #236]	; (8002360 <HAL_ADC_MspInit+0x114>)
 8002274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002276:	4a3a      	ldr	r2, [pc, #232]	; (8002360 <HAL_ADC_MspInit+0x114>)
 8002278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800227c:	6453      	str	r3, [r2, #68]	; 0x44
 800227e:	4b38      	ldr	r3, [pc, #224]	; (8002360 <HAL_ADC_MspInit+0x114>)
 8002280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002286:	613b      	str	r3, [r7, #16]
 8002288:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	4b34      	ldr	r3, [pc, #208]	; (8002360 <HAL_ADC_MspInit+0x114>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	4a33      	ldr	r2, [pc, #204]	; (8002360 <HAL_ADC_MspInit+0x114>)
 8002294:	f043 0304 	orr.w	r3, r3, #4
 8002298:	6313      	str	r3, [r2, #48]	; 0x30
 800229a:	4b31      	ldr	r3, [pc, #196]	; (8002360 <HAL_ADC_MspInit+0x114>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229e:	f003 0304 	and.w	r3, r3, #4
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a6:	2300      	movs	r3, #0
 80022a8:	60bb      	str	r3, [r7, #8]
 80022aa:	4b2d      	ldr	r3, [pc, #180]	; (8002360 <HAL_ADC_MspInit+0x114>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ae:	4a2c      	ldr	r2, [pc, #176]	; (8002360 <HAL_ADC_MspInit+0x114>)
 80022b0:	f043 0302 	orr.w	r3, r3, #2
 80022b4:	6313      	str	r3, [r2, #48]	; 0x30
 80022b6:	4b2a      	ldr	r3, [pc, #168]	; (8002360 <HAL_ADC_MspInit+0x114>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ba:	f003 0302 	and.w	r3, r3, #2
 80022be:	60bb      	str	r3, [r7, #8]
 80022c0:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = adc_line_sensor1_Pin|adc_line_sensor2_Pin|adc_line_sensor3_Pin;
 80022c2:	230e      	movs	r3, #14
 80022c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022c6:	2303      	movs	r3, #3
 80022c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ca:	2300      	movs	r3, #0
 80022cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022ce:	f107 0314 	add.w	r3, r7, #20
 80022d2:	4619      	mov	r1, r3
 80022d4:	4823      	ldr	r0, [pc, #140]	; (8002364 <HAL_ADC_MspInit+0x118>)
 80022d6:	f001 fcc5 	bl	8003c64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = adc_bat_meas_Pin;
 80022da:	2302      	movs	r3, #2
 80022dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022de:	2303      	movs	r3, #3
 80022e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(adc_bat_meas_GPIO_Port, &GPIO_InitStruct);
 80022e6:	f107 0314 	add.w	r3, r7, #20
 80022ea:	4619      	mov	r1, r3
 80022ec:	481e      	ldr	r0, [pc, #120]	; (8002368 <HAL_ADC_MspInit+0x11c>)
 80022ee:	f001 fcb9 	bl	8003c64 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80022f2:	4b1e      	ldr	r3, [pc, #120]	; (800236c <HAL_ADC_MspInit+0x120>)
 80022f4:	4a1e      	ldr	r2, [pc, #120]	; (8002370 <HAL_ADC_MspInit+0x124>)
 80022f6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80022f8:	4b1c      	ldr	r3, [pc, #112]	; (800236c <HAL_ADC_MspInit+0x120>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022fe:	4b1b      	ldr	r3, [pc, #108]	; (800236c <HAL_ADC_MspInit+0x120>)
 8002300:	2200      	movs	r2, #0
 8002302:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002304:	4b19      	ldr	r3, [pc, #100]	; (800236c <HAL_ADC_MspInit+0x120>)
 8002306:	2200      	movs	r2, #0
 8002308:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800230a:	4b18      	ldr	r3, [pc, #96]	; (800236c <HAL_ADC_MspInit+0x120>)
 800230c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002310:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002312:	4b16      	ldr	r3, [pc, #88]	; (800236c <HAL_ADC_MspInit+0x120>)
 8002314:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002318:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800231a:	4b14      	ldr	r3, [pc, #80]	; (800236c <HAL_ADC_MspInit+0x120>)
 800231c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002320:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002322:	4b12      	ldr	r3, [pc, #72]	; (800236c <HAL_ADC_MspInit+0x120>)
 8002324:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002328:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800232a:	4b10      	ldr	r3, [pc, #64]	; (800236c <HAL_ADC_MspInit+0x120>)
 800232c:	2200      	movs	r2, #0
 800232e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002330:	4b0e      	ldr	r3, [pc, #56]	; (800236c <HAL_ADC_MspInit+0x120>)
 8002332:	2200      	movs	r2, #0
 8002334:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002336:	480d      	ldr	r0, [pc, #52]	; (800236c <HAL_ADC_MspInit+0x120>)
 8002338:	f001 f924 	bl	8003584 <HAL_DMA_Init>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8002342:	f7ff fe55 	bl	8001ff0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a08      	ldr	r2, [pc, #32]	; (800236c <HAL_ADC_MspInit+0x120>)
 800234a:	639a      	str	r2, [r3, #56]	; 0x38
 800234c:	4a07      	ldr	r2, [pc, #28]	; (800236c <HAL_ADC_MspInit+0x120>)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002352:	bf00      	nop
 8002354:	3728      	adds	r7, #40	; 0x28
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40012000 	.word	0x40012000
 8002360:	40023800 	.word	0x40023800
 8002364:	40020800 	.word	0x40020800
 8002368:	40020400 	.word	0x40020400
 800236c:	20000904 	.word	0x20000904
 8002370:	40026410 	.word	0x40026410

08002374 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b08e      	sub	sp, #56	; 0x38
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]
 800238a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a63      	ldr	r2, [pc, #396]	; (8002520 <HAL_I2C_MspInit+0x1ac>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d12c      	bne.n	80023f0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	623b      	str	r3, [r7, #32]
 800239a:	4b62      	ldr	r3, [pc, #392]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	4a61      	ldr	r2, [pc, #388]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 80023a0:	f043 0302 	orr.w	r3, r3, #2
 80023a4:	6313      	str	r3, [r2, #48]	; 0x30
 80023a6:	4b5f      	ldr	r3, [pc, #380]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	623b      	str	r3, [r7, #32]
 80023b0:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023b2:	23c0      	movs	r3, #192	; 0xc0
 80023b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023b6:	2312      	movs	r3, #18
 80023b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023be:	2303      	movs	r3, #3
 80023c0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023c2:	2304      	movs	r3, #4
 80023c4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ca:	4619      	mov	r1, r3
 80023cc:	4856      	ldr	r0, [pc, #344]	; (8002528 <HAL_I2C_MspInit+0x1b4>)
 80023ce:	f001 fc49 	bl	8003c64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023d2:	2300      	movs	r3, #0
 80023d4:	61fb      	str	r3, [r7, #28]
 80023d6:	4b53      	ldr	r3, [pc, #332]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 80023d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023da:	4a52      	ldr	r2, [pc, #328]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 80023dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023e0:	6413      	str	r3, [r2, #64]	; 0x40
 80023e2:	4b50      	ldr	r3, [pc, #320]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 80023e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023ea:	61fb      	str	r3, [r7, #28]
 80023ec:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80023ee:	e093      	b.n	8002518 <HAL_I2C_MspInit+0x1a4>
  else if(hi2c->Instance==I2C2)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a4d      	ldr	r2, [pc, #308]	; (800252c <HAL_I2C_MspInit+0x1b8>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d13d      	bne.n	8002476 <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023fa:	2300      	movs	r3, #0
 80023fc:	61bb      	str	r3, [r7, #24]
 80023fe:	4b49      	ldr	r3, [pc, #292]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002402:	4a48      	ldr	r2, [pc, #288]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 8002404:	f043 0302 	orr.w	r3, r3, #2
 8002408:	6313      	str	r3, [r2, #48]	; 0x30
 800240a:	4b46      	ldr	r3, [pc, #280]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	61bb      	str	r3, [r7, #24]
 8002414:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002416:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800241a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800241c:	2312      	movs	r3, #18
 800241e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002420:	2300      	movs	r3, #0
 8002422:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002424:	2303      	movs	r3, #3
 8002426:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002428:	2304      	movs	r3, #4
 800242a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800242c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002430:	4619      	mov	r1, r3
 8002432:	483d      	ldr	r0, [pc, #244]	; (8002528 <HAL_I2C_MspInit+0x1b4>)
 8002434:	f001 fc16 	bl	8003c64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002438:	2308      	movs	r3, #8
 800243a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800243c:	2312      	movs	r3, #18
 800243e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002440:	2300      	movs	r3, #0
 8002442:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002444:	2303      	movs	r3, #3
 8002446:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002448:	2309      	movs	r3, #9
 800244a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800244c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002450:	4619      	mov	r1, r3
 8002452:	4835      	ldr	r0, [pc, #212]	; (8002528 <HAL_I2C_MspInit+0x1b4>)
 8002454:	f001 fc06 	bl	8003c64 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002458:	2300      	movs	r3, #0
 800245a:	617b      	str	r3, [r7, #20]
 800245c:	4b31      	ldr	r3, [pc, #196]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 800245e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002460:	4a30      	ldr	r2, [pc, #192]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 8002462:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002466:	6413      	str	r3, [r2, #64]	; 0x40
 8002468:	4b2e      	ldr	r3, [pc, #184]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 800246a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002470:	617b      	str	r3, [r7, #20]
 8002472:	697b      	ldr	r3, [r7, #20]
}
 8002474:	e050      	b.n	8002518 <HAL_I2C_MspInit+0x1a4>
  else if(hi2c->Instance==I2C3)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a2d      	ldr	r2, [pc, #180]	; (8002530 <HAL_I2C_MspInit+0x1bc>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d14b      	bne.n	8002518 <HAL_I2C_MspInit+0x1a4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002480:	2300      	movs	r3, #0
 8002482:	613b      	str	r3, [r7, #16]
 8002484:	4b27      	ldr	r3, [pc, #156]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 8002486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002488:	4a26      	ldr	r2, [pc, #152]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 800248a:	f043 0304 	orr.w	r3, r3, #4
 800248e:	6313      	str	r3, [r2, #48]	; 0x30
 8002490:	4b24      	ldr	r3, [pc, #144]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 8002492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002494:	f003 0304 	and.w	r3, r3, #4
 8002498:	613b      	str	r3, [r7, #16]
 800249a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800249c:	2300      	movs	r3, #0
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	4b20      	ldr	r3, [pc, #128]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 80024a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a4:	4a1f      	ldr	r2, [pc, #124]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 80024a6:	f043 0301 	orr.w	r3, r3, #1
 80024aa:	6313      	str	r3, [r2, #48]	; 0x30
 80024ac:	4b1d      	ldr	r3, [pc, #116]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 80024ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	60fb      	str	r3, [r7, #12]
 80024b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024be:	2312      	movs	r3, #18
 80024c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c6:	2303      	movs	r3, #3
 80024c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80024ca:	2304      	movs	r3, #4
 80024cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024d2:	4619      	mov	r1, r3
 80024d4:	4817      	ldr	r0, [pc, #92]	; (8002534 <HAL_I2C_MspInit+0x1c0>)
 80024d6:	f001 fbc5 	bl	8003c64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80024da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024e0:	2312      	movs	r3, #18
 80024e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e8:	2303      	movs	r3, #3
 80024ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80024ec:	2304      	movs	r3, #4
 80024ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024f4:	4619      	mov	r1, r3
 80024f6:	4810      	ldr	r0, [pc, #64]	; (8002538 <HAL_I2C_MspInit+0x1c4>)
 80024f8:	f001 fbb4 	bl	8003c64 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80024fc:	2300      	movs	r3, #0
 80024fe:	60bb      	str	r3, [r7, #8]
 8002500:	4b08      	ldr	r3, [pc, #32]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 8002502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002504:	4a07      	ldr	r2, [pc, #28]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 8002506:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800250a:	6413      	str	r3, [r2, #64]	; 0x40
 800250c:	4b05      	ldr	r3, [pc, #20]	; (8002524 <HAL_I2C_MspInit+0x1b0>)
 800250e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002510:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002514:	60bb      	str	r3, [r7, #8]
 8002516:	68bb      	ldr	r3, [r7, #8]
}
 8002518:	bf00      	nop
 800251a:	3738      	adds	r7, #56	; 0x38
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40005400 	.word	0x40005400
 8002524:	40023800 	.word	0x40023800
 8002528:	40020400 	.word	0x40020400
 800252c:	40005800 	.word	0x40005800
 8002530:	40005c00 	.word	0x40005c00
 8002534:	40020800 	.word	0x40020800
 8002538:	40020000 	.word	0x40020000

0800253c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800254c:	d10e      	bne.n	800256c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800254e:	2300      	movs	r3, #0
 8002550:	60fb      	str	r3, [r7, #12]
 8002552:	4b13      	ldr	r3, [pc, #76]	; (80025a0 <HAL_TIM_Base_MspInit+0x64>)
 8002554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002556:	4a12      	ldr	r2, [pc, #72]	; (80025a0 <HAL_TIM_Base_MspInit+0x64>)
 8002558:	f043 0301 	orr.w	r3, r3, #1
 800255c:	6413      	str	r3, [r2, #64]	; 0x40
 800255e:	4b10      	ldr	r3, [pc, #64]	; (80025a0 <HAL_TIM_Base_MspInit+0x64>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	60fb      	str	r3, [r7, #12]
 8002568:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800256a:	e012      	b.n	8002592 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a0c      	ldr	r2, [pc, #48]	; (80025a4 <HAL_TIM_Base_MspInit+0x68>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d10d      	bne.n	8002592 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002576:	2300      	movs	r3, #0
 8002578:	60bb      	str	r3, [r7, #8]
 800257a:	4b09      	ldr	r3, [pc, #36]	; (80025a0 <HAL_TIM_Base_MspInit+0x64>)
 800257c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257e:	4a08      	ldr	r2, [pc, #32]	; (80025a0 <HAL_TIM_Base_MspInit+0x64>)
 8002580:	f043 0302 	orr.w	r3, r3, #2
 8002584:	6413      	str	r3, [r2, #64]	; 0x40
 8002586:	4b06      	ldr	r3, [pc, #24]	; (80025a0 <HAL_TIM_Base_MspInit+0x64>)
 8002588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258a:	f003 0302 	and.w	r3, r3, #2
 800258e:	60bb      	str	r3, [r7, #8]
 8002590:	68bb      	ldr	r3, [r7, #8]
}
 8002592:	bf00      	nop
 8002594:	3714      	adds	r7, #20
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	40023800 	.word	0x40023800
 80025a4:	40000400 	.word	0x40000400

080025a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b08a      	sub	sp, #40	; 0x28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b0:	f107 0314 	add.w	r3, r7, #20
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	605a      	str	r2, [r3, #4]
 80025ba:	609a      	str	r2, [r3, #8]
 80025bc:	60da      	str	r2, [r3, #12]
 80025be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025c8:	d11f      	bne.n	800260a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ca:	2300      	movs	r3, #0
 80025cc:	613b      	str	r3, [r7, #16]
 80025ce:	4b31      	ldr	r3, [pc, #196]	; (8002694 <HAL_TIM_MspPostInit+0xec>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d2:	4a30      	ldr	r2, [pc, #192]	; (8002694 <HAL_TIM_MspPostInit+0xec>)
 80025d4:	f043 0301 	orr.w	r3, r3, #1
 80025d8:	6313      	str	r3, [r2, #48]	; 0x30
 80025da:	4b2e      	ldr	r3, [pc, #184]	; (8002694 <HAL_TIM_MspPostInit+0xec>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025de:	f003 0301 	and.w	r3, r3, #1
 80025e2:	613b      	str	r3, [r7, #16]
 80025e4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = servo_Pin;
 80025e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ec:	2302      	movs	r3, #2
 80025ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f0:	2300      	movs	r3, #0
 80025f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f4:	2300      	movs	r3, #0
 80025f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80025f8:	2301      	movs	r3, #1
 80025fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(servo_GPIO_Port, &GPIO_InitStruct);
 80025fc:	f107 0314 	add.w	r3, r7, #20
 8002600:	4619      	mov	r1, r3
 8002602:	4825      	ldr	r0, [pc, #148]	; (8002698 <HAL_TIM_MspPostInit+0xf0>)
 8002604:	f001 fb2e 	bl	8003c64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002608:	e040      	b.n	800268c <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a23      	ldr	r2, [pc, #140]	; (800269c <HAL_TIM_MspPostInit+0xf4>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d13b      	bne.n	800268c <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002614:	2300      	movs	r3, #0
 8002616:	60fb      	str	r3, [r7, #12]
 8002618:	4b1e      	ldr	r3, [pc, #120]	; (8002694 <HAL_TIM_MspPostInit+0xec>)
 800261a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261c:	4a1d      	ldr	r2, [pc, #116]	; (8002694 <HAL_TIM_MspPostInit+0xec>)
 800261e:	f043 0301 	orr.w	r3, r3, #1
 8002622:	6313      	str	r3, [r2, #48]	; 0x30
 8002624:	4b1b      	ldr	r3, [pc, #108]	; (8002694 <HAL_TIM_MspPostInit+0xec>)
 8002626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002628:	f003 0301 	and.w	r3, r3, #1
 800262c:	60fb      	str	r3, [r7, #12]
 800262e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002630:	2300      	movs	r3, #0
 8002632:	60bb      	str	r3, [r7, #8]
 8002634:	4b17      	ldr	r3, [pc, #92]	; (8002694 <HAL_TIM_MspPostInit+0xec>)
 8002636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002638:	4a16      	ldr	r2, [pc, #88]	; (8002694 <HAL_TIM_MspPostInit+0xec>)
 800263a:	f043 0302 	orr.w	r3, r3, #2
 800263e:	6313      	str	r3, [r2, #48]	; 0x30
 8002640:	4b14      	ldr	r3, [pc, #80]	; (8002694 <HAL_TIM_MspPostInit+0xec>)
 8002642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	60bb      	str	r3, [r7, #8]
 800264a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = motor_R_PWM_Pin;
 800264c:	2340      	movs	r3, #64	; 0x40
 800264e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002650:	2302      	movs	r3, #2
 8002652:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002654:	2300      	movs	r3, #0
 8002656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002658:	2300      	movs	r3, #0
 800265a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800265c:	2302      	movs	r3, #2
 800265e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(motor_R_PWM_GPIO_Port, &GPIO_InitStruct);
 8002660:	f107 0314 	add.w	r3, r7, #20
 8002664:	4619      	mov	r1, r3
 8002666:	480c      	ldr	r0, [pc, #48]	; (8002698 <HAL_TIM_MspPostInit+0xf0>)
 8002668:	f001 fafc 	bl	8003c64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = motor_L_PWM_Pin;
 800266c:	2320      	movs	r3, #32
 800266e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002670:	2302      	movs	r3, #2
 8002672:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002674:	2300      	movs	r3, #0
 8002676:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002678:	2300      	movs	r3, #0
 800267a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800267c:	2302      	movs	r3, #2
 800267e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(motor_L_PWM_GPIO_Port, &GPIO_InitStruct);
 8002680:	f107 0314 	add.w	r3, r7, #20
 8002684:	4619      	mov	r1, r3
 8002686:	4806      	ldr	r0, [pc, #24]	; (80026a0 <HAL_TIM_MspPostInit+0xf8>)
 8002688:	f001 faec 	bl	8003c64 <HAL_GPIO_Init>
}
 800268c:	bf00      	nop
 800268e:	3728      	adds	r7, #40	; 0x28
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40023800 	.word	0x40023800
 8002698:	40020000 	.word	0x40020000
 800269c:	40000400 	.word	0x40000400
 80026a0:	40020400 	.word	0x40020400

080026a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b08a      	sub	sp, #40	; 0x28
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ac:	f107 0314 	add.w	r3, r7, #20
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]
 80026b4:	605a      	str	r2, [r3, #4]
 80026b6:	609a      	str	r2, [r3, #8]
 80026b8:	60da      	str	r2, [r3, #12]
 80026ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a19      	ldr	r2, [pc, #100]	; (8002728 <HAL_UART_MspInit+0x84>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d12b      	bne.n	800271e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80026c6:	2300      	movs	r3, #0
 80026c8:	613b      	str	r3, [r7, #16]
 80026ca:	4b18      	ldr	r3, [pc, #96]	; (800272c <HAL_UART_MspInit+0x88>)
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	4a17      	ldr	r2, [pc, #92]	; (800272c <HAL_UART_MspInit+0x88>)
 80026d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026d4:	6413      	str	r3, [r2, #64]	; 0x40
 80026d6:	4b15      	ldr	r3, [pc, #84]	; (800272c <HAL_UART_MspInit+0x88>)
 80026d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026de:	613b      	str	r3, [r7, #16]
 80026e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	60fb      	str	r3, [r7, #12]
 80026e6:	4b11      	ldr	r3, [pc, #68]	; (800272c <HAL_UART_MspInit+0x88>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ea:	4a10      	ldr	r2, [pc, #64]	; (800272c <HAL_UART_MspInit+0x88>)
 80026ec:	f043 0301 	orr.w	r3, r3, #1
 80026f0:	6313      	str	r3, [r2, #48]	; 0x30
 80026f2:	4b0e      	ldr	r3, [pc, #56]	; (800272c <HAL_UART_MspInit+0x88>)
 80026f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	60fb      	str	r3, [r7, #12]
 80026fc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80026fe:	230c      	movs	r3, #12
 8002700:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002702:	2302      	movs	r3, #2
 8002704:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002706:	2300      	movs	r3, #0
 8002708:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800270a:	2303      	movs	r3, #3
 800270c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800270e:	2307      	movs	r3, #7
 8002710:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002712:	f107 0314 	add.w	r3, r7, #20
 8002716:	4619      	mov	r1, r3
 8002718:	4805      	ldr	r0, [pc, #20]	; (8002730 <HAL_UART_MspInit+0x8c>)
 800271a:	f001 faa3 	bl	8003c64 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800271e:	bf00      	nop
 8002720:	3728      	adds	r7, #40	; 0x28
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	40004400 	.word	0x40004400
 800272c:	40023800 	.word	0x40023800
 8002730:	40020000 	.word	0x40020000

08002734 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002738:	e7fe      	b.n	8002738 <NMI_Handler+0x4>

0800273a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800273a:	b480      	push	{r7}
 800273c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800273e:	e7fe      	b.n	800273e <HardFault_Handler+0x4>

08002740 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002744:	e7fe      	b.n	8002744 <MemManage_Handler+0x4>

08002746 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002746:	b480      	push	{r7}
 8002748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800274a:	e7fe      	b.n	800274a <BusFault_Handler+0x4>

0800274c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002750:	e7fe      	b.n	8002750 <UsageFault_Handler+0x4>

08002752 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002752:	b480      	push	{r7}
 8002754:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002756:	bf00      	nop
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002764:	bf00      	nop
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr

0800276e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800276e:	b480      	push	{r7}
 8002770:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002772:	bf00      	nop
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002780:	f000 f9a8 	bl	8002ad4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002784:	bf00      	nop
 8002786:	bd80      	pop	{r7, pc}

08002788 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800278c:	4802      	ldr	r0, [pc, #8]	; (8002798 <DMA2_Stream0_IRQHandler+0x10>)
 800278e:	f000 ffff 	bl	8003790 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002792:	bf00      	nop
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	20000904 	.word	0x20000904

0800279c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  return 1;
 80027a0:	2301      	movs	r3, #1
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <_kill>:

int _kill(int pid, int sig)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80027b6:	f009 fa65 	bl	800bc84 <__errno>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2216      	movs	r2, #22
 80027be:	601a      	str	r2, [r3, #0]
  return -1;
 80027c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3708      	adds	r7, #8
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}

080027cc <_exit>:

void _exit (int status)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027d4:	f04f 31ff 	mov.w	r1, #4294967295
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f7ff ffe7 	bl	80027ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80027de:	e7fe      	b.n	80027de <_exit+0x12>

080027e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b086      	sub	sp, #24
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ec:	2300      	movs	r3, #0
 80027ee:	617b      	str	r3, [r7, #20]
 80027f0:	e00a      	b.n	8002808 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027f2:	f3af 8000 	nop.w
 80027f6:	4601      	mov	r1, r0
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	1c5a      	adds	r2, r3, #1
 80027fc:	60ba      	str	r2, [r7, #8]
 80027fe:	b2ca      	uxtb	r2, r1
 8002800:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	3301      	adds	r3, #1
 8002806:	617b      	str	r3, [r7, #20]
 8002808:	697a      	ldr	r2, [r7, #20]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	429a      	cmp	r2, r3
 800280e:	dbf0      	blt.n	80027f2 <_read+0x12>
  }

  return len;
 8002810:	687b      	ldr	r3, [r7, #4]
}
 8002812:	4618      	mov	r0, r3
 8002814:	3718      	adds	r7, #24
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b086      	sub	sp, #24
 800281e:	af00      	add	r7, sp, #0
 8002820:	60f8      	str	r0, [r7, #12]
 8002822:	60b9      	str	r1, [r7, #8]
 8002824:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002826:	2300      	movs	r3, #0
 8002828:	617b      	str	r3, [r7, #20]
 800282a:	e009      	b.n	8002840 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	1c5a      	adds	r2, r3, #1
 8002830:	60ba      	str	r2, [r7, #8]
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	4618      	mov	r0, r3
 8002836:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	3301      	adds	r3, #1
 800283e:	617b      	str	r3, [r7, #20]
 8002840:	697a      	ldr	r2, [r7, #20]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	429a      	cmp	r2, r3
 8002846:	dbf1      	blt.n	800282c <_write+0x12>
  }
  return len;
 8002848:	687b      	ldr	r3, [r7, #4]
}
 800284a:	4618      	mov	r0, r3
 800284c:	3718      	adds	r7, #24
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <_close>:

int _close(int file)
{
 8002852:	b480      	push	{r7}
 8002854:	b083      	sub	sp, #12
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800285a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800285e:	4618      	mov	r0, r3
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr

0800286a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800286a:	b480      	push	{r7}
 800286c:	b083      	sub	sp, #12
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
 8002872:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800287a:	605a      	str	r2, [r3, #4]
  return 0;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <_isatty>:

int _isatty(int file)
{
 800288a:	b480      	push	{r7}
 800288c:	b083      	sub	sp, #12
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002892:	2301      	movs	r3, #1
}
 8002894:	4618      	mov	r0, r3
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b085      	sub	sp, #20
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3714      	adds	r7, #20
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
	...

080028bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028c4:	4a14      	ldr	r2, [pc, #80]	; (8002918 <_sbrk+0x5c>)
 80028c6:	4b15      	ldr	r3, [pc, #84]	; (800291c <_sbrk+0x60>)
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028d0:	4b13      	ldr	r3, [pc, #76]	; (8002920 <_sbrk+0x64>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d102      	bne.n	80028de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028d8:	4b11      	ldr	r3, [pc, #68]	; (8002920 <_sbrk+0x64>)
 80028da:	4a12      	ldr	r2, [pc, #72]	; (8002924 <_sbrk+0x68>)
 80028dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028de:	4b10      	ldr	r3, [pc, #64]	; (8002920 <_sbrk+0x64>)
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4413      	add	r3, r2
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d207      	bcs.n	80028fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028ec:	f009 f9ca 	bl	800bc84 <__errno>
 80028f0:	4603      	mov	r3, r0
 80028f2:	220c      	movs	r2, #12
 80028f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028f6:	f04f 33ff 	mov.w	r3, #4294967295
 80028fa:	e009      	b.n	8002910 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028fc:	4b08      	ldr	r3, [pc, #32]	; (8002920 <_sbrk+0x64>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002902:	4b07      	ldr	r3, [pc, #28]	; (8002920 <_sbrk+0x64>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4413      	add	r3, r2
 800290a:	4a05      	ldr	r2, [pc, #20]	; (8002920 <_sbrk+0x64>)
 800290c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800290e:	68fb      	ldr	r3, [r7, #12]
}
 8002910:	4618      	mov	r0, r3
 8002912:	3718      	adds	r7, #24
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	20020000 	.word	0x20020000
 800291c:	00000400 	.word	0x00000400
 8002920:	20000e8c 	.word	0x20000e8c
 8002924:	20000ee8 	.word	0x20000ee8

08002928 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800292c:	4b06      	ldr	r3, [pc, #24]	; (8002948 <SystemInit+0x20>)
 800292e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002932:	4a05      	ldr	r2, [pc, #20]	; (8002948 <SystemInit+0x20>)
 8002934:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002938:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800293c:	bf00      	nop
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	e000ed00 	.word	0xe000ed00

0800294c <tof_vl53l0_init>:
 * @param pVhvSettings
 * @param pPhaseCal
 * @param refSpadCount
 * @param isApertureSpads
 */
void tof_vl53l0_init(VL53L0X_Dev_t * Dev, uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint32_t *refSpadCount, uint8_t *isApertureSpads){
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
 8002958:	603b      	str	r3, [r7, #0]
  //
  // VL53L0X init for Single Measurement
  //
  VL53L0X_WaitDeviceBooted(Dev);
 800295a:	68f8      	ldr	r0, [r7, #12]
 800295c:	f004 fc8e 	bl	800727c <VL53L0X_WaitDeviceBooted>
  VL53L0X_DataInit(Dev);
 8002960:	68f8      	ldr	r0, [r7, #12]
 8002962:	f004 f9a5 	bl	8006cb0 <VL53L0X_DataInit>
  VL53L0X_StaticInit(Dev);
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f004 fb06 	bl	8006f78 <VL53L0X_StaticInit>
  VL53L0X_PerformRefCalibration(Dev, pVhvSettings, pPhaseCal);
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	68b9      	ldr	r1, [r7, #8]
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	f005 f9a3 	bl	8007cbc <VL53L0X_PerformRefCalibration>
  VL53L0X_PerformRefSpadManagement(Dev, refSpadCount, isApertureSpads);
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	6839      	ldr	r1, [r7, #0]
 800297a:	68f8      	ldr	r0, [r7, #12]
 800297c:	f005 fe2c 	bl	80085d8 <VL53L0X_PerformRefSpadManagement>
  VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8002980:	2100      	movs	r1, #0
 8002982:	68f8      	ldr	r0, [r7, #12]
 8002984:	f004 fd18 	bl	80073b8 <VL53L0X_SetDeviceMode>
  //
  // Enable/Disable Sigma and Signal check
  //
  VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8002988:	2201      	movs	r2, #1
 800298a:	2100      	movs	r1, #0
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f004 ff8f 	bl	80078b0 <VL53L0X_SetLimitCheckEnable>
  VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8002992:	2201      	movs	r2, #1
 8002994:	2101      	movs	r1, #1
 8002996:	68f8      	ldr	r0, [r7, #12]
 8002998:	f004 ff8a 	bl	80078b0 <VL53L0X_SetLimitCheckEnable>
  VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 800299c:	f641 1299 	movw	r2, #6553	; 0x1999
 80029a0:	2101      	movs	r1, #1
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	f005 f834 	bl	8007a10 <VL53L0X_SetLimitCheckValue>
  VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 80029a8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80029ac:	2100      	movs	r1, #0
 80029ae:	68f8      	ldr	r0, [r7, #12]
 80029b0:	f005 f82e 	bl	8007a10 <VL53L0X_SetLimitCheckValue>
  VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 80029b4:	f248 01e8 	movw	r1, #33000	; 0x80e8
 80029b8:	68f8      	ldr	r0, [r7, #12]
 80029ba:	f004 fd5b 	bl	8007474 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
  VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 80029be:	2212      	movs	r2, #18
 80029c0:	2100      	movs	r1, #0
 80029c2:	68f8      	ldr	r0, [r7, #12]
 80029c4:	f004 fd7c 	bl	80074c0 <VL53L0X_SetVcselPulsePeriod>
  VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 80029c8:	220e      	movs	r2, #14
 80029ca:	2101      	movs	r1, #1
 80029cc:	68f8      	ldr	r0, [r7, #12]
 80029ce:	f004 fd77 	bl	80074c0 <VL53L0X_SetVcselPulsePeriod>

}
 80029d2:	bf00      	nop
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
	...

080029dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80029dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a14 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029e0:	480d      	ldr	r0, [pc, #52]	; (8002a18 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80029e2:	490e      	ldr	r1, [pc, #56]	; (8002a1c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80029e4:	4a0e      	ldr	r2, [pc, #56]	; (8002a20 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80029e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029e8:	e002      	b.n	80029f0 <LoopCopyDataInit>

080029ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029ee:	3304      	adds	r3, #4

080029f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029f4:	d3f9      	bcc.n	80029ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029f6:	4a0b      	ldr	r2, [pc, #44]	; (8002a24 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80029f8:	4c0b      	ldr	r4, [pc, #44]	; (8002a28 <LoopFillZerobss+0x26>)
  movs r3, #0
 80029fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029fc:	e001      	b.n	8002a02 <LoopFillZerobss>

080029fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a00:	3204      	adds	r2, #4

08002a02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a04:	d3fb      	bcc.n	80029fe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a06:	f7ff ff8f 	bl	8002928 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a0a:	f009 f941 	bl	800bc90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a0e:	f7fe fe05 	bl	800161c <main>
  bx  lr    
 8002a12:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002a14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a1c:	200004a0 	.word	0x200004a0
  ldr r2, =_sidata
 8002a20:	08011d54 	.word	0x08011d54
  ldr r2, =_sbss
 8002a24:	200004a0 	.word	0x200004a0
  ldr r4, =_ebss
 8002a28:	20000ee4 	.word	0x20000ee4

08002a2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a2c:	e7fe      	b.n	8002a2c <ADC_IRQHandler>
	...

08002a30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a34:	4b0e      	ldr	r3, [pc, #56]	; (8002a70 <HAL_Init+0x40>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a0d      	ldr	r2, [pc, #52]	; (8002a70 <HAL_Init+0x40>)
 8002a3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a40:	4b0b      	ldr	r3, [pc, #44]	; (8002a70 <HAL_Init+0x40>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a0a      	ldr	r2, [pc, #40]	; (8002a70 <HAL_Init+0x40>)
 8002a46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a4c:	4b08      	ldr	r3, [pc, #32]	; (8002a70 <HAL_Init+0x40>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a07      	ldr	r2, [pc, #28]	; (8002a70 <HAL_Init+0x40>)
 8002a52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a58:	2003      	movs	r0, #3
 8002a5a:	f000 fd51 	bl	8003500 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a5e:	200f      	movs	r0, #15
 8002a60:	f000 f808 	bl	8002a74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a64:	f7ff fbca 	bl	80021fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	40023c00 	.word	0x40023c00

08002a74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a7c:	4b12      	ldr	r3, [pc, #72]	; (8002ac8 <HAL_InitTick+0x54>)
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	4b12      	ldr	r3, [pc, #72]	; (8002acc <HAL_InitTick+0x58>)
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	4619      	mov	r1, r3
 8002a86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a92:	4618      	mov	r0, r3
 8002a94:	f000 fd69 	bl	800356a <HAL_SYSTICK_Config>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e00e      	b.n	8002ac0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2b0f      	cmp	r3, #15
 8002aa6:	d80a      	bhi.n	8002abe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	6879      	ldr	r1, [r7, #4]
 8002aac:	f04f 30ff 	mov.w	r0, #4294967295
 8002ab0:	f000 fd31 	bl	8003516 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ab4:	4a06      	ldr	r2, [pc, #24]	; (8002ad0 <HAL_InitTick+0x5c>)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002aba:	2300      	movs	r3, #0
 8002abc:	e000      	b.n	8002ac0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	20000004 	.word	0x20000004
 8002acc:	2000000c 	.word	0x2000000c
 8002ad0:	20000008 	.word	0x20000008

08002ad4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ad8:	4b06      	ldr	r3, [pc, #24]	; (8002af4 <HAL_IncTick+0x20>)
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	461a      	mov	r2, r3
 8002ade:	4b06      	ldr	r3, [pc, #24]	; (8002af8 <HAL_IncTick+0x24>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	4a04      	ldr	r2, [pc, #16]	; (8002af8 <HAL_IncTick+0x24>)
 8002ae6:	6013      	str	r3, [r2, #0]
}
 8002ae8:	bf00      	nop
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	2000000c 	.word	0x2000000c
 8002af8:	20000e90 	.word	0x20000e90

08002afc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  return uwTick;
 8002b00:	4b03      	ldr	r3, [pc, #12]	; (8002b10 <HAL_GetTick+0x14>)
 8002b02:	681b      	ldr	r3, [r3, #0]
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	20000e90 	.word	0x20000e90

08002b14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b1c:	f7ff ffee 	bl	8002afc <HAL_GetTick>
 8002b20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2c:	d005      	beq.n	8002b3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b2e:	4b0a      	ldr	r3, [pc, #40]	; (8002b58 <HAL_Delay+0x44>)
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	461a      	mov	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	4413      	add	r3, r2
 8002b38:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b3a:	bf00      	nop
 8002b3c:	f7ff ffde 	bl	8002afc <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	68fa      	ldr	r2, [r7, #12]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d8f7      	bhi.n	8002b3c <HAL_Delay+0x28>
  {
  }
}
 8002b4c:	bf00      	nop
 8002b4e:	bf00      	nop
 8002b50:	3710      	adds	r7, #16
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	2000000c 	.word	0x2000000c

08002b5c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b64:	2300      	movs	r3, #0
 8002b66:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d101      	bne.n	8002b72 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e033      	b.n	8002bda <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d109      	bne.n	8002b8e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7ff fb66 	bl	800224c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b92:	f003 0310 	and.w	r3, r3, #16
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d118      	bne.n	8002bcc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ba2:	f023 0302 	bic.w	r3, r3, #2
 8002ba6:	f043 0202 	orr.w	r2, r3, #2
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f000 fa58 	bl	8003064 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	f023 0303 	bic.w	r3, r3, #3
 8002bc2:	f043 0201 	orr.w	r2, r3, #1
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	641a      	str	r2, [r3, #64]	; 0x40
 8002bca:	e001      	b.n	8002bd0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3710      	adds	r7, #16
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
	...

08002be4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d101      	bne.n	8002c02 <HAL_ADC_Start_DMA+0x1e>
 8002bfe:	2302      	movs	r3, #2
 8002c00:	e0ce      	b.n	8002da0 <HAL_ADC_Start_DMA+0x1bc>
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2201      	movs	r2, #1
 8002c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d018      	beq.n	8002c4a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f042 0201 	orr.w	r2, r2, #1
 8002c26:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c28:	4b5f      	ldr	r3, [pc, #380]	; (8002da8 <HAL_ADC_Start_DMA+0x1c4>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a5f      	ldr	r2, [pc, #380]	; (8002dac <HAL_ADC_Start_DMA+0x1c8>)
 8002c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c32:	0c9a      	lsrs	r2, r3, #18
 8002c34:	4613      	mov	r3, r2
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	4413      	add	r3, r2
 8002c3a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002c3c:	e002      	b.n	8002c44 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	3b01      	subs	r3, #1
 8002c42:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1f9      	bne.n	8002c3e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c58:	d107      	bne.n	8002c6a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c68:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f003 0301 	and.w	r3, r3, #1
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	f040 8086 	bne.w	8002d86 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002c82:	f023 0301 	bic.w	r3, r3, #1
 8002c86:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d007      	beq.n	8002cac <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ca4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cb8:	d106      	bne.n	8002cc8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cbe:	f023 0206 	bic.w	r2, r3, #6
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	645a      	str	r2, [r3, #68]	; 0x44
 8002cc6:	e002      	b.n	8002cce <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cd6:	4b36      	ldr	r3, [pc, #216]	; (8002db0 <HAL_ADC_Start_DMA+0x1cc>)
 8002cd8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cde:	4a35      	ldr	r2, [pc, #212]	; (8002db4 <HAL_ADC_Start_DMA+0x1d0>)
 8002ce0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ce6:	4a34      	ldr	r2, [pc, #208]	; (8002db8 <HAL_ADC_Start_DMA+0x1d4>)
 8002ce8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cee:	4a33      	ldr	r2, [pc, #204]	; (8002dbc <HAL_ADC_Start_DMA+0x1d8>)
 8002cf0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002cfa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002d0a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	689a      	ldr	r2, [r3, #8]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d1a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	334c      	adds	r3, #76	; 0x4c
 8002d26:	4619      	mov	r1, r3
 8002d28:	68ba      	ldr	r2, [r7, #8]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f000 fcd8 	bl	80036e0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f003 031f 	and.w	r3, r3, #31
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d10f      	bne.n	8002d5c <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d129      	bne.n	8002d9e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d58:	609a      	str	r2, [r3, #8]
 8002d5a:	e020      	b.n	8002d9e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a17      	ldr	r2, [pc, #92]	; (8002dc0 <HAL_ADC_Start_DMA+0x1dc>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d11b      	bne.n	8002d9e <HAL_ADC_Start_DMA+0x1ba>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d114      	bne.n	8002d9e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689a      	ldr	r2, [r3, #8]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d82:	609a      	str	r2, [r3, #8]
 8002d84:	e00b      	b.n	8002d9e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8a:	f043 0210 	orr.w	r2, r3, #16
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d96:	f043 0201 	orr.w	r2, r3, #1
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3718      	adds	r7, #24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	20000004 	.word	0x20000004
 8002dac:	431bde83 	.word	0x431bde83
 8002db0:	40012300 	.word	0x40012300
 8002db4:	0800325d 	.word	0x0800325d
 8002db8:	08003317 	.word	0x08003317
 8002dbc:	08003333 	.word	0x08003333
 8002dc0:	40012000 	.word	0x40012000

08002dc4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d101      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x1c>
 8002e18:	2302      	movs	r3, #2
 8002e1a:	e113      	b.n	8003044 <HAL_ADC_ConfigChannel+0x244>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2b09      	cmp	r3, #9
 8002e2a:	d925      	bls.n	8002e78 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68d9      	ldr	r1, [r3, #12]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	461a      	mov	r2, r3
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	4413      	add	r3, r2
 8002e40:	3b1e      	subs	r3, #30
 8002e42:	2207      	movs	r2, #7
 8002e44:	fa02 f303 	lsl.w	r3, r2, r3
 8002e48:	43da      	mvns	r2, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	400a      	ands	r2, r1
 8002e50:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68d9      	ldr	r1, [r3, #12]
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	4618      	mov	r0, r3
 8002e64:	4603      	mov	r3, r0
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	4403      	add	r3, r0
 8002e6a:	3b1e      	subs	r3, #30
 8002e6c:	409a      	lsls	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	430a      	orrs	r2, r1
 8002e74:	60da      	str	r2, [r3, #12]
 8002e76:	e022      	b.n	8002ebe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	6919      	ldr	r1, [r3, #16]
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	461a      	mov	r2, r3
 8002e86:	4613      	mov	r3, r2
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	4413      	add	r3, r2
 8002e8c:	2207      	movs	r2, #7
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	43da      	mvns	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	400a      	ands	r2, r1
 8002e9a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6919      	ldr	r1, [r3, #16]
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	689a      	ldr	r2, [r3, #8]
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	4618      	mov	r0, r3
 8002eae:	4603      	mov	r3, r0
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	4403      	add	r3, r0
 8002eb4:	409a      	lsls	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2b06      	cmp	r3, #6
 8002ec4:	d824      	bhi.n	8002f10 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	4413      	add	r3, r2
 8002ed6:	3b05      	subs	r3, #5
 8002ed8:	221f      	movs	r2, #31
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	43da      	mvns	r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	400a      	ands	r2, r1
 8002ee6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	3b05      	subs	r3, #5
 8002f02:	fa00 f203 	lsl.w	r2, r0, r3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	635a      	str	r2, [r3, #52]	; 0x34
 8002f0e:	e04c      	b.n	8002faa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	2b0c      	cmp	r3, #12
 8002f16:	d824      	bhi.n	8002f62 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	685a      	ldr	r2, [r3, #4]
 8002f22:	4613      	mov	r3, r2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	4413      	add	r3, r2
 8002f28:	3b23      	subs	r3, #35	; 0x23
 8002f2a:	221f      	movs	r2, #31
 8002f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f30:	43da      	mvns	r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	400a      	ands	r2, r1
 8002f38:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	4618      	mov	r0, r3
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685a      	ldr	r2, [r3, #4]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	4413      	add	r3, r2
 8002f52:	3b23      	subs	r3, #35	; 0x23
 8002f54:	fa00 f203 	lsl.w	r2, r0, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	631a      	str	r2, [r3, #48]	; 0x30
 8002f60:	e023      	b.n	8002faa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685a      	ldr	r2, [r3, #4]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	4413      	add	r3, r2
 8002f72:	3b41      	subs	r3, #65	; 0x41
 8002f74:	221f      	movs	r2, #31
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	43da      	mvns	r2, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	400a      	ands	r2, r1
 8002f82:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	4618      	mov	r0, r3
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685a      	ldr	r2, [r3, #4]
 8002f96:	4613      	mov	r3, r2
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	4413      	add	r3, r2
 8002f9c:	3b41      	subs	r3, #65	; 0x41
 8002f9e:	fa00 f203 	lsl.w	r2, r0, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002faa:	4b29      	ldr	r3, [pc, #164]	; (8003050 <HAL_ADC_ConfigChannel+0x250>)
 8002fac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a28      	ldr	r2, [pc, #160]	; (8003054 <HAL_ADC_ConfigChannel+0x254>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d10f      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x1d8>
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2b12      	cmp	r3, #18
 8002fbe:	d10b      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a1d      	ldr	r2, [pc, #116]	; (8003054 <HAL_ADC_ConfigChannel+0x254>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d12b      	bne.n	800303a <HAL_ADC_ConfigChannel+0x23a>
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a1c      	ldr	r2, [pc, #112]	; (8003058 <HAL_ADC_ConfigChannel+0x258>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d003      	beq.n	8002ff4 <HAL_ADC_ConfigChannel+0x1f4>
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2b11      	cmp	r3, #17
 8002ff2:	d122      	bne.n	800303a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a11      	ldr	r2, [pc, #68]	; (8003058 <HAL_ADC_ConfigChannel+0x258>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d111      	bne.n	800303a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003016:	4b11      	ldr	r3, [pc, #68]	; (800305c <HAL_ADC_ConfigChannel+0x25c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a11      	ldr	r2, [pc, #68]	; (8003060 <HAL_ADC_ConfigChannel+0x260>)
 800301c:	fba2 2303 	umull	r2, r3, r2, r3
 8003020:	0c9a      	lsrs	r2, r3, #18
 8003022:	4613      	mov	r3, r2
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	4413      	add	r3, r2
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800302c:	e002      	b.n	8003034 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	3b01      	subs	r3, #1
 8003032:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d1f9      	bne.n	800302e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003042:	2300      	movs	r3, #0
}
 8003044:	4618      	mov	r0, r3
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr
 8003050:	40012300 	.word	0x40012300
 8003054:	40012000 	.word	0x40012000
 8003058:	10000012 	.word	0x10000012
 800305c:	20000004 	.word	0x20000004
 8003060:	431bde83 	.word	0x431bde83

08003064 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003064:	b480      	push	{r7}
 8003066:	b085      	sub	sp, #20
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800306c:	4b79      	ldr	r3, [pc, #484]	; (8003254 <ADC_Init+0x1f0>)
 800306e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	685a      	ldr	r2, [r3, #4]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	431a      	orrs	r2, r3
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685a      	ldr	r2, [r3, #4]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003098:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	6859      	ldr	r1, [r3, #4]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	691b      	ldr	r3, [r3, #16]
 80030a4:	021a      	lsls	r2, r3, #8
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	430a      	orrs	r2, r1
 80030ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	685a      	ldr	r2, [r3, #4]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80030bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	6859      	ldr	r1, [r3, #4]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	689a      	ldr	r2, [r3, #8]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	430a      	orrs	r2, r1
 80030ce:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	6899      	ldr	r1, [r3, #8]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	68da      	ldr	r2, [r3, #12]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	430a      	orrs	r2, r1
 80030f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f6:	4a58      	ldr	r2, [pc, #352]	; (8003258 <ADC_Init+0x1f4>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d022      	beq.n	8003142 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	689a      	ldr	r2, [r3, #8]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800310a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6899      	ldr	r1, [r3, #8]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	430a      	orrs	r2, r1
 800311c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689a      	ldr	r2, [r3, #8]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800312c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	6899      	ldr	r1, [r3, #8]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	430a      	orrs	r2, r1
 800313e:	609a      	str	r2, [r3, #8]
 8003140:	e00f      	b.n	8003162 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	689a      	ldr	r2, [r3, #8]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003150:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003160:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f022 0202 	bic.w	r2, r2, #2
 8003170:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	6899      	ldr	r1, [r3, #8]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	7e1b      	ldrb	r3, [r3, #24]
 800317c:	005a      	lsls	r2, r3, #1
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	430a      	orrs	r2, r1
 8003184:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 3020 	ldrb.w	r3, [r3, #32]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d01b      	beq.n	80031c8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	685a      	ldr	r2, [r3, #4]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800319e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	685a      	ldr	r2, [r3, #4]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80031ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6859      	ldr	r1, [r3, #4]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ba:	3b01      	subs	r3, #1
 80031bc:	035a      	lsls	r2, r3, #13
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	430a      	orrs	r2, r1
 80031c4:	605a      	str	r2, [r3, #4]
 80031c6:	e007      	b.n	80031d8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	685a      	ldr	r2, [r3, #4]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031d6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80031e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	69db      	ldr	r3, [r3, #28]
 80031f2:	3b01      	subs	r3, #1
 80031f4:	051a      	lsls	r2, r3, #20
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	430a      	orrs	r2, r1
 80031fc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	689a      	ldr	r2, [r3, #8]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800320c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	6899      	ldr	r1, [r3, #8]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800321a:	025a      	lsls	r2, r3, #9
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	430a      	orrs	r2, r1
 8003222:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689a      	ldr	r2, [r3, #8]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003232:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	6899      	ldr	r1, [r3, #8]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	029a      	lsls	r2, r3, #10
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	430a      	orrs	r2, r1
 8003246:	609a      	str	r2, [r3, #8]
}
 8003248:	bf00      	nop
 800324a:	3714      	adds	r7, #20
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr
 8003254:	40012300 	.word	0x40012300
 8003258:	0f000001 	.word	0x0f000001

0800325c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003268:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003272:	2b00      	cmp	r3, #0
 8003274:	d13c      	bne.n	80032f0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d12b      	bne.n	80032e8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003294:	2b00      	cmp	r3, #0
 8003296:	d127      	bne.n	80032e8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800329e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d006      	beq.n	80032b4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d119      	bne.n	80032e8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	685a      	ldr	r2, [r3, #4]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f022 0220 	bic.w	r2, r2, #32
 80032c2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d105      	bne.n	80032e8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e0:	f043 0201 	orr.w	r2, r3, #1
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	f7ff fd6b 	bl	8002dc4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80032ee:	e00e      	b.n	800330e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f4:	f003 0310 	and.w	r3, r3, #16
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d003      	beq.n	8003304 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80032fc:	68f8      	ldr	r0, [r7, #12]
 80032fe:	f7ff fd75 	bl	8002dec <HAL_ADC_ErrorCallback>
}
 8003302:	e004      	b.n	800330e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	4798      	blx	r3
}
 800330e:	bf00      	nop
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b084      	sub	sp, #16
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003322:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003324:	68f8      	ldr	r0, [r7, #12]
 8003326:	f7ff fd57 	bl	8002dd8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800332a:	bf00      	nop
 800332c:	3710      	adds	r7, #16
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b084      	sub	sp, #16
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800333e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2240      	movs	r2, #64	; 0x40
 8003344:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334a:	f043 0204 	orr.w	r2, r3, #4
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f7ff fd4a 	bl	8002dec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003358:	bf00      	nop
 800335a:	3710      	adds	r7, #16
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003370:	4b0c      	ldr	r3, [pc, #48]	; (80033a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003376:	68ba      	ldr	r2, [r7, #8]
 8003378:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800337c:	4013      	ands	r3, r2
 800337e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003388:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800338c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003390:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003392:	4a04      	ldr	r2, [pc, #16]	; (80033a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	60d3      	str	r3, [r2, #12]
}
 8003398:	bf00      	nop
 800339a:	3714      	adds	r7, #20
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr
 80033a4:	e000ed00 	.word	0xe000ed00

080033a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033ac:	4b04      	ldr	r3, [pc, #16]	; (80033c0 <__NVIC_GetPriorityGrouping+0x18>)
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	0a1b      	lsrs	r3, r3, #8
 80033b2:	f003 0307 	and.w	r3, r3, #7
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr
 80033c0:	e000ed00 	.word	0xe000ed00

080033c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	4603      	mov	r3, r0
 80033cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	db0b      	blt.n	80033ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033d6:	79fb      	ldrb	r3, [r7, #7]
 80033d8:	f003 021f 	and.w	r2, r3, #31
 80033dc:	4907      	ldr	r1, [pc, #28]	; (80033fc <__NVIC_EnableIRQ+0x38>)
 80033de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e2:	095b      	lsrs	r3, r3, #5
 80033e4:	2001      	movs	r0, #1
 80033e6:	fa00 f202 	lsl.w	r2, r0, r2
 80033ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033ee:	bf00      	nop
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	e000e100 	.word	0xe000e100

08003400 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	4603      	mov	r3, r0
 8003408:	6039      	str	r1, [r7, #0]
 800340a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800340c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003410:	2b00      	cmp	r3, #0
 8003412:	db0a      	blt.n	800342a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	b2da      	uxtb	r2, r3
 8003418:	490c      	ldr	r1, [pc, #48]	; (800344c <__NVIC_SetPriority+0x4c>)
 800341a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341e:	0112      	lsls	r2, r2, #4
 8003420:	b2d2      	uxtb	r2, r2
 8003422:	440b      	add	r3, r1
 8003424:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003428:	e00a      	b.n	8003440 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	b2da      	uxtb	r2, r3
 800342e:	4908      	ldr	r1, [pc, #32]	; (8003450 <__NVIC_SetPriority+0x50>)
 8003430:	79fb      	ldrb	r3, [r7, #7]
 8003432:	f003 030f 	and.w	r3, r3, #15
 8003436:	3b04      	subs	r3, #4
 8003438:	0112      	lsls	r2, r2, #4
 800343a:	b2d2      	uxtb	r2, r2
 800343c:	440b      	add	r3, r1
 800343e:	761a      	strb	r2, [r3, #24]
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr
 800344c:	e000e100 	.word	0xe000e100
 8003450:	e000ed00 	.word	0xe000ed00

08003454 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003454:	b480      	push	{r7}
 8003456:	b089      	sub	sp, #36	; 0x24
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f003 0307 	and.w	r3, r3, #7
 8003466:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	f1c3 0307 	rsb	r3, r3, #7
 800346e:	2b04      	cmp	r3, #4
 8003470:	bf28      	it	cs
 8003472:	2304      	movcs	r3, #4
 8003474:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	3304      	adds	r3, #4
 800347a:	2b06      	cmp	r3, #6
 800347c:	d902      	bls.n	8003484 <NVIC_EncodePriority+0x30>
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	3b03      	subs	r3, #3
 8003482:	e000      	b.n	8003486 <NVIC_EncodePriority+0x32>
 8003484:	2300      	movs	r3, #0
 8003486:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003488:	f04f 32ff 	mov.w	r2, #4294967295
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	fa02 f303 	lsl.w	r3, r2, r3
 8003492:	43da      	mvns	r2, r3
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	401a      	ands	r2, r3
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800349c:	f04f 31ff 	mov.w	r1, #4294967295
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	fa01 f303 	lsl.w	r3, r1, r3
 80034a6:	43d9      	mvns	r1, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034ac:	4313      	orrs	r3, r2
         );
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3724      	adds	r7, #36	; 0x24
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
	...

080034bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	3b01      	subs	r3, #1
 80034c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034cc:	d301      	bcc.n	80034d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034ce:	2301      	movs	r3, #1
 80034d0:	e00f      	b.n	80034f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034d2:	4a0a      	ldr	r2, [pc, #40]	; (80034fc <SysTick_Config+0x40>)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3b01      	subs	r3, #1
 80034d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034da:	210f      	movs	r1, #15
 80034dc:	f04f 30ff 	mov.w	r0, #4294967295
 80034e0:	f7ff ff8e 	bl	8003400 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034e4:	4b05      	ldr	r3, [pc, #20]	; (80034fc <SysTick_Config+0x40>)
 80034e6:	2200      	movs	r2, #0
 80034e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034ea:	4b04      	ldr	r3, [pc, #16]	; (80034fc <SysTick_Config+0x40>)
 80034ec:	2207      	movs	r2, #7
 80034ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3708      	adds	r7, #8
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	e000e010 	.word	0xe000e010

08003500 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f7ff ff29 	bl	8003360 <__NVIC_SetPriorityGrouping>
}
 800350e:	bf00      	nop
 8003510:	3708      	adds	r7, #8
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}

08003516 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003516:	b580      	push	{r7, lr}
 8003518:	b086      	sub	sp, #24
 800351a:	af00      	add	r7, sp, #0
 800351c:	4603      	mov	r3, r0
 800351e:	60b9      	str	r1, [r7, #8]
 8003520:	607a      	str	r2, [r7, #4]
 8003522:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003524:	2300      	movs	r3, #0
 8003526:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003528:	f7ff ff3e 	bl	80033a8 <__NVIC_GetPriorityGrouping>
 800352c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	68b9      	ldr	r1, [r7, #8]
 8003532:	6978      	ldr	r0, [r7, #20]
 8003534:	f7ff ff8e 	bl	8003454 <NVIC_EncodePriority>
 8003538:	4602      	mov	r2, r0
 800353a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800353e:	4611      	mov	r1, r2
 8003540:	4618      	mov	r0, r3
 8003542:	f7ff ff5d 	bl	8003400 <__NVIC_SetPriority>
}
 8003546:	bf00      	nop
 8003548:	3718      	adds	r7, #24
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b082      	sub	sp, #8
 8003552:	af00      	add	r7, sp, #0
 8003554:	4603      	mov	r3, r0
 8003556:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff ff31 	bl	80033c4 <__NVIC_EnableIRQ>
}
 8003562:	bf00      	nop
 8003564:	3708      	adds	r7, #8
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}

0800356a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800356a:	b580      	push	{r7, lr}
 800356c:	b082      	sub	sp, #8
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7ff ffa2 	bl	80034bc <SysTick_Config>
 8003578:	4603      	mov	r3, r0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3708      	adds	r7, #8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
	...

08003584 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b086      	sub	sp, #24
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800358c:	2300      	movs	r3, #0
 800358e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003590:	f7ff fab4 	bl	8002afc <HAL_GetTick>
 8003594:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d101      	bne.n	80035a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e099      	b.n	80036d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2202      	movs	r2, #2
 80035a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f022 0201 	bic.w	r2, r2, #1
 80035be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035c0:	e00f      	b.n	80035e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035c2:	f7ff fa9b 	bl	8002afc <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	2b05      	cmp	r3, #5
 80035ce:	d908      	bls.n	80035e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2220      	movs	r2, #32
 80035d4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2203      	movs	r2, #3
 80035da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e078      	b.n	80036d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0301 	and.w	r3, r3, #1
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d1e8      	bne.n	80035c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80035f8:	697a      	ldr	r2, [r7, #20]
 80035fa:	4b38      	ldr	r3, [pc, #224]	; (80036dc <HAL_DMA_Init+0x158>)
 80035fc:	4013      	ands	r3, r2
 80035fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800360e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	691b      	ldr	r3, [r3, #16]
 8003614:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800361a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	699b      	ldr	r3, [r3, #24]
 8003620:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003626:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a1b      	ldr	r3, [r3, #32]
 800362c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	4313      	orrs	r3, r2
 8003632:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	2b04      	cmp	r3, #4
 800363a:	d107      	bne.n	800364c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003644:	4313      	orrs	r3, r2
 8003646:	697a      	ldr	r2, [r7, #20]
 8003648:	4313      	orrs	r3, r2
 800364a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	697a      	ldr	r2, [r7, #20]
 8003652:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	f023 0307 	bic.w	r3, r3, #7
 8003662:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	4313      	orrs	r3, r2
 800366c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003672:	2b04      	cmp	r3, #4
 8003674:	d117      	bne.n	80036a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800367a:	697a      	ldr	r2, [r7, #20]
 800367c:	4313      	orrs	r3, r2
 800367e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003684:	2b00      	cmp	r3, #0
 8003686:	d00e      	beq.n	80036a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f000 fa6f 	bl	8003b6c <DMA_CheckFifoParam>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d008      	beq.n	80036a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2240      	movs	r2, #64	; 0x40
 8003698:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80036a2:	2301      	movs	r3, #1
 80036a4:	e016      	b.n	80036d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 fa26 	bl	8003b00 <DMA_CalcBaseAndBitshift>
 80036b4:	4603      	mov	r3, r0
 80036b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036bc:	223f      	movs	r2, #63	; 0x3f
 80036be:	409a      	lsls	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80036d2:	2300      	movs	r3, #0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3718      	adds	r7, #24
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	f010803f 	.word	0xf010803f

080036e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b086      	sub	sp, #24
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
 80036ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036ee:	2300      	movs	r3, #0
 80036f0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036f6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d101      	bne.n	8003706 <HAL_DMA_Start_IT+0x26>
 8003702:	2302      	movs	r3, #2
 8003704:	e040      	b.n	8003788 <HAL_DMA_Start_IT+0xa8>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2b01      	cmp	r3, #1
 8003718:	d12f      	bne.n	800377a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2202      	movs	r2, #2
 800371e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	68b9      	ldr	r1, [r7, #8]
 800372e:	68f8      	ldr	r0, [r7, #12]
 8003730:	f000 f9b8 	bl	8003aa4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003738:	223f      	movs	r2, #63	; 0x3f
 800373a:	409a      	lsls	r2, r3
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f042 0216 	orr.w	r2, r2, #22
 800374e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003754:	2b00      	cmp	r3, #0
 8003756:	d007      	beq.n	8003768 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f042 0208 	orr.w	r2, r2, #8
 8003766:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f042 0201 	orr.w	r2, r2, #1
 8003776:	601a      	str	r2, [r3, #0]
 8003778:	e005      	b.n	8003786 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003782:	2302      	movs	r3, #2
 8003784:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003786:	7dfb      	ldrb	r3, [r7, #23]
}
 8003788:	4618      	mov	r0, r3
 800378a:	3718      	adds	r7, #24
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003798:	2300      	movs	r3, #0
 800379a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800379c:	4b8e      	ldr	r3, [pc, #568]	; (80039d8 <HAL_DMA_IRQHandler+0x248>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a8e      	ldr	r2, [pc, #568]	; (80039dc <HAL_DMA_IRQHandler+0x24c>)
 80037a2:	fba2 2303 	umull	r2, r3, r2, r3
 80037a6:	0a9b      	lsrs	r3, r3, #10
 80037a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ba:	2208      	movs	r2, #8
 80037bc:	409a      	lsls	r2, r3
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	4013      	ands	r3, r2
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d01a      	beq.n	80037fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0304 	and.w	r3, r3, #4
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d013      	beq.n	80037fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 0204 	bic.w	r2, r2, #4
 80037e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e8:	2208      	movs	r2, #8
 80037ea:	409a      	lsls	r2, r3
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037f4:	f043 0201 	orr.w	r2, r3, #1
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003800:	2201      	movs	r2, #1
 8003802:	409a      	lsls	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	4013      	ands	r3, r2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d012      	beq.n	8003832 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00b      	beq.n	8003832 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800381e:	2201      	movs	r2, #1
 8003820:	409a      	lsls	r2, r3
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800382a:	f043 0202 	orr.w	r2, r3, #2
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003836:	2204      	movs	r2, #4
 8003838:	409a      	lsls	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	4013      	ands	r3, r2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d012      	beq.n	8003868 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d00b      	beq.n	8003868 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003854:	2204      	movs	r2, #4
 8003856:	409a      	lsls	r2, r3
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003860:	f043 0204 	orr.w	r2, r3, #4
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800386c:	2210      	movs	r2, #16
 800386e:	409a      	lsls	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	4013      	ands	r3, r2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d043      	beq.n	8003900 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0308 	and.w	r3, r3, #8
 8003882:	2b00      	cmp	r3, #0
 8003884:	d03c      	beq.n	8003900 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800388a:	2210      	movs	r2, #16
 800388c:	409a      	lsls	r2, r3
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d018      	beq.n	80038d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d108      	bne.n	80038c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d024      	beq.n	8003900 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	4798      	blx	r3
 80038be:	e01f      	b.n	8003900 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d01b      	beq.n	8003900 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	4798      	blx	r3
 80038d0:	e016      	b.n	8003900 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d107      	bne.n	80038f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f022 0208 	bic.w	r2, r2, #8
 80038ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d003      	beq.n	8003900 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003904:	2220      	movs	r2, #32
 8003906:	409a      	lsls	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	4013      	ands	r3, r2
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 808f 	beq.w	8003a30 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0310 	and.w	r3, r3, #16
 800391c:	2b00      	cmp	r3, #0
 800391e:	f000 8087 	beq.w	8003a30 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003926:	2220      	movs	r2, #32
 8003928:	409a      	lsls	r2, r3
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b05      	cmp	r3, #5
 8003938:	d136      	bne.n	80039a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 0216 	bic.w	r2, r2, #22
 8003948:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	695a      	ldr	r2, [r3, #20]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003958:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395e:	2b00      	cmp	r3, #0
 8003960:	d103      	bne.n	800396a <HAL_DMA_IRQHandler+0x1da>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003966:	2b00      	cmp	r3, #0
 8003968:	d007      	beq.n	800397a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f022 0208 	bic.w	r2, r2, #8
 8003978:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800397e:	223f      	movs	r2, #63	; 0x3f
 8003980:	409a      	lsls	r2, r3
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800399a:	2b00      	cmp	r3, #0
 800399c:	d07e      	beq.n	8003a9c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	4798      	blx	r3
        }
        return;
 80039a6:	e079      	b.n	8003a9c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d01d      	beq.n	80039f2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d10d      	bne.n	80039e0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d031      	beq.n	8003a30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	4798      	blx	r3
 80039d4:	e02c      	b.n	8003a30 <HAL_DMA_IRQHandler+0x2a0>
 80039d6:	bf00      	nop
 80039d8:	20000004 	.word	0x20000004
 80039dc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d023      	beq.n	8003a30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	4798      	blx	r3
 80039f0:	e01e      	b.n	8003a30 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d10f      	bne.n	8003a20 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0210 	bic.w	r2, r2, #16
 8003a0e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d003      	beq.n	8003a30 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d032      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a3c:	f003 0301 	and.w	r3, r3, #1
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d022      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2205      	movs	r2, #5
 8003a48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f022 0201 	bic.w	r2, r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	3301      	adds	r3, #1
 8003a60:	60bb      	str	r3, [r7, #8]
 8003a62:	697a      	ldr	r2, [r7, #20]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d307      	bcc.n	8003a78 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1f2      	bne.n	8003a5c <HAL_DMA_IRQHandler+0x2cc>
 8003a76:	e000      	b.n	8003a7a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003a78:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d005      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	4798      	blx	r3
 8003a9a:	e000      	b.n	8003a9e <HAL_DMA_IRQHandler+0x30e>
        return;
 8003a9c:	bf00      	nop
    }
  }
}
 8003a9e:	3718      	adds	r7, #24
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b085      	sub	sp, #20
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
 8003ab0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003ac0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	683a      	ldr	r2, [r7, #0]
 8003ac8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	2b40      	cmp	r3, #64	; 0x40
 8003ad0:	d108      	bne.n	8003ae4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68ba      	ldr	r2, [r7, #8]
 8003ae0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ae2:	e007      	b.n	8003af4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	68ba      	ldr	r2, [r7, #8]
 8003aea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	60da      	str	r2, [r3, #12]
}
 8003af4:	bf00      	nop
 8003af6:	3714      	adds	r7, #20
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b085      	sub	sp, #20
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	3b10      	subs	r3, #16
 8003b10:	4a14      	ldr	r2, [pc, #80]	; (8003b64 <DMA_CalcBaseAndBitshift+0x64>)
 8003b12:	fba2 2303 	umull	r2, r3, r2, r3
 8003b16:	091b      	lsrs	r3, r3, #4
 8003b18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b1a:	4a13      	ldr	r2, [pc, #76]	; (8003b68 <DMA_CalcBaseAndBitshift+0x68>)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	4413      	add	r3, r2
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	461a      	mov	r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2b03      	cmp	r3, #3
 8003b2c:	d909      	bls.n	8003b42 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b36:	f023 0303 	bic.w	r3, r3, #3
 8003b3a:	1d1a      	adds	r2, r3, #4
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	659a      	str	r2, [r3, #88]	; 0x58
 8003b40:	e007      	b.n	8003b52 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b4a:	f023 0303 	bic.w	r3, r3, #3
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3714      	adds	r7, #20
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	aaaaaaab 	.word	0xaaaaaaab
 8003b68:	08011894 	.word	0x08011894

08003b6c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b085      	sub	sp, #20
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b74:	2300      	movs	r3, #0
 8003b76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b7c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	699b      	ldr	r3, [r3, #24]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d11f      	bne.n	8003bc6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	2b03      	cmp	r3, #3
 8003b8a:	d856      	bhi.n	8003c3a <DMA_CheckFifoParam+0xce>
 8003b8c:	a201      	add	r2, pc, #4	; (adr r2, 8003b94 <DMA_CheckFifoParam+0x28>)
 8003b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b92:	bf00      	nop
 8003b94:	08003ba5 	.word	0x08003ba5
 8003b98:	08003bb7 	.word	0x08003bb7
 8003b9c:	08003ba5 	.word	0x08003ba5
 8003ba0:	08003c3b 	.word	0x08003c3b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d046      	beq.n	8003c3e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bb4:	e043      	b.n	8003c3e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003bbe:	d140      	bne.n	8003c42 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bc4:	e03d      	b.n	8003c42 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bce:	d121      	bne.n	8003c14 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	2b03      	cmp	r3, #3
 8003bd4:	d837      	bhi.n	8003c46 <DMA_CheckFifoParam+0xda>
 8003bd6:	a201      	add	r2, pc, #4	; (adr r2, 8003bdc <DMA_CheckFifoParam+0x70>)
 8003bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bdc:	08003bed 	.word	0x08003bed
 8003be0:	08003bf3 	.word	0x08003bf3
 8003be4:	08003bed 	.word	0x08003bed
 8003be8:	08003c05 	.word	0x08003c05
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	73fb      	strb	r3, [r7, #15]
      break;
 8003bf0:	e030      	b.n	8003c54 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d025      	beq.n	8003c4a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c02:	e022      	b.n	8003c4a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c08:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c0c:	d11f      	bne.n	8003c4e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c12:	e01c      	b.n	8003c4e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d903      	bls.n	8003c22 <DMA_CheckFifoParam+0xb6>
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	2b03      	cmp	r3, #3
 8003c1e:	d003      	beq.n	8003c28 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c20:	e018      	b.n	8003c54 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	73fb      	strb	r3, [r7, #15]
      break;
 8003c26:	e015      	b.n	8003c54 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d00e      	beq.n	8003c52 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	73fb      	strb	r3, [r7, #15]
      break;
 8003c38:	e00b      	b.n	8003c52 <DMA_CheckFifoParam+0xe6>
      break;
 8003c3a:	bf00      	nop
 8003c3c:	e00a      	b.n	8003c54 <DMA_CheckFifoParam+0xe8>
      break;
 8003c3e:	bf00      	nop
 8003c40:	e008      	b.n	8003c54 <DMA_CheckFifoParam+0xe8>
      break;
 8003c42:	bf00      	nop
 8003c44:	e006      	b.n	8003c54 <DMA_CheckFifoParam+0xe8>
      break;
 8003c46:	bf00      	nop
 8003c48:	e004      	b.n	8003c54 <DMA_CheckFifoParam+0xe8>
      break;
 8003c4a:	bf00      	nop
 8003c4c:	e002      	b.n	8003c54 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c4e:	bf00      	nop
 8003c50:	e000      	b.n	8003c54 <DMA_CheckFifoParam+0xe8>
      break;
 8003c52:	bf00      	nop
    }
  } 
  
  return status; 
 8003c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3714      	adds	r7, #20
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
 8003c62:	bf00      	nop

08003c64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b089      	sub	sp, #36	; 0x24
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c72:	2300      	movs	r3, #0
 8003c74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c76:	2300      	movs	r3, #0
 8003c78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	61fb      	str	r3, [r7, #28]
 8003c7e:	e159      	b.n	8003f34 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c80:	2201      	movs	r2, #1
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	fa02 f303 	lsl.w	r3, r2, r3
 8003c88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	697a      	ldr	r2, [r7, #20]
 8003c90:	4013      	ands	r3, r2
 8003c92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c94:	693a      	ldr	r2, [r7, #16]
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	f040 8148 	bne.w	8003f2e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f003 0303 	and.w	r3, r3, #3
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d005      	beq.n	8003cb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d130      	bne.n	8003d18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	005b      	lsls	r3, r3, #1
 8003cc0:	2203      	movs	r2, #3
 8003cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc6:	43db      	mvns	r3, r3
 8003cc8:	69ba      	ldr	r2, [r7, #24]
 8003cca:	4013      	ands	r3, r2
 8003ccc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	68da      	ldr	r2, [r3, #12]
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cda:	69ba      	ldr	r2, [r7, #24]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	69ba      	ldr	r2, [r7, #24]
 8003ce4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cec:	2201      	movs	r2, #1
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf4:	43db      	mvns	r3, r3
 8003cf6:	69ba      	ldr	r2, [r7, #24]
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	091b      	lsrs	r3, r3, #4
 8003d02:	f003 0201 	and.w	r2, r3, #1
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0c:	69ba      	ldr	r2, [r7, #24]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	69ba      	ldr	r2, [r7, #24]
 8003d16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f003 0303 	and.w	r3, r3, #3
 8003d20:	2b03      	cmp	r3, #3
 8003d22:	d017      	beq.n	8003d54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	2203      	movs	r2, #3
 8003d30:	fa02 f303 	lsl.w	r3, r2, r3
 8003d34:	43db      	mvns	r3, r3
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	005b      	lsls	r3, r3, #1
 8003d44:	fa02 f303 	lsl.w	r3, r2, r3
 8003d48:	69ba      	ldr	r2, [r7, #24]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f003 0303 	and.w	r3, r3, #3
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d123      	bne.n	8003da8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	08da      	lsrs	r2, r3, #3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	3208      	adds	r2, #8
 8003d68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	f003 0307 	and.w	r3, r3, #7
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	220f      	movs	r2, #15
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7c:	43db      	mvns	r3, r3
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	4013      	ands	r3, r2
 8003d82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	691a      	ldr	r2, [r3, #16]
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	f003 0307 	and.w	r3, r3, #7
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	fa02 f303 	lsl.w	r3, r2, r3
 8003d94:	69ba      	ldr	r2, [r7, #24]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	08da      	lsrs	r2, r3, #3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	3208      	adds	r2, #8
 8003da2:	69b9      	ldr	r1, [r7, #24]
 8003da4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	2203      	movs	r2, #3
 8003db4:	fa02 f303 	lsl.w	r3, r2, r3
 8003db8:	43db      	mvns	r3, r3
 8003dba:	69ba      	ldr	r2, [r7, #24]
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f003 0203 	and.w	r2, r3, #3
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	005b      	lsls	r3, r3, #1
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	69ba      	ldr	r2, [r7, #24]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	69ba      	ldr	r2, [r7, #24]
 8003dda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f000 80a2 	beq.w	8003f2e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dea:	2300      	movs	r3, #0
 8003dec:	60fb      	str	r3, [r7, #12]
 8003dee:	4b57      	ldr	r3, [pc, #348]	; (8003f4c <HAL_GPIO_Init+0x2e8>)
 8003df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df2:	4a56      	ldr	r2, [pc, #344]	; (8003f4c <HAL_GPIO_Init+0x2e8>)
 8003df4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003df8:	6453      	str	r3, [r2, #68]	; 0x44
 8003dfa:	4b54      	ldr	r3, [pc, #336]	; (8003f4c <HAL_GPIO_Init+0x2e8>)
 8003dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e02:	60fb      	str	r3, [r7, #12]
 8003e04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e06:	4a52      	ldr	r2, [pc, #328]	; (8003f50 <HAL_GPIO_Init+0x2ec>)
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	089b      	lsrs	r3, r3, #2
 8003e0c:	3302      	adds	r3, #2
 8003e0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	f003 0303 	and.w	r3, r3, #3
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	220f      	movs	r2, #15
 8003e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e22:	43db      	mvns	r3, r3
 8003e24:	69ba      	ldr	r2, [r7, #24]
 8003e26:	4013      	ands	r3, r2
 8003e28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a49      	ldr	r2, [pc, #292]	; (8003f54 <HAL_GPIO_Init+0x2f0>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d019      	beq.n	8003e66 <HAL_GPIO_Init+0x202>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a48      	ldr	r2, [pc, #288]	; (8003f58 <HAL_GPIO_Init+0x2f4>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d013      	beq.n	8003e62 <HAL_GPIO_Init+0x1fe>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a47      	ldr	r2, [pc, #284]	; (8003f5c <HAL_GPIO_Init+0x2f8>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d00d      	beq.n	8003e5e <HAL_GPIO_Init+0x1fa>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4a46      	ldr	r2, [pc, #280]	; (8003f60 <HAL_GPIO_Init+0x2fc>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d007      	beq.n	8003e5a <HAL_GPIO_Init+0x1f6>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a45      	ldr	r2, [pc, #276]	; (8003f64 <HAL_GPIO_Init+0x300>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d101      	bne.n	8003e56 <HAL_GPIO_Init+0x1f2>
 8003e52:	2304      	movs	r3, #4
 8003e54:	e008      	b.n	8003e68 <HAL_GPIO_Init+0x204>
 8003e56:	2307      	movs	r3, #7
 8003e58:	e006      	b.n	8003e68 <HAL_GPIO_Init+0x204>
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e004      	b.n	8003e68 <HAL_GPIO_Init+0x204>
 8003e5e:	2302      	movs	r3, #2
 8003e60:	e002      	b.n	8003e68 <HAL_GPIO_Init+0x204>
 8003e62:	2301      	movs	r3, #1
 8003e64:	e000      	b.n	8003e68 <HAL_GPIO_Init+0x204>
 8003e66:	2300      	movs	r3, #0
 8003e68:	69fa      	ldr	r2, [r7, #28]
 8003e6a:	f002 0203 	and.w	r2, r2, #3
 8003e6e:	0092      	lsls	r2, r2, #2
 8003e70:	4093      	lsls	r3, r2
 8003e72:	69ba      	ldr	r2, [r7, #24]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e78:	4935      	ldr	r1, [pc, #212]	; (8003f50 <HAL_GPIO_Init+0x2ec>)
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	089b      	lsrs	r3, r3, #2
 8003e7e:	3302      	adds	r3, #2
 8003e80:	69ba      	ldr	r2, [r7, #24]
 8003e82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e86:	4b38      	ldr	r3, [pc, #224]	; (8003f68 <HAL_GPIO_Init+0x304>)
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	43db      	mvns	r3, r3
 8003e90:	69ba      	ldr	r2, [r7, #24]
 8003e92:	4013      	ands	r3, r2
 8003e94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d003      	beq.n	8003eaa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003ea2:	69ba      	ldr	r2, [r7, #24]
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003eaa:	4a2f      	ldr	r2, [pc, #188]	; (8003f68 <HAL_GPIO_Init+0x304>)
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003eb0:	4b2d      	ldr	r3, [pc, #180]	; (8003f68 <HAL_GPIO_Init+0x304>)
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	43db      	mvns	r3, r3
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d003      	beq.n	8003ed4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ed4:	4a24      	ldr	r2, [pc, #144]	; (8003f68 <HAL_GPIO_Init+0x304>)
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003eda:	4b23      	ldr	r3, [pc, #140]	; (8003f68 <HAL_GPIO_Init+0x304>)
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	43db      	mvns	r3, r3
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003efe:	4a1a      	ldr	r2, [pc, #104]	; (8003f68 <HAL_GPIO_Init+0x304>)
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f04:	4b18      	ldr	r3, [pc, #96]	; (8003f68 <HAL_GPIO_Init+0x304>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	43db      	mvns	r3, r3
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	4013      	ands	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d003      	beq.n	8003f28 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003f20:	69ba      	ldr	r2, [r7, #24]
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f28:	4a0f      	ldr	r2, [pc, #60]	; (8003f68 <HAL_GPIO_Init+0x304>)
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	3301      	adds	r3, #1
 8003f32:	61fb      	str	r3, [r7, #28]
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	2b0f      	cmp	r3, #15
 8003f38:	f67f aea2 	bls.w	8003c80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f3c:	bf00      	nop
 8003f3e:	bf00      	nop
 8003f40:	3724      	adds	r7, #36	; 0x24
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	40023800 	.word	0x40023800
 8003f50:	40013800 	.word	0x40013800
 8003f54:	40020000 	.word	0x40020000
 8003f58:	40020400 	.word	0x40020400
 8003f5c:	40020800 	.word	0x40020800
 8003f60:	40020c00 	.word	0x40020c00
 8003f64:	40021000 	.word	0x40021000
 8003f68:	40013c00 	.word	0x40013c00

08003f6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	460b      	mov	r3, r1
 8003f76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	691a      	ldr	r2, [r3, #16]
 8003f7c:	887b      	ldrh	r3, [r7, #2]
 8003f7e:	4013      	ands	r3, r2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d002      	beq.n	8003f8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f84:	2301      	movs	r3, #1
 8003f86:	73fb      	strb	r3, [r7, #15]
 8003f88:	e001      	b.n	8003f8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3714      	adds	r7, #20
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr

08003f9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	807b      	strh	r3, [r7, #2]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fac:	787b      	ldrb	r3, [r7, #1]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fb2:	887a      	ldrh	r2, [r7, #2]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003fb8:	e003      	b.n	8003fc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003fba:	887b      	ldrh	r3, [r7, #2]
 8003fbc:	041a      	lsls	r2, r3, #16
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	619a      	str	r2, [r3, #24]
}
 8003fc2:	bf00      	nop
 8003fc4:	370c      	adds	r7, #12
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
	...

08003fd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e12b      	b.n	800423a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d106      	bne.n	8003ffc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f7fe f9bc 	bl	8002374 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2224      	movs	r2, #36	; 0x24
 8004000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 0201 	bic.w	r2, r2, #1
 8004012:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004022:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004032:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004034:	f001 fd22 	bl	8005a7c <HAL_RCC_GetPCLK1Freq>
 8004038:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	4a81      	ldr	r2, [pc, #516]	; (8004244 <HAL_I2C_Init+0x274>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d807      	bhi.n	8004054 <HAL_I2C_Init+0x84>
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	4a80      	ldr	r2, [pc, #512]	; (8004248 <HAL_I2C_Init+0x278>)
 8004048:	4293      	cmp	r3, r2
 800404a:	bf94      	ite	ls
 800404c:	2301      	movls	r3, #1
 800404e:	2300      	movhi	r3, #0
 8004050:	b2db      	uxtb	r3, r3
 8004052:	e006      	b.n	8004062 <HAL_I2C_Init+0x92>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	4a7d      	ldr	r2, [pc, #500]	; (800424c <HAL_I2C_Init+0x27c>)
 8004058:	4293      	cmp	r3, r2
 800405a:	bf94      	ite	ls
 800405c:	2301      	movls	r3, #1
 800405e:	2300      	movhi	r3, #0
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e0e7      	b.n	800423a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	4a78      	ldr	r2, [pc, #480]	; (8004250 <HAL_I2C_Init+0x280>)
 800406e:	fba2 2303 	umull	r2, r3, r2, r3
 8004072:	0c9b      	lsrs	r3, r3, #18
 8004074:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68ba      	ldr	r2, [r7, #8]
 8004086:	430a      	orrs	r2, r1
 8004088:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	6a1b      	ldr	r3, [r3, #32]
 8004090:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	4a6a      	ldr	r2, [pc, #424]	; (8004244 <HAL_I2C_Init+0x274>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d802      	bhi.n	80040a4 <HAL_I2C_Init+0xd4>
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	3301      	adds	r3, #1
 80040a2:	e009      	b.n	80040b8 <HAL_I2C_Init+0xe8>
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80040aa:	fb02 f303 	mul.w	r3, r2, r3
 80040ae:	4a69      	ldr	r2, [pc, #420]	; (8004254 <HAL_I2C_Init+0x284>)
 80040b0:	fba2 2303 	umull	r2, r3, r2, r3
 80040b4:	099b      	lsrs	r3, r3, #6
 80040b6:	3301      	adds	r3, #1
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	6812      	ldr	r2, [r2, #0]
 80040bc:	430b      	orrs	r3, r1
 80040be:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	69db      	ldr	r3, [r3, #28]
 80040c6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80040ca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	495c      	ldr	r1, [pc, #368]	; (8004244 <HAL_I2C_Init+0x274>)
 80040d4:	428b      	cmp	r3, r1
 80040d6:	d819      	bhi.n	800410c <HAL_I2C_Init+0x13c>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	1e59      	subs	r1, r3, #1
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	005b      	lsls	r3, r3, #1
 80040e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80040e6:	1c59      	adds	r1, r3, #1
 80040e8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80040ec:	400b      	ands	r3, r1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00a      	beq.n	8004108 <HAL_I2C_Init+0x138>
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	1e59      	subs	r1, r3, #1
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	005b      	lsls	r3, r3, #1
 80040fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8004100:	3301      	adds	r3, #1
 8004102:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004106:	e051      	b.n	80041ac <HAL_I2C_Init+0x1dc>
 8004108:	2304      	movs	r3, #4
 800410a:	e04f      	b.n	80041ac <HAL_I2C_Init+0x1dc>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d111      	bne.n	8004138 <HAL_I2C_Init+0x168>
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	1e58      	subs	r0, r3, #1
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6859      	ldr	r1, [r3, #4]
 800411c:	460b      	mov	r3, r1
 800411e:	005b      	lsls	r3, r3, #1
 8004120:	440b      	add	r3, r1
 8004122:	fbb0 f3f3 	udiv	r3, r0, r3
 8004126:	3301      	adds	r3, #1
 8004128:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800412c:	2b00      	cmp	r3, #0
 800412e:	bf0c      	ite	eq
 8004130:	2301      	moveq	r3, #1
 8004132:	2300      	movne	r3, #0
 8004134:	b2db      	uxtb	r3, r3
 8004136:	e012      	b.n	800415e <HAL_I2C_Init+0x18e>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	1e58      	subs	r0, r3, #1
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6859      	ldr	r1, [r3, #4]
 8004140:	460b      	mov	r3, r1
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	440b      	add	r3, r1
 8004146:	0099      	lsls	r1, r3, #2
 8004148:	440b      	add	r3, r1
 800414a:	fbb0 f3f3 	udiv	r3, r0, r3
 800414e:	3301      	adds	r3, #1
 8004150:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004154:	2b00      	cmp	r3, #0
 8004156:	bf0c      	ite	eq
 8004158:	2301      	moveq	r3, #1
 800415a:	2300      	movne	r3, #0
 800415c:	b2db      	uxtb	r3, r3
 800415e:	2b00      	cmp	r3, #0
 8004160:	d001      	beq.n	8004166 <HAL_I2C_Init+0x196>
 8004162:	2301      	movs	r3, #1
 8004164:	e022      	b.n	80041ac <HAL_I2C_Init+0x1dc>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10e      	bne.n	800418c <HAL_I2C_Init+0x1bc>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	1e58      	subs	r0, r3, #1
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6859      	ldr	r1, [r3, #4]
 8004176:	460b      	mov	r3, r1
 8004178:	005b      	lsls	r3, r3, #1
 800417a:	440b      	add	r3, r1
 800417c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004180:	3301      	adds	r3, #1
 8004182:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004186:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800418a:	e00f      	b.n	80041ac <HAL_I2C_Init+0x1dc>
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	1e58      	subs	r0, r3, #1
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6859      	ldr	r1, [r3, #4]
 8004194:	460b      	mov	r3, r1
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	440b      	add	r3, r1
 800419a:	0099      	lsls	r1, r3, #2
 800419c:	440b      	add	r3, r1
 800419e:	fbb0 f3f3 	udiv	r3, r0, r3
 80041a2:	3301      	adds	r3, #1
 80041a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80041ac:	6879      	ldr	r1, [r7, #4]
 80041ae:	6809      	ldr	r1, [r1, #0]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	69da      	ldr	r2, [r3, #28]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a1b      	ldr	r3, [r3, #32]
 80041c6:	431a      	orrs	r2, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80041da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	6911      	ldr	r1, [r2, #16]
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	68d2      	ldr	r2, [r2, #12]
 80041e6:	4311      	orrs	r1, r2
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	6812      	ldr	r2, [r2, #0]
 80041ec:	430b      	orrs	r3, r1
 80041ee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	695a      	ldr	r2, [r3, #20]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	699b      	ldr	r3, [r3, #24]
 8004202:	431a      	orrs	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	430a      	orrs	r2, r1
 800420a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0201 	orr.w	r2, r2, #1
 800421a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2220      	movs	r2, #32
 8004226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	000186a0 	.word	0x000186a0
 8004248:	001e847f 	.word	0x001e847f
 800424c:	003d08ff 	.word	0x003d08ff
 8004250:	431bde83 	.word	0x431bde83
 8004254:	10624dd3 	.word	0x10624dd3

08004258 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b088      	sub	sp, #32
 800425c:	af02      	add	r7, sp, #8
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	607a      	str	r2, [r7, #4]
 8004262:	461a      	mov	r2, r3
 8004264:	460b      	mov	r3, r1
 8004266:	817b      	strh	r3, [r7, #10]
 8004268:	4613      	mov	r3, r2
 800426a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800426c:	f7fe fc46 	bl	8002afc <HAL_GetTick>
 8004270:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b20      	cmp	r3, #32
 800427c:	f040 80e0 	bne.w	8004440 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	9300      	str	r3, [sp, #0]
 8004284:	2319      	movs	r3, #25
 8004286:	2201      	movs	r2, #1
 8004288:	4970      	ldr	r1, [pc, #448]	; (800444c <HAL_I2C_Master_Transmit+0x1f4>)
 800428a:	68f8      	ldr	r0, [r7, #12]
 800428c:	f000 fde8 	bl	8004e60 <I2C_WaitOnFlagUntilTimeout>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004296:	2302      	movs	r3, #2
 8004298:	e0d3      	b.n	8004442 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d101      	bne.n	80042a8 <HAL_I2C_Master_Transmit+0x50>
 80042a4:	2302      	movs	r3, #2
 80042a6:	e0cc      	b.n	8004442 <HAL_I2C_Master_Transmit+0x1ea>
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d007      	beq.n	80042ce <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f042 0201 	orr.w	r2, r2, #1
 80042cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042dc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2221      	movs	r2, #33	; 0x21
 80042e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2210      	movs	r2, #16
 80042ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	893a      	ldrh	r2, [r7, #8]
 80042fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004304:	b29a      	uxth	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	4a50      	ldr	r2, [pc, #320]	; (8004450 <HAL_I2C_Master_Transmit+0x1f8>)
 800430e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004310:	8979      	ldrh	r1, [r7, #10]
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	6a3a      	ldr	r2, [r7, #32]
 8004316:	68f8      	ldr	r0, [r7, #12]
 8004318:	f000 fbbc 	bl	8004a94 <I2C_MasterRequestWrite>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e08d      	b.n	8004442 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004326:	2300      	movs	r3, #0
 8004328:	613b      	str	r3, [r7, #16]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	695b      	ldr	r3, [r3, #20]
 8004330:	613b      	str	r3, [r7, #16]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	699b      	ldr	r3, [r3, #24]
 8004338:	613b      	str	r3, [r7, #16]
 800433a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800433c:	e066      	b.n	800440c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800433e:	697a      	ldr	r2, [r7, #20]
 8004340:	6a39      	ldr	r1, [r7, #32]
 8004342:	68f8      	ldr	r0, [r7, #12]
 8004344:	f000 fe62 	bl	800500c <I2C_WaitOnTXEFlagUntilTimeout>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d00d      	beq.n	800436a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004352:	2b04      	cmp	r3, #4
 8004354:	d107      	bne.n	8004366 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004364:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e06b      	b.n	8004442 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436e:	781a      	ldrb	r2, [r3, #0]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437a:	1c5a      	adds	r2, r3, #1
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004384:	b29b      	uxth	r3, r3
 8004386:	3b01      	subs	r3, #1
 8004388:	b29a      	uxth	r2, r3
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004392:	3b01      	subs	r3, #1
 8004394:	b29a      	uxth	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	695b      	ldr	r3, [r3, #20]
 80043a0:	f003 0304 	and.w	r3, r3, #4
 80043a4:	2b04      	cmp	r3, #4
 80043a6:	d11b      	bne.n	80043e0 <HAL_I2C_Master_Transmit+0x188>
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d017      	beq.n	80043e0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b4:	781a      	ldrb	r2, [r3, #0]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c0:	1c5a      	adds	r2, r3, #1
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	3b01      	subs	r3, #1
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043d8:	3b01      	subs	r3, #1
 80043da:	b29a      	uxth	r2, r3
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	6a39      	ldr	r1, [r7, #32]
 80043e4:	68f8      	ldr	r0, [r7, #12]
 80043e6:	f000 fe52 	bl	800508e <I2C_WaitOnBTFFlagUntilTimeout>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d00d      	beq.n	800440c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f4:	2b04      	cmp	r3, #4
 80043f6:	d107      	bne.n	8004408 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004406:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e01a      	b.n	8004442 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004410:	2b00      	cmp	r3, #0
 8004412:	d194      	bne.n	800433e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004422:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2220      	movs	r2, #32
 8004428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800443c:	2300      	movs	r3, #0
 800443e:	e000      	b.n	8004442 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004440:	2302      	movs	r3, #2
  }
}
 8004442:	4618      	mov	r0, r3
 8004444:	3718      	adds	r7, #24
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	00100002 	.word	0x00100002
 8004450:	ffff0000 	.word	0xffff0000

08004454 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b08c      	sub	sp, #48	; 0x30
 8004458:	af02      	add	r7, sp, #8
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	607a      	str	r2, [r7, #4]
 800445e:	461a      	mov	r2, r3
 8004460:	460b      	mov	r3, r1
 8004462:	817b      	strh	r3, [r7, #10]
 8004464:	4613      	mov	r3, r2
 8004466:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004468:	f7fe fb48 	bl	8002afc <HAL_GetTick>
 800446c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004474:	b2db      	uxtb	r3, r3
 8004476:	2b20      	cmp	r3, #32
 8004478:	f040 820b 	bne.w	8004892 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800447c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447e:	9300      	str	r3, [sp, #0]
 8004480:	2319      	movs	r3, #25
 8004482:	2201      	movs	r2, #1
 8004484:	497c      	ldr	r1, [pc, #496]	; (8004678 <HAL_I2C_Master_Receive+0x224>)
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	f000 fcea 	bl	8004e60 <I2C_WaitOnFlagUntilTimeout>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d001      	beq.n	8004496 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004492:	2302      	movs	r3, #2
 8004494:	e1fe      	b.n	8004894 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800449c:	2b01      	cmp	r3, #1
 800449e:	d101      	bne.n	80044a4 <HAL_I2C_Master_Receive+0x50>
 80044a0:	2302      	movs	r3, #2
 80044a2:	e1f7      	b.n	8004894 <HAL_I2C_Master_Receive+0x440>
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0301 	and.w	r3, r3, #1
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d007      	beq.n	80044ca <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f042 0201 	orr.w	r2, r2, #1
 80044c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2222      	movs	r2, #34	; 0x22
 80044de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2210      	movs	r2, #16
 80044e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2200      	movs	r2, #0
 80044ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	893a      	ldrh	r2, [r7, #8]
 80044fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004500:	b29a      	uxth	r2, r3
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	4a5c      	ldr	r2, [pc, #368]	; (800467c <HAL_I2C_Master_Receive+0x228>)
 800450a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800450c:	8979      	ldrh	r1, [r7, #10]
 800450e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004510:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004512:	68f8      	ldr	r0, [r7, #12]
 8004514:	f000 fb40 	bl	8004b98 <I2C_MasterRequestRead>
 8004518:	4603      	mov	r3, r0
 800451a:	2b00      	cmp	r3, #0
 800451c:	d001      	beq.n	8004522 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e1b8      	b.n	8004894 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004526:	2b00      	cmp	r3, #0
 8004528:	d113      	bne.n	8004552 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800452a:	2300      	movs	r3, #0
 800452c:	623b      	str	r3, [r7, #32]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	695b      	ldr	r3, [r3, #20]
 8004534:	623b      	str	r3, [r7, #32]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	699b      	ldr	r3, [r3, #24]
 800453c:	623b      	str	r3, [r7, #32]
 800453e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800454e:	601a      	str	r2, [r3, #0]
 8004550:	e18c      	b.n	800486c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004556:	2b01      	cmp	r3, #1
 8004558:	d11b      	bne.n	8004592 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004568:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800456a:	2300      	movs	r3, #0
 800456c:	61fb      	str	r3, [r7, #28]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	695b      	ldr	r3, [r3, #20]
 8004574:	61fb      	str	r3, [r7, #28]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	61fb      	str	r3, [r7, #28]
 800457e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800458e:	601a      	str	r2, [r3, #0]
 8004590:	e16c      	b.n	800486c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004596:	2b02      	cmp	r3, #2
 8004598:	d11b      	bne.n	80045d2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045a8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045ba:	2300      	movs	r3, #0
 80045bc:	61bb      	str	r3, [r7, #24]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	61bb      	str	r3, [r7, #24]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	699b      	ldr	r3, [r3, #24]
 80045cc:	61bb      	str	r3, [r7, #24]
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	e14c      	b.n	800486c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80045e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045e2:	2300      	movs	r3, #0
 80045e4:	617b      	str	r3, [r7, #20]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	695b      	ldr	r3, [r3, #20]
 80045ec:	617b      	str	r3, [r7, #20]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	617b      	str	r3, [r7, #20]
 80045f6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80045f8:	e138      	b.n	800486c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045fe:	2b03      	cmp	r3, #3
 8004600:	f200 80f1 	bhi.w	80047e6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004608:	2b01      	cmp	r3, #1
 800460a:	d123      	bne.n	8004654 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800460c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800460e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f000 fd7d 	bl	8005110 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d001      	beq.n	8004620 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e139      	b.n	8004894 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	691a      	ldr	r2, [r3, #16]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462a:	b2d2      	uxtb	r2, r2
 800462c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004632:	1c5a      	adds	r2, r3, #1
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800463c:	3b01      	subs	r3, #1
 800463e:	b29a      	uxth	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004648:	b29b      	uxth	r3, r3
 800464a:	3b01      	subs	r3, #1
 800464c:	b29a      	uxth	r2, r3
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004652:	e10b      	b.n	800486c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004658:	2b02      	cmp	r3, #2
 800465a:	d14e      	bne.n	80046fa <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800465c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800465e:	9300      	str	r3, [sp, #0]
 8004660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004662:	2200      	movs	r2, #0
 8004664:	4906      	ldr	r1, [pc, #24]	; (8004680 <HAL_I2C_Master_Receive+0x22c>)
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	f000 fbfa 	bl	8004e60 <I2C_WaitOnFlagUntilTimeout>
 800466c:	4603      	mov	r3, r0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d008      	beq.n	8004684 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e10e      	b.n	8004894 <HAL_I2C_Master_Receive+0x440>
 8004676:	bf00      	nop
 8004678:	00100002 	.word	0x00100002
 800467c:	ffff0000 	.word	0xffff0000
 8004680:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004692:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	691a      	ldr	r2, [r3, #16]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469e:	b2d2      	uxtb	r2, r2
 80046a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a6:	1c5a      	adds	r2, r3, #1
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046b0:	3b01      	subs	r3, #1
 80046b2:	b29a      	uxth	r2, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046bc:	b29b      	uxth	r3, r3
 80046be:	3b01      	subs	r3, #1
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	691a      	ldr	r2, [r3, #16]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d0:	b2d2      	uxtb	r2, r2
 80046d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d8:	1c5a      	adds	r2, r3, #1
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046e2:	3b01      	subs	r3, #1
 80046e4:	b29a      	uxth	r2, r3
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ee:	b29b      	uxth	r3, r3
 80046f0:	3b01      	subs	r3, #1
 80046f2:	b29a      	uxth	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80046f8:	e0b8      	b.n	800486c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80046fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fc:	9300      	str	r3, [sp, #0]
 80046fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004700:	2200      	movs	r2, #0
 8004702:	4966      	ldr	r1, [pc, #408]	; (800489c <HAL_I2C_Master_Receive+0x448>)
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	f000 fbab 	bl	8004e60 <I2C_WaitOnFlagUntilTimeout>
 800470a:	4603      	mov	r3, r0
 800470c:	2b00      	cmp	r3, #0
 800470e:	d001      	beq.n	8004714 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e0bf      	b.n	8004894 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004722:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	691a      	ldr	r2, [r3, #16]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800472e:	b2d2      	uxtb	r2, r2
 8004730:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004736:	1c5a      	adds	r2, r3, #1
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004740:	3b01      	subs	r3, #1
 8004742:	b29a      	uxth	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800474c:	b29b      	uxth	r3, r3
 800474e:	3b01      	subs	r3, #1
 8004750:	b29a      	uxth	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004758:	9300      	str	r3, [sp, #0]
 800475a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800475c:	2200      	movs	r2, #0
 800475e:	494f      	ldr	r1, [pc, #316]	; (800489c <HAL_I2C_Master_Receive+0x448>)
 8004760:	68f8      	ldr	r0, [r7, #12]
 8004762:	f000 fb7d 	bl	8004e60 <I2C_WaitOnFlagUntilTimeout>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d001      	beq.n	8004770 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e091      	b.n	8004894 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800477e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	691a      	ldr	r2, [r3, #16]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800478a:	b2d2      	uxtb	r2, r2
 800478c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004792:	1c5a      	adds	r2, r3, #1
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800479c:	3b01      	subs	r3, #1
 800479e:	b29a      	uxth	r2, r3
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	3b01      	subs	r3, #1
 80047ac:	b29a      	uxth	r2, r3
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	691a      	ldr	r2, [r3, #16]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047bc:	b2d2      	uxtb	r2, r2
 80047be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c4:	1c5a      	adds	r2, r3, #1
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047ce:	3b01      	subs	r3, #1
 80047d0:	b29a      	uxth	r2, r3
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047da:	b29b      	uxth	r3, r3
 80047dc:	3b01      	subs	r3, #1
 80047de:	b29a      	uxth	r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80047e4:	e042      	b.n	800486c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80047ea:	68f8      	ldr	r0, [r7, #12]
 80047ec:	f000 fc90 	bl	8005110 <I2C_WaitOnRXNEFlagUntilTimeout>
 80047f0:	4603      	mov	r3, r0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d001      	beq.n	80047fa <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e04c      	b.n	8004894 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	691a      	ldr	r2, [r3, #16]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004804:	b2d2      	uxtb	r2, r2
 8004806:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480c:	1c5a      	adds	r2, r3, #1
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004816:	3b01      	subs	r3, #1
 8004818:	b29a      	uxth	r2, r3
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004822:	b29b      	uxth	r3, r3
 8004824:	3b01      	subs	r3, #1
 8004826:	b29a      	uxth	r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	f003 0304 	and.w	r3, r3, #4
 8004836:	2b04      	cmp	r3, #4
 8004838:	d118      	bne.n	800486c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	691a      	ldr	r2, [r3, #16]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004844:	b2d2      	uxtb	r2, r2
 8004846:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484c:	1c5a      	adds	r2, r3, #1
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004856:	3b01      	subs	r3, #1
 8004858:	b29a      	uxth	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004862:	b29b      	uxth	r3, r3
 8004864:	3b01      	subs	r3, #1
 8004866:	b29a      	uxth	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004870:	2b00      	cmp	r3, #0
 8004872:	f47f aec2 	bne.w	80045fa <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2220      	movs	r2, #32
 800487a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800488e:	2300      	movs	r3, #0
 8004890:	e000      	b.n	8004894 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004892:	2302      	movs	r3, #2
  }
}
 8004894:	4618      	mov	r0, r3
 8004896:	3728      	adds	r7, #40	; 0x28
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}
 800489c:	00010004 	.word	0x00010004

080048a0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b088      	sub	sp, #32
 80048a4:	af02      	add	r7, sp, #8
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	4608      	mov	r0, r1
 80048aa:	4611      	mov	r1, r2
 80048ac:	461a      	mov	r2, r3
 80048ae:	4603      	mov	r3, r0
 80048b0:	817b      	strh	r3, [r7, #10]
 80048b2:	460b      	mov	r3, r1
 80048b4:	813b      	strh	r3, [r7, #8]
 80048b6:	4613      	mov	r3, r2
 80048b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80048ba:	f7fe f91f 	bl	8002afc <HAL_GetTick>
 80048be:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	2b20      	cmp	r3, #32
 80048ca:	f040 80d9 	bne.w	8004a80 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	9300      	str	r3, [sp, #0]
 80048d2:	2319      	movs	r3, #25
 80048d4:	2201      	movs	r2, #1
 80048d6:	496d      	ldr	r1, [pc, #436]	; (8004a8c <HAL_I2C_Mem_Write+0x1ec>)
 80048d8:	68f8      	ldr	r0, [r7, #12]
 80048da:	f000 fac1 	bl	8004e60 <I2C_WaitOnFlagUntilTimeout>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d001      	beq.n	80048e8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80048e4:	2302      	movs	r3, #2
 80048e6:	e0cc      	b.n	8004a82 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d101      	bne.n	80048f6 <HAL_I2C_Mem_Write+0x56>
 80048f2:	2302      	movs	r3, #2
 80048f4:	e0c5      	b.n	8004a82 <HAL_I2C_Mem_Write+0x1e2>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0301 	and.w	r3, r3, #1
 8004908:	2b01      	cmp	r3, #1
 800490a:	d007      	beq.n	800491c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f042 0201 	orr.w	r2, r2, #1
 800491a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800492a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2221      	movs	r2, #33	; 0x21
 8004930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2240      	movs	r2, #64	; 0x40
 8004938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2200      	movs	r2, #0
 8004940:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6a3a      	ldr	r2, [r7, #32]
 8004946:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800494c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004952:	b29a      	uxth	r2, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	4a4d      	ldr	r2, [pc, #308]	; (8004a90 <HAL_I2C_Mem_Write+0x1f0>)
 800495c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800495e:	88f8      	ldrh	r0, [r7, #6]
 8004960:	893a      	ldrh	r2, [r7, #8]
 8004962:	8979      	ldrh	r1, [r7, #10]
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	9301      	str	r3, [sp, #4]
 8004968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800496a:	9300      	str	r3, [sp, #0]
 800496c:	4603      	mov	r3, r0
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f000 f9e0 	bl	8004d34 <I2C_RequestMemoryWrite>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d052      	beq.n	8004a20 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e081      	b.n	8004a82 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f000 fb42 	bl	800500c <I2C_WaitOnTXEFlagUntilTimeout>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d00d      	beq.n	80049aa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004992:	2b04      	cmp	r3, #4
 8004994:	d107      	bne.n	80049a6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e06b      	b.n	8004a82 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ae:	781a      	ldrb	r2, [r3, #0]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ba:	1c5a      	adds	r2, r3, #1
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049c4:	3b01      	subs	r3, #1
 80049c6:	b29a      	uxth	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	3b01      	subs	r3, #1
 80049d4:	b29a      	uxth	r2, r3
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	f003 0304 	and.w	r3, r3, #4
 80049e4:	2b04      	cmp	r3, #4
 80049e6:	d11b      	bne.n	8004a20 <HAL_I2C_Mem_Write+0x180>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d017      	beq.n	8004a20 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f4:	781a      	ldrb	r2, [r3, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a00:	1c5a      	adds	r2, r3, #1
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	b29a      	uxth	r2, r3
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	3b01      	subs	r3, #1
 8004a1a:	b29a      	uxth	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d1aa      	bne.n	800497e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a28:	697a      	ldr	r2, [r7, #20]
 8004a2a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a2c:	68f8      	ldr	r0, [r7, #12]
 8004a2e:	f000 fb2e 	bl	800508e <I2C_WaitOnBTFFlagUntilTimeout>
 8004a32:	4603      	mov	r3, r0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d00d      	beq.n	8004a54 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3c:	2b04      	cmp	r3, #4
 8004a3e:	d107      	bne.n	8004a50 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a4e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e016      	b.n	8004a82 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2220      	movs	r2, #32
 8004a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	e000      	b.n	8004a82 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004a80:	2302      	movs	r3, #2
  }
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3718      	adds	r7, #24
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	00100002 	.word	0x00100002
 8004a90:	ffff0000 	.word	0xffff0000

08004a94 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b088      	sub	sp, #32
 8004a98:	af02      	add	r7, sp, #8
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	607a      	str	r2, [r7, #4]
 8004a9e:	603b      	str	r3, [r7, #0]
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	2b08      	cmp	r3, #8
 8004aae:	d006      	beq.n	8004abe <I2C_MasterRequestWrite+0x2a>
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d003      	beq.n	8004abe <I2C_MasterRequestWrite+0x2a>
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004abc:	d108      	bne.n	8004ad0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004acc:	601a      	str	r2, [r3, #0]
 8004ace:	e00b      	b.n	8004ae8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ad4:	2b12      	cmp	r3, #18
 8004ad6:	d107      	bne.n	8004ae8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ae6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	9300      	str	r3, [sp, #0]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004af4:	68f8      	ldr	r0, [r7, #12]
 8004af6:	f000 f9b3 	bl	8004e60 <I2C_WaitOnFlagUntilTimeout>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d00d      	beq.n	8004b1c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b0e:	d103      	bne.n	8004b18 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b16:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004b18:	2303      	movs	r3, #3
 8004b1a:	e035      	b.n	8004b88 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	691b      	ldr	r3, [r3, #16]
 8004b20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b24:	d108      	bne.n	8004b38 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004b26:	897b      	ldrh	r3, [r7, #10]
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004b34:	611a      	str	r2, [r3, #16]
 8004b36:	e01b      	b.n	8004b70 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004b38:	897b      	ldrh	r3, [r7, #10]
 8004b3a:	11db      	asrs	r3, r3, #7
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	f003 0306 	and.w	r3, r3, #6
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	f063 030f 	orn	r3, r3, #15
 8004b48:	b2da      	uxtb	r2, r3
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	490e      	ldr	r1, [pc, #56]	; (8004b90 <I2C_MasterRequestWrite+0xfc>)
 8004b56:	68f8      	ldr	r0, [r7, #12]
 8004b58:	f000 f9d9 	bl	8004f0e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d001      	beq.n	8004b66 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e010      	b.n	8004b88 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004b66:	897b      	ldrh	r3, [r7, #10]
 8004b68:	b2da      	uxtb	r2, r3
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	4907      	ldr	r1, [pc, #28]	; (8004b94 <I2C_MasterRequestWrite+0x100>)
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f000 f9c9 	bl	8004f0e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d001      	beq.n	8004b86 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e000      	b.n	8004b88 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3718      	adds	r7, #24
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	00010008 	.word	0x00010008
 8004b94:	00010002 	.word	0x00010002

08004b98 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b088      	sub	sp, #32
 8004b9c:	af02      	add	r7, sp, #8
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	607a      	str	r2, [r7, #4]
 8004ba2:	603b      	str	r3, [r7, #0]
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bac:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004bbc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	2b08      	cmp	r3, #8
 8004bc2:	d006      	beq.n	8004bd2 <I2C_MasterRequestRead+0x3a>
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d003      	beq.n	8004bd2 <I2C_MasterRequestRead+0x3a>
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004bd0:	d108      	bne.n	8004be4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004be0:	601a      	str	r2, [r3, #0]
 8004be2:	e00b      	b.n	8004bfc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be8:	2b11      	cmp	r3, #17
 8004bea:	d107      	bne.n	8004bfc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bfa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	9300      	str	r3, [sp, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f000 f929 	bl	8004e60 <I2C_WaitOnFlagUntilTimeout>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d00d      	beq.n	8004c30 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c22:	d103      	bne.n	8004c2c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c2a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e079      	b.n	8004d24 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	691b      	ldr	r3, [r3, #16]
 8004c34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c38:	d108      	bne.n	8004c4c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004c3a:	897b      	ldrh	r3, [r7, #10]
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	f043 0301 	orr.w	r3, r3, #1
 8004c42:	b2da      	uxtb	r2, r3
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	611a      	str	r2, [r3, #16]
 8004c4a:	e05f      	b.n	8004d0c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004c4c:	897b      	ldrh	r3, [r7, #10]
 8004c4e:	11db      	asrs	r3, r3, #7
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	f003 0306 	and.w	r3, r3, #6
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	f063 030f 	orn	r3, r3, #15
 8004c5c:	b2da      	uxtb	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	4930      	ldr	r1, [pc, #192]	; (8004d2c <I2C_MasterRequestRead+0x194>)
 8004c6a:	68f8      	ldr	r0, [r7, #12]
 8004c6c:	f000 f94f 	bl	8004f0e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d001      	beq.n	8004c7a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e054      	b.n	8004d24 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004c7a:	897b      	ldrh	r3, [r7, #10]
 8004c7c:	b2da      	uxtb	r2, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	4929      	ldr	r1, [pc, #164]	; (8004d30 <I2C_MasterRequestRead+0x198>)
 8004c8a:	68f8      	ldr	r0, [r7, #12]
 8004c8c:	f000 f93f 	bl	8004f0e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d001      	beq.n	8004c9a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e044      	b.n	8004d24 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	613b      	str	r3, [r7, #16]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	695b      	ldr	r3, [r3, #20]
 8004ca4:	613b      	str	r3, [r7, #16]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	699b      	ldr	r3, [r3, #24]
 8004cac:	613b      	str	r3, [r7, #16]
 8004cae:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cbe:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	9300      	str	r3, [sp, #0]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004ccc:	68f8      	ldr	r0, [r7, #12]
 8004cce:	f000 f8c7 	bl	8004e60 <I2C_WaitOnFlagUntilTimeout>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d00d      	beq.n	8004cf4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ce2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ce6:	d103      	bne.n	8004cf0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004cee:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	e017      	b.n	8004d24 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004cf4:	897b      	ldrh	r3, [r7, #10]
 8004cf6:	11db      	asrs	r3, r3, #7
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	f003 0306 	and.w	r3, r3, #6
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	f063 030e 	orn	r3, r3, #14
 8004d04:	b2da      	uxtb	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	4907      	ldr	r1, [pc, #28]	; (8004d30 <I2C_MasterRequestRead+0x198>)
 8004d12:	68f8      	ldr	r0, [r7, #12]
 8004d14:	f000 f8fb 	bl	8004f0e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e000      	b.n	8004d24 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004d22:	2300      	movs	r3, #0
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3718      	adds	r7, #24
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	00010008 	.word	0x00010008
 8004d30:	00010002 	.word	0x00010002

08004d34 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b088      	sub	sp, #32
 8004d38:	af02      	add	r7, sp, #8
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	4608      	mov	r0, r1
 8004d3e:	4611      	mov	r1, r2
 8004d40:	461a      	mov	r2, r3
 8004d42:	4603      	mov	r3, r0
 8004d44:	817b      	strh	r3, [r7, #10]
 8004d46:	460b      	mov	r3, r1
 8004d48:	813b      	strh	r3, [r7, #8]
 8004d4a:	4613      	mov	r3, r2
 8004d4c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d5c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d60:	9300      	str	r3, [sp, #0]
 8004d62:	6a3b      	ldr	r3, [r7, #32]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f000 f878 	bl	8004e60 <I2C_WaitOnFlagUntilTimeout>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00d      	beq.n	8004d92 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d84:	d103      	bne.n	8004d8e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d8c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e05f      	b.n	8004e52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d92:	897b      	ldrh	r3, [r7, #10]
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	461a      	mov	r2, r3
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004da0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da4:	6a3a      	ldr	r2, [r7, #32]
 8004da6:	492d      	ldr	r1, [pc, #180]	; (8004e5c <I2C_RequestMemoryWrite+0x128>)
 8004da8:	68f8      	ldr	r0, [r7, #12]
 8004daa:	f000 f8b0 	bl	8004f0e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004dae:	4603      	mov	r3, r0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d001      	beq.n	8004db8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e04c      	b.n	8004e52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004db8:	2300      	movs	r3, #0
 8004dba:	617b      	str	r3, [r7, #20]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	695b      	ldr	r3, [r3, #20]
 8004dc2:	617b      	str	r3, [r7, #20]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	617b      	str	r3, [r7, #20]
 8004dcc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dd0:	6a39      	ldr	r1, [r7, #32]
 8004dd2:	68f8      	ldr	r0, [r7, #12]
 8004dd4:	f000 f91a 	bl	800500c <I2C_WaitOnTXEFlagUntilTimeout>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00d      	beq.n	8004dfa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de2:	2b04      	cmp	r3, #4
 8004de4:	d107      	bne.n	8004df6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004df4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e02b      	b.n	8004e52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004dfa:	88fb      	ldrh	r3, [r7, #6]
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d105      	bne.n	8004e0c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e00:	893b      	ldrh	r3, [r7, #8]
 8004e02:	b2da      	uxtb	r2, r3
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	611a      	str	r2, [r3, #16]
 8004e0a:	e021      	b.n	8004e50 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004e0c:	893b      	ldrh	r3, [r7, #8]
 8004e0e:	0a1b      	lsrs	r3, r3, #8
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	b2da      	uxtb	r2, r3
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e1c:	6a39      	ldr	r1, [r7, #32]
 8004e1e:	68f8      	ldr	r0, [r7, #12]
 8004e20:	f000 f8f4 	bl	800500c <I2C_WaitOnTXEFlagUntilTimeout>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d00d      	beq.n	8004e46 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2e:	2b04      	cmp	r3, #4
 8004e30:	d107      	bne.n	8004e42 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e40:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e005      	b.n	8004e52 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e46:	893b      	ldrh	r3, [r7, #8]
 8004e48:	b2da      	uxtb	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004e50:	2300      	movs	r3, #0
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3718      	adds	r7, #24
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	00010002 	.word	0x00010002

08004e60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	603b      	str	r3, [r7, #0]
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e70:	e025      	b.n	8004ebe <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e78:	d021      	beq.n	8004ebe <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e7a:	f7fd fe3f 	bl	8002afc <HAL_GetTick>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	69bb      	ldr	r3, [r7, #24]
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d302      	bcc.n	8004e90 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d116      	bne.n	8004ebe <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2200      	movs	r2, #0
 8004e94:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2220      	movs	r2, #32
 8004e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eaa:	f043 0220 	orr.w	r2, r3, #32
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e023      	b.n	8004f06 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	0c1b      	lsrs	r3, r3, #16
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d10d      	bne.n	8004ee4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	43da      	mvns	r2, r3
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	bf0c      	ite	eq
 8004eda:	2301      	moveq	r3, #1
 8004edc:	2300      	movne	r3, #0
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	e00c      	b.n	8004efe <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	699b      	ldr	r3, [r3, #24]
 8004eea:	43da      	mvns	r2, r3
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	4013      	ands	r3, r2
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	bf0c      	ite	eq
 8004ef6:	2301      	moveq	r3, #1
 8004ef8:	2300      	movne	r3, #0
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	461a      	mov	r2, r3
 8004efe:	79fb      	ldrb	r3, [r7, #7]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d0b6      	beq.n	8004e72 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3710      	adds	r7, #16
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}

08004f0e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004f0e:	b580      	push	{r7, lr}
 8004f10:	b084      	sub	sp, #16
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	60f8      	str	r0, [r7, #12]
 8004f16:	60b9      	str	r1, [r7, #8]
 8004f18:	607a      	str	r2, [r7, #4]
 8004f1a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f1c:	e051      	b.n	8004fc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	695b      	ldr	r3, [r3, #20]
 8004f24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f2c:	d123      	bne.n	8004f76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f3c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f46:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2220      	movs	r2, #32
 8004f52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f62:	f043 0204 	orr.w	r2, r3, #4
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e046      	b.n	8005004 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f7c:	d021      	beq.n	8004fc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f7e:	f7fd fdbd 	bl	8002afc <HAL_GetTick>
 8004f82:	4602      	mov	r2, r0
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	1ad3      	subs	r3, r2, r3
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d302      	bcc.n	8004f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d116      	bne.n	8004fc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2200      	movs	r2, #0
 8004f98:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2220      	movs	r2, #32
 8004f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fae:	f043 0220 	orr.w	r2, r3, #32
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e020      	b.n	8005004 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	0c1b      	lsrs	r3, r3, #16
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d10c      	bne.n	8004fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	43da      	mvns	r2, r3
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	bf14      	ite	ne
 8004fde:	2301      	movne	r3, #1
 8004fe0:	2300      	moveq	r3, #0
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	e00b      	b.n	8004ffe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	699b      	ldr	r3, [r3, #24]
 8004fec:	43da      	mvns	r2, r3
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	bf14      	ite	ne
 8004ff8:	2301      	movne	r3, #1
 8004ffa:	2300      	moveq	r3, #0
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d18d      	bne.n	8004f1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005002:	2300      	movs	r3, #0
}
 8005004:	4618      	mov	r0, r3
 8005006:	3710      	adds	r7, #16
 8005008:	46bd      	mov	sp, r7
 800500a:	bd80      	pop	{r7, pc}

0800500c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005018:	e02d      	b.n	8005076 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800501a:	68f8      	ldr	r0, [r7, #12]
 800501c:	f000 f8ce 	bl	80051bc <I2C_IsAcknowledgeFailed>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d001      	beq.n	800502a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e02d      	b.n	8005086 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005030:	d021      	beq.n	8005076 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005032:	f7fd fd63 	bl	8002afc <HAL_GetTick>
 8005036:	4602      	mov	r2, r0
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	68ba      	ldr	r2, [r7, #8]
 800503e:	429a      	cmp	r2, r3
 8005040:	d302      	bcc.n	8005048 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d116      	bne.n	8005076 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2220      	movs	r2, #32
 8005052:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005062:	f043 0220 	orr.w	r2, r3, #32
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e007      	b.n	8005086 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	695b      	ldr	r3, [r3, #20]
 800507c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005080:	2b80      	cmp	r3, #128	; 0x80
 8005082:	d1ca      	bne.n	800501a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800508e:	b580      	push	{r7, lr}
 8005090:	b084      	sub	sp, #16
 8005092:	af00      	add	r7, sp, #0
 8005094:	60f8      	str	r0, [r7, #12]
 8005096:	60b9      	str	r1, [r7, #8]
 8005098:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800509a:	e02d      	b.n	80050f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800509c:	68f8      	ldr	r0, [r7, #12]
 800509e:	f000 f88d 	bl	80051bc <I2C_IsAcknowledgeFailed>
 80050a2:	4603      	mov	r3, r0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d001      	beq.n	80050ac <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e02d      	b.n	8005108 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b2:	d021      	beq.n	80050f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050b4:	f7fd fd22 	bl	8002afc <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	68ba      	ldr	r2, [r7, #8]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d302      	bcc.n	80050ca <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d116      	bne.n	80050f8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2200      	movs	r2, #0
 80050ce:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2220      	movs	r2, #32
 80050d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e4:	f043 0220 	orr.w	r2, r3, #32
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e007      	b.n	8005108 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	695b      	ldr	r3, [r3, #20]
 80050fe:	f003 0304 	and.w	r3, r3, #4
 8005102:	2b04      	cmp	r3, #4
 8005104:	d1ca      	bne.n	800509c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	3710      	adds	r7, #16
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800511c:	e042      	b.n	80051a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	695b      	ldr	r3, [r3, #20]
 8005124:	f003 0310 	and.w	r3, r3, #16
 8005128:	2b10      	cmp	r3, #16
 800512a:	d119      	bne.n	8005160 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f06f 0210 	mvn.w	r2, #16
 8005134:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2220      	movs	r2, #32
 8005140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e029      	b.n	80051b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005160:	f7fd fccc 	bl	8002afc <HAL_GetTick>
 8005164:	4602      	mov	r2, r0
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	68ba      	ldr	r2, [r7, #8]
 800516c:	429a      	cmp	r2, r3
 800516e:	d302      	bcc.n	8005176 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d116      	bne.n	80051a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2220      	movs	r2, #32
 8005180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2200      	movs	r2, #0
 8005188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005190:	f043 0220 	orr.w	r2, r3, #32
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e007      	b.n	80051b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ae:	2b40      	cmp	r3, #64	; 0x40
 80051b0:	d1b5      	bne.n	800511e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3710      	adds	r7, #16
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	695b      	ldr	r3, [r3, #20]
 80051ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051d2:	d11b      	bne.n	800520c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80051dc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2220      	movs	r2, #32
 80051e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f8:	f043 0204 	orr.w	r2, r3, #4
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e000      	b.n	800520e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800520c:	2300      	movs	r3, #0
}
 800520e:	4618      	mov	r0, r3
 8005210:	370c      	adds	r7, #12
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
	...

0800521c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b086      	sub	sp, #24
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d101      	bne.n	800522e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e267      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0301 	and.w	r3, r3, #1
 8005236:	2b00      	cmp	r3, #0
 8005238:	d075      	beq.n	8005326 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800523a:	4b88      	ldr	r3, [pc, #544]	; (800545c <HAL_RCC_OscConfig+0x240>)
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	f003 030c 	and.w	r3, r3, #12
 8005242:	2b04      	cmp	r3, #4
 8005244:	d00c      	beq.n	8005260 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005246:	4b85      	ldr	r3, [pc, #532]	; (800545c <HAL_RCC_OscConfig+0x240>)
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800524e:	2b08      	cmp	r3, #8
 8005250:	d112      	bne.n	8005278 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005252:	4b82      	ldr	r3, [pc, #520]	; (800545c <HAL_RCC_OscConfig+0x240>)
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800525a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800525e:	d10b      	bne.n	8005278 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005260:	4b7e      	ldr	r3, [pc, #504]	; (800545c <HAL_RCC_OscConfig+0x240>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005268:	2b00      	cmp	r3, #0
 800526a:	d05b      	beq.n	8005324 <HAL_RCC_OscConfig+0x108>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d157      	bne.n	8005324 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e242      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005280:	d106      	bne.n	8005290 <HAL_RCC_OscConfig+0x74>
 8005282:	4b76      	ldr	r3, [pc, #472]	; (800545c <HAL_RCC_OscConfig+0x240>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a75      	ldr	r2, [pc, #468]	; (800545c <HAL_RCC_OscConfig+0x240>)
 8005288:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800528c:	6013      	str	r3, [r2, #0]
 800528e:	e01d      	b.n	80052cc <HAL_RCC_OscConfig+0xb0>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005298:	d10c      	bne.n	80052b4 <HAL_RCC_OscConfig+0x98>
 800529a:	4b70      	ldr	r3, [pc, #448]	; (800545c <HAL_RCC_OscConfig+0x240>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a6f      	ldr	r2, [pc, #444]	; (800545c <HAL_RCC_OscConfig+0x240>)
 80052a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052a4:	6013      	str	r3, [r2, #0]
 80052a6:	4b6d      	ldr	r3, [pc, #436]	; (800545c <HAL_RCC_OscConfig+0x240>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a6c      	ldr	r2, [pc, #432]	; (800545c <HAL_RCC_OscConfig+0x240>)
 80052ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052b0:	6013      	str	r3, [r2, #0]
 80052b2:	e00b      	b.n	80052cc <HAL_RCC_OscConfig+0xb0>
 80052b4:	4b69      	ldr	r3, [pc, #420]	; (800545c <HAL_RCC_OscConfig+0x240>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a68      	ldr	r2, [pc, #416]	; (800545c <HAL_RCC_OscConfig+0x240>)
 80052ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052be:	6013      	str	r3, [r2, #0]
 80052c0:	4b66      	ldr	r3, [pc, #408]	; (800545c <HAL_RCC_OscConfig+0x240>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a65      	ldr	r2, [pc, #404]	; (800545c <HAL_RCC_OscConfig+0x240>)
 80052c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d013      	beq.n	80052fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052d4:	f7fd fc12 	bl	8002afc <HAL_GetTick>
 80052d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052da:	e008      	b.n	80052ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052dc:	f7fd fc0e 	bl	8002afc <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	2b64      	cmp	r3, #100	; 0x64
 80052e8:	d901      	bls.n	80052ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e207      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ee:	4b5b      	ldr	r3, [pc, #364]	; (800545c <HAL_RCC_OscConfig+0x240>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d0f0      	beq.n	80052dc <HAL_RCC_OscConfig+0xc0>
 80052fa:	e014      	b.n	8005326 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052fc:	f7fd fbfe 	bl	8002afc <HAL_GetTick>
 8005300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005302:	e008      	b.n	8005316 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005304:	f7fd fbfa 	bl	8002afc <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	2b64      	cmp	r3, #100	; 0x64
 8005310:	d901      	bls.n	8005316 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e1f3      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005316:	4b51      	ldr	r3, [pc, #324]	; (800545c <HAL_RCC_OscConfig+0x240>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800531e:	2b00      	cmp	r3, #0
 8005320:	d1f0      	bne.n	8005304 <HAL_RCC_OscConfig+0xe8>
 8005322:	e000      	b.n	8005326 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005324:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 0302 	and.w	r3, r3, #2
 800532e:	2b00      	cmp	r3, #0
 8005330:	d063      	beq.n	80053fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005332:	4b4a      	ldr	r3, [pc, #296]	; (800545c <HAL_RCC_OscConfig+0x240>)
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	f003 030c 	and.w	r3, r3, #12
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00b      	beq.n	8005356 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800533e:	4b47      	ldr	r3, [pc, #284]	; (800545c <HAL_RCC_OscConfig+0x240>)
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005346:	2b08      	cmp	r3, #8
 8005348:	d11c      	bne.n	8005384 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800534a:	4b44      	ldr	r3, [pc, #272]	; (800545c <HAL_RCC_OscConfig+0x240>)
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d116      	bne.n	8005384 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005356:	4b41      	ldr	r3, [pc, #260]	; (800545c <HAL_RCC_OscConfig+0x240>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b00      	cmp	r3, #0
 8005360:	d005      	beq.n	800536e <HAL_RCC_OscConfig+0x152>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	2b01      	cmp	r3, #1
 8005368:	d001      	beq.n	800536e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e1c7      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800536e:	4b3b      	ldr	r3, [pc, #236]	; (800545c <HAL_RCC_OscConfig+0x240>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	00db      	lsls	r3, r3, #3
 800537c:	4937      	ldr	r1, [pc, #220]	; (800545c <HAL_RCC_OscConfig+0x240>)
 800537e:	4313      	orrs	r3, r2
 8005380:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005382:	e03a      	b.n	80053fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d020      	beq.n	80053ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800538c:	4b34      	ldr	r3, [pc, #208]	; (8005460 <HAL_RCC_OscConfig+0x244>)
 800538e:	2201      	movs	r2, #1
 8005390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005392:	f7fd fbb3 	bl	8002afc <HAL_GetTick>
 8005396:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005398:	e008      	b.n	80053ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800539a:	f7fd fbaf 	bl	8002afc <HAL_GetTick>
 800539e:	4602      	mov	r2, r0
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d901      	bls.n	80053ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80053a8:	2303      	movs	r3, #3
 80053aa:	e1a8      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053ac:	4b2b      	ldr	r3, [pc, #172]	; (800545c <HAL_RCC_OscConfig+0x240>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 0302 	and.w	r3, r3, #2
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d0f0      	beq.n	800539a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053b8:	4b28      	ldr	r3, [pc, #160]	; (800545c <HAL_RCC_OscConfig+0x240>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	00db      	lsls	r3, r3, #3
 80053c6:	4925      	ldr	r1, [pc, #148]	; (800545c <HAL_RCC_OscConfig+0x240>)
 80053c8:	4313      	orrs	r3, r2
 80053ca:	600b      	str	r3, [r1, #0]
 80053cc:	e015      	b.n	80053fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053ce:	4b24      	ldr	r3, [pc, #144]	; (8005460 <HAL_RCC_OscConfig+0x244>)
 80053d0:	2200      	movs	r2, #0
 80053d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d4:	f7fd fb92 	bl	8002afc <HAL_GetTick>
 80053d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053da:	e008      	b.n	80053ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053dc:	f7fd fb8e 	bl	8002afc <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e187      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053ee:	4b1b      	ldr	r3, [pc, #108]	; (800545c <HAL_RCC_OscConfig+0x240>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0302 	and.w	r3, r3, #2
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1f0      	bne.n	80053dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f003 0308 	and.w	r3, r3, #8
 8005402:	2b00      	cmp	r3, #0
 8005404:	d036      	beq.n	8005474 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d016      	beq.n	800543c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800540e:	4b15      	ldr	r3, [pc, #84]	; (8005464 <HAL_RCC_OscConfig+0x248>)
 8005410:	2201      	movs	r2, #1
 8005412:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005414:	f7fd fb72 	bl	8002afc <HAL_GetTick>
 8005418:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800541a:	e008      	b.n	800542e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800541c:	f7fd fb6e 	bl	8002afc <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	2b02      	cmp	r3, #2
 8005428:	d901      	bls.n	800542e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e167      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800542e:	4b0b      	ldr	r3, [pc, #44]	; (800545c <HAL_RCC_OscConfig+0x240>)
 8005430:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005432:	f003 0302 	and.w	r3, r3, #2
 8005436:	2b00      	cmp	r3, #0
 8005438:	d0f0      	beq.n	800541c <HAL_RCC_OscConfig+0x200>
 800543a:	e01b      	b.n	8005474 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800543c:	4b09      	ldr	r3, [pc, #36]	; (8005464 <HAL_RCC_OscConfig+0x248>)
 800543e:	2200      	movs	r2, #0
 8005440:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005442:	f7fd fb5b 	bl	8002afc <HAL_GetTick>
 8005446:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005448:	e00e      	b.n	8005468 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800544a:	f7fd fb57 	bl	8002afc <HAL_GetTick>
 800544e:	4602      	mov	r2, r0
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	1ad3      	subs	r3, r2, r3
 8005454:	2b02      	cmp	r3, #2
 8005456:	d907      	bls.n	8005468 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005458:	2303      	movs	r3, #3
 800545a:	e150      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
 800545c:	40023800 	.word	0x40023800
 8005460:	42470000 	.word	0x42470000
 8005464:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005468:	4b88      	ldr	r3, [pc, #544]	; (800568c <HAL_RCC_OscConfig+0x470>)
 800546a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b00      	cmp	r3, #0
 8005472:	d1ea      	bne.n	800544a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0304 	and.w	r3, r3, #4
 800547c:	2b00      	cmp	r3, #0
 800547e:	f000 8097 	beq.w	80055b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005482:	2300      	movs	r3, #0
 8005484:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005486:	4b81      	ldr	r3, [pc, #516]	; (800568c <HAL_RCC_OscConfig+0x470>)
 8005488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10f      	bne.n	80054b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005492:	2300      	movs	r3, #0
 8005494:	60bb      	str	r3, [r7, #8]
 8005496:	4b7d      	ldr	r3, [pc, #500]	; (800568c <HAL_RCC_OscConfig+0x470>)
 8005498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800549a:	4a7c      	ldr	r2, [pc, #496]	; (800568c <HAL_RCC_OscConfig+0x470>)
 800549c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054a0:	6413      	str	r3, [r2, #64]	; 0x40
 80054a2:	4b7a      	ldr	r3, [pc, #488]	; (800568c <HAL_RCC_OscConfig+0x470>)
 80054a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054aa:	60bb      	str	r3, [r7, #8]
 80054ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054ae:	2301      	movs	r3, #1
 80054b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054b2:	4b77      	ldr	r3, [pc, #476]	; (8005690 <HAL_RCC_OscConfig+0x474>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d118      	bne.n	80054f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054be:	4b74      	ldr	r3, [pc, #464]	; (8005690 <HAL_RCC_OscConfig+0x474>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a73      	ldr	r2, [pc, #460]	; (8005690 <HAL_RCC_OscConfig+0x474>)
 80054c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054ca:	f7fd fb17 	bl	8002afc <HAL_GetTick>
 80054ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054d0:	e008      	b.n	80054e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054d2:	f7fd fb13 	bl	8002afc <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d901      	bls.n	80054e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e10c      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054e4:	4b6a      	ldr	r3, [pc, #424]	; (8005690 <HAL_RCC_OscConfig+0x474>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d0f0      	beq.n	80054d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d106      	bne.n	8005506 <HAL_RCC_OscConfig+0x2ea>
 80054f8:	4b64      	ldr	r3, [pc, #400]	; (800568c <HAL_RCC_OscConfig+0x470>)
 80054fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054fc:	4a63      	ldr	r2, [pc, #396]	; (800568c <HAL_RCC_OscConfig+0x470>)
 80054fe:	f043 0301 	orr.w	r3, r3, #1
 8005502:	6713      	str	r3, [r2, #112]	; 0x70
 8005504:	e01c      	b.n	8005540 <HAL_RCC_OscConfig+0x324>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	2b05      	cmp	r3, #5
 800550c:	d10c      	bne.n	8005528 <HAL_RCC_OscConfig+0x30c>
 800550e:	4b5f      	ldr	r3, [pc, #380]	; (800568c <HAL_RCC_OscConfig+0x470>)
 8005510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005512:	4a5e      	ldr	r2, [pc, #376]	; (800568c <HAL_RCC_OscConfig+0x470>)
 8005514:	f043 0304 	orr.w	r3, r3, #4
 8005518:	6713      	str	r3, [r2, #112]	; 0x70
 800551a:	4b5c      	ldr	r3, [pc, #368]	; (800568c <HAL_RCC_OscConfig+0x470>)
 800551c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800551e:	4a5b      	ldr	r2, [pc, #364]	; (800568c <HAL_RCC_OscConfig+0x470>)
 8005520:	f043 0301 	orr.w	r3, r3, #1
 8005524:	6713      	str	r3, [r2, #112]	; 0x70
 8005526:	e00b      	b.n	8005540 <HAL_RCC_OscConfig+0x324>
 8005528:	4b58      	ldr	r3, [pc, #352]	; (800568c <HAL_RCC_OscConfig+0x470>)
 800552a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800552c:	4a57      	ldr	r2, [pc, #348]	; (800568c <HAL_RCC_OscConfig+0x470>)
 800552e:	f023 0301 	bic.w	r3, r3, #1
 8005532:	6713      	str	r3, [r2, #112]	; 0x70
 8005534:	4b55      	ldr	r3, [pc, #340]	; (800568c <HAL_RCC_OscConfig+0x470>)
 8005536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005538:	4a54      	ldr	r2, [pc, #336]	; (800568c <HAL_RCC_OscConfig+0x470>)
 800553a:	f023 0304 	bic.w	r3, r3, #4
 800553e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d015      	beq.n	8005574 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005548:	f7fd fad8 	bl	8002afc <HAL_GetTick>
 800554c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800554e:	e00a      	b.n	8005566 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005550:	f7fd fad4 	bl	8002afc <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	f241 3288 	movw	r2, #5000	; 0x1388
 800555e:	4293      	cmp	r3, r2
 8005560:	d901      	bls.n	8005566 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e0cb      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005566:	4b49      	ldr	r3, [pc, #292]	; (800568c <HAL_RCC_OscConfig+0x470>)
 8005568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800556a:	f003 0302 	and.w	r3, r3, #2
 800556e:	2b00      	cmp	r3, #0
 8005570:	d0ee      	beq.n	8005550 <HAL_RCC_OscConfig+0x334>
 8005572:	e014      	b.n	800559e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005574:	f7fd fac2 	bl	8002afc <HAL_GetTick>
 8005578:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800557a:	e00a      	b.n	8005592 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800557c:	f7fd fabe 	bl	8002afc <HAL_GetTick>
 8005580:	4602      	mov	r2, r0
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	f241 3288 	movw	r2, #5000	; 0x1388
 800558a:	4293      	cmp	r3, r2
 800558c:	d901      	bls.n	8005592 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	e0b5      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005592:	4b3e      	ldr	r3, [pc, #248]	; (800568c <HAL_RCC_OscConfig+0x470>)
 8005594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005596:	f003 0302 	and.w	r3, r3, #2
 800559a:	2b00      	cmp	r3, #0
 800559c:	d1ee      	bne.n	800557c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800559e:	7dfb      	ldrb	r3, [r7, #23]
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d105      	bne.n	80055b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055a4:	4b39      	ldr	r3, [pc, #228]	; (800568c <HAL_RCC_OscConfig+0x470>)
 80055a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a8:	4a38      	ldr	r2, [pc, #224]	; (800568c <HAL_RCC_OscConfig+0x470>)
 80055aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055ae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	699b      	ldr	r3, [r3, #24]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	f000 80a1 	beq.w	80056fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80055ba:	4b34      	ldr	r3, [pc, #208]	; (800568c <HAL_RCC_OscConfig+0x470>)
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f003 030c 	and.w	r3, r3, #12
 80055c2:	2b08      	cmp	r3, #8
 80055c4:	d05c      	beq.n	8005680 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	699b      	ldr	r3, [r3, #24]
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d141      	bne.n	8005652 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055ce:	4b31      	ldr	r3, [pc, #196]	; (8005694 <HAL_RCC_OscConfig+0x478>)
 80055d0:	2200      	movs	r2, #0
 80055d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055d4:	f7fd fa92 	bl	8002afc <HAL_GetTick>
 80055d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055da:	e008      	b.n	80055ee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055dc:	f7fd fa8e 	bl	8002afc <HAL_GetTick>
 80055e0:	4602      	mov	r2, r0
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d901      	bls.n	80055ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80055ea:	2303      	movs	r3, #3
 80055ec:	e087      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055ee:	4b27      	ldr	r3, [pc, #156]	; (800568c <HAL_RCC_OscConfig+0x470>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d1f0      	bne.n	80055dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	69da      	ldr	r2, [r3, #28]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6a1b      	ldr	r3, [r3, #32]
 8005602:	431a      	orrs	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005608:	019b      	lsls	r3, r3, #6
 800560a:	431a      	orrs	r2, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005610:	085b      	lsrs	r3, r3, #1
 8005612:	3b01      	subs	r3, #1
 8005614:	041b      	lsls	r3, r3, #16
 8005616:	431a      	orrs	r2, r3
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800561c:	061b      	lsls	r3, r3, #24
 800561e:	491b      	ldr	r1, [pc, #108]	; (800568c <HAL_RCC_OscConfig+0x470>)
 8005620:	4313      	orrs	r3, r2
 8005622:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005624:	4b1b      	ldr	r3, [pc, #108]	; (8005694 <HAL_RCC_OscConfig+0x478>)
 8005626:	2201      	movs	r2, #1
 8005628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800562a:	f7fd fa67 	bl	8002afc <HAL_GetTick>
 800562e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005630:	e008      	b.n	8005644 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005632:	f7fd fa63 	bl	8002afc <HAL_GetTick>
 8005636:	4602      	mov	r2, r0
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	1ad3      	subs	r3, r2, r3
 800563c:	2b02      	cmp	r3, #2
 800563e:	d901      	bls.n	8005644 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	e05c      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005644:	4b11      	ldr	r3, [pc, #68]	; (800568c <HAL_RCC_OscConfig+0x470>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d0f0      	beq.n	8005632 <HAL_RCC_OscConfig+0x416>
 8005650:	e054      	b.n	80056fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005652:	4b10      	ldr	r3, [pc, #64]	; (8005694 <HAL_RCC_OscConfig+0x478>)
 8005654:	2200      	movs	r2, #0
 8005656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005658:	f7fd fa50 	bl	8002afc <HAL_GetTick>
 800565c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800565e:	e008      	b.n	8005672 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005660:	f7fd fa4c 	bl	8002afc <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	2b02      	cmp	r3, #2
 800566c:	d901      	bls.n	8005672 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e045      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005672:	4b06      	ldr	r3, [pc, #24]	; (800568c <HAL_RCC_OscConfig+0x470>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1f0      	bne.n	8005660 <HAL_RCC_OscConfig+0x444>
 800567e:	e03d      	b.n	80056fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	699b      	ldr	r3, [r3, #24]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d107      	bne.n	8005698 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	e038      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
 800568c:	40023800 	.word	0x40023800
 8005690:	40007000 	.word	0x40007000
 8005694:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005698:	4b1b      	ldr	r3, [pc, #108]	; (8005708 <HAL_RCC_OscConfig+0x4ec>)
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	699b      	ldr	r3, [r3, #24]
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d028      	beq.n	80056f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d121      	bne.n	80056f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056be:	429a      	cmp	r2, r3
 80056c0:	d11a      	bne.n	80056f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80056c2:	68fa      	ldr	r2, [r7, #12]
 80056c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80056c8:	4013      	ands	r3, r2
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80056ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d111      	bne.n	80056f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056de:	085b      	lsrs	r3, r3, #1
 80056e0:	3b01      	subs	r3, #1
 80056e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d107      	bne.n	80056f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d001      	beq.n	80056fc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e000      	b.n	80056fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80056fc:	2300      	movs	r3, #0
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3718      	adds	r7, #24
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	40023800 	.word	0x40023800

0800570c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b084      	sub	sp, #16
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d101      	bne.n	8005720 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	e0cc      	b.n	80058ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005720:	4b68      	ldr	r3, [pc, #416]	; (80058c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 0307 	and.w	r3, r3, #7
 8005728:	683a      	ldr	r2, [r7, #0]
 800572a:	429a      	cmp	r2, r3
 800572c:	d90c      	bls.n	8005748 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800572e:	4b65      	ldr	r3, [pc, #404]	; (80058c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005730:	683a      	ldr	r2, [r7, #0]
 8005732:	b2d2      	uxtb	r2, r2
 8005734:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005736:	4b63      	ldr	r3, [pc, #396]	; (80058c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0307 	and.w	r3, r3, #7
 800573e:	683a      	ldr	r2, [r7, #0]
 8005740:	429a      	cmp	r2, r3
 8005742:	d001      	beq.n	8005748 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	e0b8      	b.n	80058ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0302 	and.w	r3, r3, #2
 8005750:	2b00      	cmp	r3, #0
 8005752:	d020      	beq.n	8005796 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0304 	and.w	r3, r3, #4
 800575c:	2b00      	cmp	r3, #0
 800575e:	d005      	beq.n	800576c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005760:	4b59      	ldr	r3, [pc, #356]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	4a58      	ldr	r2, [pc, #352]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005766:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800576a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 0308 	and.w	r3, r3, #8
 8005774:	2b00      	cmp	r3, #0
 8005776:	d005      	beq.n	8005784 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005778:	4b53      	ldr	r3, [pc, #332]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	4a52      	ldr	r2, [pc, #328]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 800577e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005782:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005784:	4b50      	ldr	r3, [pc, #320]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	494d      	ldr	r1, [pc, #308]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005792:	4313      	orrs	r3, r2
 8005794:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d044      	beq.n	800582c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d107      	bne.n	80057ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057aa:	4b47      	ldr	r3, [pc, #284]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d119      	bne.n	80057ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e07f      	b.n	80058ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	2b02      	cmp	r3, #2
 80057c0:	d003      	beq.n	80057ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80057c6:	2b03      	cmp	r3, #3
 80057c8:	d107      	bne.n	80057da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057ca:	4b3f      	ldr	r3, [pc, #252]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d109      	bne.n	80057ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e06f      	b.n	80058ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057da:	4b3b      	ldr	r3, [pc, #236]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0302 	and.w	r3, r3, #2
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d101      	bne.n	80057ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e067      	b.n	80058ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057ea:	4b37      	ldr	r3, [pc, #220]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	f023 0203 	bic.w	r2, r3, #3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	4934      	ldr	r1, [pc, #208]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 80057f8:	4313      	orrs	r3, r2
 80057fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057fc:	f7fd f97e 	bl	8002afc <HAL_GetTick>
 8005800:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005802:	e00a      	b.n	800581a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005804:	f7fd f97a 	bl	8002afc <HAL_GetTick>
 8005808:	4602      	mov	r2, r0
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	1ad3      	subs	r3, r2, r3
 800580e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005812:	4293      	cmp	r3, r2
 8005814:	d901      	bls.n	800581a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005816:	2303      	movs	r3, #3
 8005818:	e04f      	b.n	80058ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800581a:	4b2b      	ldr	r3, [pc, #172]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	f003 020c 	and.w	r2, r3, #12
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	429a      	cmp	r2, r3
 800582a:	d1eb      	bne.n	8005804 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800582c:	4b25      	ldr	r3, [pc, #148]	; (80058c4 <HAL_RCC_ClockConfig+0x1b8>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 0307 	and.w	r3, r3, #7
 8005834:	683a      	ldr	r2, [r7, #0]
 8005836:	429a      	cmp	r2, r3
 8005838:	d20c      	bcs.n	8005854 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800583a:	4b22      	ldr	r3, [pc, #136]	; (80058c4 <HAL_RCC_ClockConfig+0x1b8>)
 800583c:	683a      	ldr	r2, [r7, #0]
 800583e:	b2d2      	uxtb	r2, r2
 8005840:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005842:	4b20      	ldr	r3, [pc, #128]	; (80058c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f003 0307 	and.w	r3, r3, #7
 800584a:	683a      	ldr	r2, [r7, #0]
 800584c:	429a      	cmp	r2, r3
 800584e:	d001      	beq.n	8005854 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	e032      	b.n	80058ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 0304 	and.w	r3, r3, #4
 800585c:	2b00      	cmp	r3, #0
 800585e:	d008      	beq.n	8005872 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005860:	4b19      	ldr	r3, [pc, #100]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	4916      	ldr	r1, [pc, #88]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 800586e:	4313      	orrs	r3, r2
 8005870:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0308 	and.w	r3, r3, #8
 800587a:	2b00      	cmp	r3, #0
 800587c:	d009      	beq.n	8005892 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800587e:	4b12      	ldr	r3, [pc, #72]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	691b      	ldr	r3, [r3, #16]
 800588a:	00db      	lsls	r3, r3, #3
 800588c:	490e      	ldr	r1, [pc, #56]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 800588e:	4313      	orrs	r3, r2
 8005890:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005892:	f000 f821 	bl	80058d8 <HAL_RCC_GetSysClockFreq>
 8005896:	4602      	mov	r2, r0
 8005898:	4b0b      	ldr	r3, [pc, #44]	; (80058c8 <HAL_RCC_ClockConfig+0x1bc>)
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	091b      	lsrs	r3, r3, #4
 800589e:	f003 030f 	and.w	r3, r3, #15
 80058a2:	490a      	ldr	r1, [pc, #40]	; (80058cc <HAL_RCC_ClockConfig+0x1c0>)
 80058a4:	5ccb      	ldrb	r3, [r1, r3]
 80058a6:	fa22 f303 	lsr.w	r3, r2, r3
 80058aa:	4a09      	ldr	r2, [pc, #36]	; (80058d0 <HAL_RCC_ClockConfig+0x1c4>)
 80058ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80058ae:	4b09      	ldr	r3, [pc, #36]	; (80058d4 <HAL_RCC_ClockConfig+0x1c8>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4618      	mov	r0, r3
 80058b4:	f7fd f8de 	bl	8002a74 <HAL_InitTick>

  return HAL_OK;
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3710      	adds	r7, #16
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	40023c00 	.word	0x40023c00
 80058c8:	40023800 	.word	0x40023800
 80058cc:	0801187c 	.word	0x0801187c
 80058d0:	20000004 	.word	0x20000004
 80058d4:	20000008 	.word	0x20000008

080058d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058dc:	b090      	sub	sp, #64	; 0x40
 80058de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80058e0:	2300      	movs	r3, #0
 80058e2:	637b      	str	r3, [r7, #52]	; 0x34
 80058e4:	2300      	movs	r3, #0
 80058e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058e8:	2300      	movs	r3, #0
 80058ea:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80058ec:	2300      	movs	r3, #0
 80058ee:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058f0:	4b59      	ldr	r3, [pc, #356]	; (8005a58 <HAL_RCC_GetSysClockFreq+0x180>)
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	f003 030c 	and.w	r3, r3, #12
 80058f8:	2b08      	cmp	r3, #8
 80058fa:	d00d      	beq.n	8005918 <HAL_RCC_GetSysClockFreq+0x40>
 80058fc:	2b08      	cmp	r3, #8
 80058fe:	f200 80a1 	bhi.w	8005a44 <HAL_RCC_GetSysClockFreq+0x16c>
 8005902:	2b00      	cmp	r3, #0
 8005904:	d002      	beq.n	800590c <HAL_RCC_GetSysClockFreq+0x34>
 8005906:	2b04      	cmp	r3, #4
 8005908:	d003      	beq.n	8005912 <HAL_RCC_GetSysClockFreq+0x3a>
 800590a:	e09b      	b.n	8005a44 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800590c:	4b53      	ldr	r3, [pc, #332]	; (8005a5c <HAL_RCC_GetSysClockFreq+0x184>)
 800590e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005910:	e09b      	b.n	8005a4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005912:	4b53      	ldr	r3, [pc, #332]	; (8005a60 <HAL_RCC_GetSysClockFreq+0x188>)
 8005914:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005916:	e098      	b.n	8005a4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005918:	4b4f      	ldr	r3, [pc, #316]	; (8005a58 <HAL_RCC_GetSysClockFreq+0x180>)
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005920:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005922:	4b4d      	ldr	r3, [pc, #308]	; (8005a58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800592a:	2b00      	cmp	r3, #0
 800592c:	d028      	beq.n	8005980 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800592e:	4b4a      	ldr	r3, [pc, #296]	; (8005a58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	099b      	lsrs	r3, r3, #6
 8005934:	2200      	movs	r2, #0
 8005936:	623b      	str	r3, [r7, #32]
 8005938:	627a      	str	r2, [r7, #36]	; 0x24
 800593a:	6a3b      	ldr	r3, [r7, #32]
 800593c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005940:	2100      	movs	r1, #0
 8005942:	4b47      	ldr	r3, [pc, #284]	; (8005a60 <HAL_RCC_GetSysClockFreq+0x188>)
 8005944:	fb03 f201 	mul.w	r2, r3, r1
 8005948:	2300      	movs	r3, #0
 800594a:	fb00 f303 	mul.w	r3, r0, r3
 800594e:	4413      	add	r3, r2
 8005950:	4a43      	ldr	r2, [pc, #268]	; (8005a60 <HAL_RCC_GetSysClockFreq+0x188>)
 8005952:	fba0 1202 	umull	r1, r2, r0, r2
 8005956:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005958:	460a      	mov	r2, r1
 800595a:	62ba      	str	r2, [r7, #40]	; 0x28
 800595c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800595e:	4413      	add	r3, r2
 8005960:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005962:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005964:	2200      	movs	r2, #0
 8005966:	61bb      	str	r3, [r7, #24]
 8005968:	61fa      	str	r2, [r7, #28]
 800596a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800596e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005972:	f7fb f991 	bl	8000c98 <__aeabi_uldivmod>
 8005976:	4602      	mov	r2, r0
 8005978:	460b      	mov	r3, r1
 800597a:	4613      	mov	r3, r2
 800597c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800597e:	e053      	b.n	8005a28 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005980:	4b35      	ldr	r3, [pc, #212]	; (8005a58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	099b      	lsrs	r3, r3, #6
 8005986:	2200      	movs	r2, #0
 8005988:	613b      	str	r3, [r7, #16]
 800598a:	617a      	str	r2, [r7, #20]
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005992:	f04f 0b00 	mov.w	fp, #0
 8005996:	4652      	mov	r2, sl
 8005998:	465b      	mov	r3, fp
 800599a:	f04f 0000 	mov.w	r0, #0
 800599e:	f04f 0100 	mov.w	r1, #0
 80059a2:	0159      	lsls	r1, r3, #5
 80059a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059a8:	0150      	lsls	r0, r2, #5
 80059aa:	4602      	mov	r2, r0
 80059ac:	460b      	mov	r3, r1
 80059ae:	ebb2 080a 	subs.w	r8, r2, sl
 80059b2:	eb63 090b 	sbc.w	r9, r3, fp
 80059b6:	f04f 0200 	mov.w	r2, #0
 80059ba:	f04f 0300 	mov.w	r3, #0
 80059be:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80059c2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80059c6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80059ca:	ebb2 0408 	subs.w	r4, r2, r8
 80059ce:	eb63 0509 	sbc.w	r5, r3, r9
 80059d2:	f04f 0200 	mov.w	r2, #0
 80059d6:	f04f 0300 	mov.w	r3, #0
 80059da:	00eb      	lsls	r3, r5, #3
 80059dc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80059e0:	00e2      	lsls	r2, r4, #3
 80059e2:	4614      	mov	r4, r2
 80059e4:	461d      	mov	r5, r3
 80059e6:	eb14 030a 	adds.w	r3, r4, sl
 80059ea:	603b      	str	r3, [r7, #0]
 80059ec:	eb45 030b 	adc.w	r3, r5, fp
 80059f0:	607b      	str	r3, [r7, #4]
 80059f2:	f04f 0200 	mov.w	r2, #0
 80059f6:	f04f 0300 	mov.w	r3, #0
 80059fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80059fe:	4629      	mov	r1, r5
 8005a00:	028b      	lsls	r3, r1, #10
 8005a02:	4621      	mov	r1, r4
 8005a04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a08:	4621      	mov	r1, r4
 8005a0a:	028a      	lsls	r2, r1, #10
 8005a0c:	4610      	mov	r0, r2
 8005a0e:	4619      	mov	r1, r3
 8005a10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a12:	2200      	movs	r2, #0
 8005a14:	60bb      	str	r3, [r7, #8]
 8005a16:	60fa      	str	r2, [r7, #12]
 8005a18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a1c:	f7fb f93c 	bl	8000c98 <__aeabi_uldivmod>
 8005a20:	4602      	mov	r2, r0
 8005a22:	460b      	mov	r3, r1
 8005a24:	4613      	mov	r3, r2
 8005a26:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a28:	4b0b      	ldr	r3, [pc, #44]	; (8005a58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	0c1b      	lsrs	r3, r3, #16
 8005a2e:	f003 0303 	and.w	r3, r3, #3
 8005a32:	3301      	adds	r3, #1
 8005a34:	005b      	lsls	r3, r3, #1
 8005a36:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005a38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a40:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005a42:	e002      	b.n	8005a4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a44:	4b05      	ldr	r3, [pc, #20]	; (8005a5c <HAL_RCC_GetSysClockFreq+0x184>)
 8005a46:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005a48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3740      	adds	r7, #64	; 0x40
 8005a50:	46bd      	mov	sp, r7
 8005a52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a56:	bf00      	nop
 8005a58:	40023800 	.word	0x40023800
 8005a5c:	00f42400 	.word	0x00f42400
 8005a60:	017d7840 	.word	0x017d7840

08005a64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a64:	b480      	push	{r7}
 8005a66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a68:	4b03      	ldr	r3, [pc, #12]	; (8005a78 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr
 8005a76:	bf00      	nop
 8005a78:	20000004 	.word	0x20000004

08005a7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a80:	f7ff fff0 	bl	8005a64 <HAL_RCC_GetHCLKFreq>
 8005a84:	4602      	mov	r2, r0
 8005a86:	4b05      	ldr	r3, [pc, #20]	; (8005a9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	0a9b      	lsrs	r3, r3, #10
 8005a8c:	f003 0307 	and.w	r3, r3, #7
 8005a90:	4903      	ldr	r1, [pc, #12]	; (8005aa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a92:	5ccb      	ldrb	r3, [r1, r3]
 8005a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	40023800 	.word	0x40023800
 8005aa0:	0801188c 	.word	0x0801188c

08005aa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005aa8:	f7ff ffdc 	bl	8005a64 <HAL_RCC_GetHCLKFreq>
 8005aac:	4602      	mov	r2, r0
 8005aae:	4b05      	ldr	r3, [pc, #20]	; (8005ac4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	0b5b      	lsrs	r3, r3, #13
 8005ab4:	f003 0307 	and.w	r3, r3, #7
 8005ab8:	4903      	ldr	r1, [pc, #12]	; (8005ac8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005aba:	5ccb      	ldrb	r3, [r1, r3]
 8005abc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	40023800 	.word	0x40023800
 8005ac8:	0801188c 	.word	0x0801188c

08005acc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b082      	sub	sp, #8
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e041      	b.n	8005b62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d106      	bne.n	8005af8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f7fc fd22 	bl	800253c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2202      	movs	r2, #2
 8005afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	3304      	adds	r3, #4
 8005b08:	4619      	mov	r1, r3
 8005b0a:	4610      	mov	r0, r2
 8005b0c:	f000 fac0 	bl	8006090 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2201      	movs	r2, #1
 8005b14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3708      	adds	r7, #8
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}

08005b6a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b6a:	b580      	push	{r7, lr}
 8005b6c:	b082      	sub	sp, #8
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d101      	bne.n	8005b7c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e041      	b.n	8005c00 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d106      	bne.n	8005b96 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 f839 	bl	8005c08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2202      	movs	r2, #2
 8005b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	3304      	adds	r3, #4
 8005ba6:	4619      	mov	r1, r3
 8005ba8:	4610      	mov	r0, r2
 8005baa:	f000 fa71 	bl	8006090 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2201      	movs	r2, #1
 8005bda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2201      	movs	r2, #1
 8005be2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2201      	movs	r2, #1
 8005bea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3708      	adds	r7, #8
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005c10:	bf00      	nop
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d109      	bne.n	8005c40 <HAL_TIM_PWM_Start+0x24>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	bf14      	ite	ne
 8005c38:	2301      	movne	r3, #1
 8005c3a:	2300      	moveq	r3, #0
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	e022      	b.n	8005c86 <HAL_TIM_PWM_Start+0x6a>
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	2b04      	cmp	r3, #4
 8005c44:	d109      	bne.n	8005c5a <HAL_TIM_PWM_Start+0x3e>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	bf14      	ite	ne
 8005c52:	2301      	movne	r3, #1
 8005c54:	2300      	moveq	r3, #0
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	e015      	b.n	8005c86 <HAL_TIM_PWM_Start+0x6a>
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	2b08      	cmp	r3, #8
 8005c5e:	d109      	bne.n	8005c74 <HAL_TIM_PWM_Start+0x58>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	bf14      	ite	ne
 8005c6c:	2301      	movne	r3, #1
 8005c6e:	2300      	moveq	r3, #0
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	e008      	b.n	8005c86 <HAL_TIM_PWM_Start+0x6a>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	bf14      	ite	ne
 8005c80:	2301      	movne	r3, #1
 8005c82:	2300      	moveq	r3, #0
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d001      	beq.n	8005c8e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e068      	b.n	8005d60 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d104      	bne.n	8005c9e <HAL_TIM_PWM_Start+0x82>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2202      	movs	r2, #2
 8005c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c9c:	e013      	b.n	8005cc6 <HAL_TIM_PWM_Start+0xaa>
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	2b04      	cmp	r3, #4
 8005ca2:	d104      	bne.n	8005cae <HAL_TIM_PWM_Start+0x92>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2202      	movs	r2, #2
 8005ca8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cac:	e00b      	b.n	8005cc6 <HAL_TIM_PWM_Start+0xaa>
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	2b08      	cmp	r3, #8
 8005cb2:	d104      	bne.n	8005cbe <HAL_TIM_PWM_Start+0xa2>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2202      	movs	r2, #2
 8005cb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005cbc:	e003      	b.n	8005cc6 <HAL_TIM_PWM_Start+0xaa>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2202      	movs	r2, #2
 8005cc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	6839      	ldr	r1, [r7, #0]
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f000 fc84 	bl	80065dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a23      	ldr	r2, [pc, #140]	; (8005d68 <HAL_TIM_PWM_Start+0x14c>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d107      	bne.n	8005cee <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005cec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a1d      	ldr	r2, [pc, #116]	; (8005d68 <HAL_TIM_PWM_Start+0x14c>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d018      	beq.n	8005d2a <HAL_TIM_PWM_Start+0x10e>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d00:	d013      	beq.n	8005d2a <HAL_TIM_PWM_Start+0x10e>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a19      	ldr	r2, [pc, #100]	; (8005d6c <HAL_TIM_PWM_Start+0x150>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d00e      	beq.n	8005d2a <HAL_TIM_PWM_Start+0x10e>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a17      	ldr	r2, [pc, #92]	; (8005d70 <HAL_TIM_PWM_Start+0x154>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d009      	beq.n	8005d2a <HAL_TIM_PWM_Start+0x10e>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a16      	ldr	r2, [pc, #88]	; (8005d74 <HAL_TIM_PWM_Start+0x158>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d004      	beq.n	8005d2a <HAL_TIM_PWM_Start+0x10e>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a14      	ldr	r2, [pc, #80]	; (8005d78 <HAL_TIM_PWM_Start+0x15c>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d111      	bne.n	8005d4e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f003 0307 	and.w	r3, r3, #7
 8005d34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2b06      	cmp	r3, #6
 8005d3a:	d010      	beq.n	8005d5e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f042 0201 	orr.w	r2, r2, #1
 8005d4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d4c:	e007      	b.n	8005d5e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f042 0201 	orr.w	r2, r2, #1
 8005d5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d5e:	2300      	movs	r3, #0
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3710      	adds	r7, #16
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	40010000 	.word	0x40010000
 8005d6c:	40000400 	.word	0x40000400
 8005d70:	40000800 	.word	0x40000800
 8005d74:	40000c00 	.word	0x40000c00
 8005d78:	40014000 	.word	0x40014000

08005d7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b086      	sub	sp, #24
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	60f8      	str	r0, [r7, #12]
 8005d84:	60b9      	str	r1, [r7, #8]
 8005d86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d101      	bne.n	8005d9a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d96:	2302      	movs	r3, #2
 8005d98:	e0ae      	b.n	8005ef8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2b0c      	cmp	r3, #12
 8005da6:	f200 809f 	bhi.w	8005ee8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005daa:	a201      	add	r2, pc, #4	; (adr r2, 8005db0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005db0:	08005de5 	.word	0x08005de5
 8005db4:	08005ee9 	.word	0x08005ee9
 8005db8:	08005ee9 	.word	0x08005ee9
 8005dbc:	08005ee9 	.word	0x08005ee9
 8005dc0:	08005e25 	.word	0x08005e25
 8005dc4:	08005ee9 	.word	0x08005ee9
 8005dc8:	08005ee9 	.word	0x08005ee9
 8005dcc:	08005ee9 	.word	0x08005ee9
 8005dd0:	08005e67 	.word	0x08005e67
 8005dd4:	08005ee9 	.word	0x08005ee9
 8005dd8:	08005ee9 	.word	0x08005ee9
 8005ddc:	08005ee9 	.word	0x08005ee9
 8005de0:	08005ea7 	.word	0x08005ea7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	68b9      	ldr	r1, [r7, #8]
 8005dea:	4618      	mov	r0, r3
 8005dec:	f000 f9d0 	bl	8006190 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	699a      	ldr	r2, [r3, #24]
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f042 0208 	orr.w	r2, r2, #8
 8005dfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	699a      	ldr	r2, [r3, #24]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f022 0204 	bic.w	r2, r2, #4
 8005e0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	6999      	ldr	r1, [r3, #24]
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	691a      	ldr	r2, [r3, #16]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	430a      	orrs	r2, r1
 8005e20:	619a      	str	r2, [r3, #24]
      break;
 8005e22:	e064      	b.n	8005eee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68b9      	ldr	r1, [r7, #8]
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f000 fa16 	bl	800625c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	699a      	ldr	r2, [r3, #24]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	699a      	ldr	r2, [r3, #24]
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	6999      	ldr	r1, [r3, #24]
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	021a      	lsls	r2, r3, #8
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	430a      	orrs	r2, r1
 8005e62:	619a      	str	r2, [r3, #24]
      break;
 8005e64:	e043      	b.n	8005eee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68b9      	ldr	r1, [r7, #8]
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f000 fa61 	bl	8006334 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	69da      	ldr	r2, [r3, #28]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f042 0208 	orr.w	r2, r2, #8
 8005e80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	69da      	ldr	r2, [r3, #28]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f022 0204 	bic.w	r2, r2, #4
 8005e90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	69d9      	ldr	r1, [r3, #28]
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	691a      	ldr	r2, [r3, #16]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	430a      	orrs	r2, r1
 8005ea2:	61da      	str	r2, [r3, #28]
      break;
 8005ea4:	e023      	b.n	8005eee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	68b9      	ldr	r1, [r7, #8]
 8005eac:	4618      	mov	r0, r3
 8005eae:	f000 faab 	bl	8006408 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	69da      	ldr	r2, [r3, #28]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ec0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	69da      	ldr	r2, [r3, #28]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ed0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	69d9      	ldr	r1, [r3, #28]
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	691b      	ldr	r3, [r3, #16]
 8005edc:	021a      	lsls	r2, r3, #8
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	430a      	orrs	r2, r1
 8005ee4:	61da      	str	r2, [r3, #28]
      break;
 8005ee6:	e002      	b.n	8005eee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	75fb      	strb	r3, [r7, #23]
      break;
 8005eec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ef6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	3718      	adds	r7, #24
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}

08005f00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b084      	sub	sp, #16
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d101      	bne.n	8005f1c <HAL_TIM_ConfigClockSource+0x1c>
 8005f18:	2302      	movs	r3, #2
 8005f1a:	e0b4      	b.n	8006086 <HAL_TIM_ConfigClockSource+0x186>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2202      	movs	r2, #2
 8005f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005f3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	68ba      	ldr	r2, [r7, #8]
 8005f4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f54:	d03e      	beq.n	8005fd4 <HAL_TIM_ConfigClockSource+0xd4>
 8005f56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f5a:	f200 8087 	bhi.w	800606c <HAL_TIM_ConfigClockSource+0x16c>
 8005f5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f62:	f000 8086 	beq.w	8006072 <HAL_TIM_ConfigClockSource+0x172>
 8005f66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f6a:	d87f      	bhi.n	800606c <HAL_TIM_ConfigClockSource+0x16c>
 8005f6c:	2b70      	cmp	r3, #112	; 0x70
 8005f6e:	d01a      	beq.n	8005fa6 <HAL_TIM_ConfigClockSource+0xa6>
 8005f70:	2b70      	cmp	r3, #112	; 0x70
 8005f72:	d87b      	bhi.n	800606c <HAL_TIM_ConfigClockSource+0x16c>
 8005f74:	2b60      	cmp	r3, #96	; 0x60
 8005f76:	d050      	beq.n	800601a <HAL_TIM_ConfigClockSource+0x11a>
 8005f78:	2b60      	cmp	r3, #96	; 0x60
 8005f7a:	d877      	bhi.n	800606c <HAL_TIM_ConfigClockSource+0x16c>
 8005f7c:	2b50      	cmp	r3, #80	; 0x50
 8005f7e:	d03c      	beq.n	8005ffa <HAL_TIM_ConfigClockSource+0xfa>
 8005f80:	2b50      	cmp	r3, #80	; 0x50
 8005f82:	d873      	bhi.n	800606c <HAL_TIM_ConfigClockSource+0x16c>
 8005f84:	2b40      	cmp	r3, #64	; 0x40
 8005f86:	d058      	beq.n	800603a <HAL_TIM_ConfigClockSource+0x13a>
 8005f88:	2b40      	cmp	r3, #64	; 0x40
 8005f8a:	d86f      	bhi.n	800606c <HAL_TIM_ConfigClockSource+0x16c>
 8005f8c:	2b30      	cmp	r3, #48	; 0x30
 8005f8e:	d064      	beq.n	800605a <HAL_TIM_ConfigClockSource+0x15a>
 8005f90:	2b30      	cmp	r3, #48	; 0x30
 8005f92:	d86b      	bhi.n	800606c <HAL_TIM_ConfigClockSource+0x16c>
 8005f94:	2b20      	cmp	r3, #32
 8005f96:	d060      	beq.n	800605a <HAL_TIM_ConfigClockSource+0x15a>
 8005f98:	2b20      	cmp	r3, #32
 8005f9a:	d867      	bhi.n	800606c <HAL_TIM_ConfigClockSource+0x16c>
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d05c      	beq.n	800605a <HAL_TIM_ConfigClockSource+0x15a>
 8005fa0:	2b10      	cmp	r3, #16
 8005fa2:	d05a      	beq.n	800605a <HAL_TIM_ConfigClockSource+0x15a>
 8005fa4:	e062      	b.n	800606c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6818      	ldr	r0, [r3, #0]
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	6899      	ldr	r1, [r3, #8]
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	685a      	ldr	r2, [r3, #4]
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	f000 faf1 	bl	800659c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005fc8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	68ba      	ldr	r2, [r7, #8]
 8005fd0:	609a      	str	r2, [r3, #8]
      break;
 8005fd2:	e04f      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6818      	ldr	r0, [r3, #0]
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	6899      	ldr	r1, [r3, #8]
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	685a      	ldr	r2, [r3, #4]
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	f000 fada 	bl	800659c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	689a      	ldr	r2, [r3, #8]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ff6:	609a      	str	r2, [r3, #8]
      break;
 8005ff8:	e03c      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6818      	ldr	r0, [r3, #0]
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	6859      	ldr	r1, [r3, #4]
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	461a      	mov	r2, r3
 8006008:	f000 fa4e 	bl	80064a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2150      	movs	r1, #80	; 0x50
 8006012:	4618      	mov	r0, r3
 8006014:	f000 faa7 	bl	8006566 <TIM_ITRx_SetConfig>
      break;
 8006018:	e02c      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6818      	ldr	r0, [r3, #0]
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	6859      	ldr	r1, [r3, #4]
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	461a      	mov	r2, r3
 8006028:	f000 fa6d 	bl	8006506 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2160      	movs	r1, #96	; 0x60
 8006032:	4618      	mov	r0, r3
 8006034:	f000 fa97 	bl	8006566 <TIM_ITRx_SetConfig>
      break;
 8006038:	e01c      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6818      	ldr	r0, [r3, #0]
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	6859      	ldr	r1, [r3, #4]
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	461a      	mov	r2, r3
 8006048:	f000 fa2e 	bl	80064a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2140      	movs	r1, #64	; 0x40
 8006052:	4618      	mov	r0, r3
 8006054:	f000 fa87 	bl	8006566 <TIM_ITRx_SetConfig>
      break;
 8006058:	e00c      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4619      	mov	r1, r3
 8006064:	4610      	mov	r0, r2
 8006066:	f000 fa7e 	bl	8006566 <TIM_ITRx_SetConfig>
      break;
 800606a:	e003      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	73fb      	strb	r3, [r7, #15]
      break;
 8006070:	e000      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006072:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006084:	7bfb      	ldrb	r3, [r7, #15]
}
 8006086:	4618      	mov	r0, r3
 8006088:	3710      	adds	r7, #16
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}
	...

08006090 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006090:	b480      	push	{r7}
 8006092:	b085      	sub	sp, #20
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
 8006098:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a34      	ldr	r2, [pc, #208]	; (8006174 <TIM_Base_SetConfig+0xe4>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d00f      	beq.n	80060c8 <TIM_Base_SetConfig+0x38>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060ae:	d00b      	beq.n	80060c8 <TIM_Base_SetConfig+0x38>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	4a31      	ldr	r2, [pc, #196]	; (8006178 <TIM_Base_SetConfig+0xe8>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d007      	beq.n	80060c8 <TIM_Base_SetConfig+0x38>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	4a30      	ldr	r2, [pc, #192]	; (800617c <TIM_Base_SetConfig+0xec>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d003      	beq.n	80060c8 <TIM_Base_SetConfig+0x38>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	4a2f      	ldr	r2, [pc, #188]	; (8006180 <TIM_Base_SetConfig+0xf0>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d108      	bne.n	80060da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	68fa      	ldr	r2, [r7, #12]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4a25      	ldr	r2, [pc, #148]	; (8006174 <TIM_Base_SetConfig+0xe4>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d01b      	beq.n	800611a <TIM_Base_SetConfig+0x8a>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060e8:	d017      	beq.n	800611a <TIM_Base_SetConfig+0x8a>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4a22      	ldr	r2, [pc, #136]	; (8006178 <TIM_Base_SetConfig+0xe8>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d013      	beq.n	800611a <TIM_Base_SetConfig+0x8a>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a21      	ldr	r2, [pc, #132]	; (800617c <TIM_Base_SetConfig+0xec>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d00f      	beq.n	800611a <TIM_Base_SetConfig+0x8a>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a20      	ldr	r2, [pc, #128]	; (8006180 <TIM_Base_SetConfig+0xf0>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d00b      	beq.n	800611a <TIM_Base_SetConfig+0x8a>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a1f      	ldr	r2, [pc, #124]	; (8006184 <TIM_Base_SetConfig+0xf4>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d007      	beq.n	800611a <TIM_Base_SetConfig+0x8a>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a1e      	ldr	r2, [pc, #120]	; (8006188 <TIM_Base_SetConfig+0xf8>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d003      	beq.n	800611a <TIM_Base_SetConfig+0x8a>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a1d      	ldr	r2, [pc, #116]	; (800618c <TIM_Base_SetConfig+0xfc>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d108      	bne.n	800612c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006120:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	68fa      	ldr	r2, [r7, #12]
 8006128:	4313      	orrs	r3, r2
 800612a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	695b      	ldr	r3, [r3, #20]
 8006136:	4313      	orrs	r3, r2
 8006138:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	689a      	ldr	r2, [r3, #8]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a08      	ldr	r2, [pc, #32]	; (8006174 <TIM_Base_SetConfig+0xe4>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d103      	bne.n	8006160 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	691a      	ldr	r2, [r3, #16]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	615a      	str	r2, [r3, #20]
}
 8006166:	bf00      	nop
 8006168:	3714      	adds	r7, #20
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	40010000 	.word	0x40010000
 8006178:	40000400 	.word	0x40000400
 800617c:	40000800 	.word	0x40000800
 8006180:	40000c00 	.word	0x40000c00
 8006184:	40014000 	.word	0x40014000
 8006188:	40014400 	.word	0x40014400
 800618c:	40014800 	.word	0x40014800

08006190 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006190:	b480      	push	{r7}
 8006192:	b087      	sub	sp, #28
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6a1b      	ldr	r3, [r3, #32]
 800619e:	f023 0201 	bic.w	r2, r3, #1
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6a1b      	ldr	r3, [r3, #32]
 80061aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	699b      	ldr	r3, [r3, #24]
 80061b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f023 0303 	bic.w	r3, r3, #3
 80061c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	68fa      	ldr	r2, [r7, #12]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	f023 0302 	bic.w	r3, r3, #2
 80061d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	697a      	ldr	r2, [r7, #20]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4a1c      	ldr	r2, [pc, #112]	; (8006258 <TIM_OC1_SetConfig+0xc8>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d10c      	bne.n	8006206 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	f023 0308 	bic.w	r3, r3, #8
 80061f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	697a      	ldr	r2, [r7, #20]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	f023 0304 	bic.w	r3, r3, #4
 8006204:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a13      	ldr	r2, [pc, #76]	; (8006258 <TIM_OC1_SetConfig+0xc8>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d111      	bne.n	8006232 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006214:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800621c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	695b      	ldr	r3, [r3, #20]
 8006222:	693a      	ldr	r2, [r7, #16]
 8006224:	4313      	orrs	r3, r2
 8006226:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	699b      	ldr	r3, [r3, #24]
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	4313      	orrs	r3, r2
 8006230:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	693a      	ldr	r2, [r7, #16]
 8006236:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	68fa      	ldr	r2, [r7, #12]
 800623c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	685a      	ldr	r2, [r3, #4]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	697a      	ldr	r2, [r7, #20]
 800624a:	621a      	str	r2, [r3, #32]
}
 800624c:	bf00      	nop
 800624e:	371c      	adds	r7, #28
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr
 8006258:	40010000 	.word	0x40010000

0800625c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800625c:	b480      	push	{r7}
 800625e:	b087      	sub	sp, #28
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6a1b      	ldr	r3, [r3, #32]
 800626a:	f023 0210 	bic.w	r2, r3, #16
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a1b      	ldr	r3, [r3, #32]
 8006276:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	699b      	ldr	r3, [r3, #24]
 8006282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800628a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006292:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	021b      	lsls	r3, r3, #8
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	4313      	orrs	r3, r2
 800629e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	f023 0320 	bic.w	r3, r3, #32
 80062a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	011b      	lsls	r3, r3, #4
 80062ae:	697a      	ldr	r2, [r7, #20]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	4a1e      	ldr	r2, [pc, #120]	; (8006330 <TIM_OC2_SetConfig+0xd4>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d10d      	bne.n	80062d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	011b      	lsls	r3, r3, #4
 80062ca:	697a      	ldr	r2, [r7, #20]
 80062cc:	4313      	orrs	r3, r2
 80062ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	4a15      	ldr	r2, [pc, #84]	; (8006330 <TIM_OC2_SetConfig+0xd4>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d113      	bne.n	8006308 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80062e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80062ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	695b      	ldr	r3, [r3, #20]
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	693a      	ldr	r2, [r7, #16]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	693a      	ldr	r2, [r7, #16]
 8006304:	4313      	orrs	r3, r2
 8006306:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	693a      	ldr	r2, [r7, #16]
 800630c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	68fa      	ldr	r2, [r7, #12]
 8006312:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	685a      	ldr	r2, [r3, #4]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	697a      	ldr	r2, [r7, #20]
 8006320:	621a      	str	r2, [r3, #32]
}
 8006322:	bf00      	nop
 8006324:	371c      	adds	r7, #28
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
 800632e:	bf00      	nop
 8006330:	40010000 	.word	0x40010000

08006334 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006334:	b480      	push	{r7}
 8006336:	b087      	sub	sp, #28
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6a1b      	ldr	r3, [r3, #32]
 8006342:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6a1b      	ldr	r3, [r3, #32]
 800634e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	69db      	ldr	r3, [r3, #28]
 800635a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006362:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f023 0303 	bic.w	r3, r3, #3
 800636a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	4313      	orrs	r3, r2
 8006374:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800637c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	021b      	lsls	r3, r3, #8
 8006384:	697a      	ldr	r2, [r7, #20]
 8006386:	4313      	orrs	r3, r2
 8006388:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	4a1d      	ldr	r2, [pc, #116]	; (8006404 <TIM_OC3_SetConfig+0xd0>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d10d      	bne.n	80063ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006398:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	021b      	lsls	r3, r3, #8
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	4313      	orrs	r3, r2
 80063a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	4a14      	ldr	r2, [pc, #80]	; (8006404 <TIM_OC3_SetConfig+0xd0>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d113      	bne.n	80063de <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80063bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80063c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	695b      	ldr	r3, [r3, #20]
 80063ca:	011b      	lsls	r3, r3, #4
 80063cc:	693a      	ldr	r2, [r7, #16]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	699b      	ldr	r3, [r3, #24]
 80063d6:	011b      	lsls	r3, r3, #4
 80063d8:	693a      	ldr	r2, [r7, #16]
 80063da:	4313      	orrs	r3, r2
 80063dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	693a      	ldr	r2, [r7, #16]
 80063e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	68fa      	ldr	r2, [r7, #12]
 80063e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	685a      	ldr	r2, [r3, #4]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	697a      	ldr	r2, [r7, #20]
 80063f6:	621a      	str	r2, [r3, #32]
}
 80063f8:	bf00      	nop
 80063fa:	371c      	adds	r7, #28
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr
 8006404:	40010000 	.word	0x40010000

08006408 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006408:	b480      	push	{r7}
 800640a:	b087      	sub	sp, #28
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6a1b      	ldr	r3, [r3, #32]
 8006416:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6a1b      	ldr	r3, [r3, #32]
 8006422:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	69db      	ldr	r3, [r3, #28]
 800642e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006436:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800643e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	021b      	lsls	r3, r3, #8
 8006446:	68fa      	ldr	r2, [r7, #12]
 8006448:	4313      	orrs	r3, r2
 800644a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006452:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	031b      	lsls	r3, r3, #12
 800645a:	693a      	ldr	r2, [r7, #16]
 800645c:	4313      	orrs	r3, r2
 800645e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4a10      	ldr	r2, [pc, #64]	; (80064a4 <TIM_OC4_SetConfig+0x9c>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d109      	bne.n	800647c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800646e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	695b      	ldr	r3, [r3, #20]
 8006474:	019b      	lsls	r3, r3, #6
 8006476:	697a      	ldr	r2, [r7, #20]
 8006478:	4313      	orrs	r3, r2
 800647a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	697a      	ldr	r2, [r7, #20]
 8006480:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	693a      	ldr	r2, [r7, #16]
 8006494:	621a      	str	r2, [r3, #32]
}
 8006496:	bf00      	nop
 8006498:	371c      	adds	r7, #28
 800649a:	46bd      	mov	sp, r7
 800649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a0:	4770      	bx	lr
 80064a2:	bf00      	nop
 80064a4:	40010000 	.word	0x40010000

080064a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b087      	sub	sp, #28
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6a1b      	ldr	r3, [r3, #32]
 80064b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6a1b      	ldr	r3, [r3, #32]
 80064be:	f023 0201 	bic.w	r2, r3, #1
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	699b      	ldr	r3, [r3, #24]
 80064ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	011b      	lsls	r3, r3, #4
 80064d8:	693a      	ldr	r2, [r7, #16]
 80064da:	4313      	orrs	r3, r2
 80064dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	f023 030a 	bic.w	r3, r3, #10
 80064e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064e6:	697a      	ldr	r2, [r7, #20]
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	693a      	ldr	r2, [r7, #16]
 80064f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	697a      	ldr	r2, [r7, #20]
 80064f8:	621a      	str	r2, [r3, #32]
}
 80064fa:	bf00      	nop
 80064fc:	371c      	adds	r7, #28
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr

08006506 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006506:	b480      	push	{r7}
 8006508:	b087      	sub	sp, #28
 800650a:	af00      	add	r7, sp, #0
 800650c:	60f8      	str	r0, [r7, #12]
 800650e:	60b9      	str	r1, [r7, #8]
 8006510:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	6a1b      	ldr	r3, [r3, #32]
 8006516:	f023 0210 	bic.w	r2, r3, #16
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	699b      	ldr	r3, [r3, #24]
 8006522:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	6a1b      	ldr	r3, [r3, #32]
 8006528:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006530:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	031b      	lsls	r3, r3, #12
 8006536:	697a      	ldr	r2, [r7, #20]
 8006538:	4313      	orrs	r3, r2
 800653a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006542:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	011b      	lsls	r3, r3, #4
 8006548:	693a      	ldr	r2, [r7, #16]
 800654a:	4313      	orrs	r3, r2
 800654c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	697a      	ldr	r2, [r7, #20]
 8006552:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	693a      	ldr	r2, [r7, #16]
 8006558:	621a      	str	r2, [r3, #32]
}
 800655a:	bf00      	nop
 800655c:	371c      	adds	r7, #28
 800655e:	46bd      	mov	sp, r7
 8006560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006564:	4770      	bx	lr

08006566 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006566:	b480      	push	{r7}
 8006568:	b085      	sub	sp, #20
 800656a:	af00      	add	r7, sp, #0
 800656c:	6078      	str	r0, [r7, #4]
 800656e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800657c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800657e:	683a      	ldr	r2, [r7, #0]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	4313      	orrs	r3, r2
 8006584:	f043 0307 	orr.w	r3, r3, #7
 8006588:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	68fa      	ldr	r2, [r7, #12]
 800658e:	609a      	str	r2, [r3, #8]
}
 8006590:	bf00      	nop
 8006592:	3714      	adds	r7, #20
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr

0800659c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800659c:	b480      	push	{r7}
 800659e:	b087      	sub	sp, #28
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	60f8      	str	r0, [r7, #12]
 80065a4:	60b9      	str	r1, [r7, #8]
 80065a6:	607a      	str	r2, [r7, #4]
 80065a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80065b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	021a      	lsls	r2, r3, #8
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	431a      	orrs	r2, r3
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	697a      	ldr	r2, [r7, #20]
 80065c6:	4313      	orrs	r3, r2
 80065c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	697a      	ldr	r2, [r7, #20]
 80065ce:	609a      	str	r2, [r3, #8]
}
 80065d0:	bf00      	nop
 80065d2:	371c      	adds	r7, #28
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr

080065dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065dc:	b480      	push	{r7}
 80065de:	b087      	sub	sp, #28
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	f003 031f 	and.w	r3, r3, #31
 80065ee:	2201      	movs	r2, #1
 80065f0:	fa02 f303 	lsl.w	r3, r2, r3
 80065f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6a1a      	ldr	r2, [r3, #32]
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	43db      	mvns	r3, r3
 80065fe:	401a      	ands	r2, r3
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	6a1a      	ldr	r2, [r3, #32]
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	f003 031f 	and.w	r3, r3, #31
 800660e:	6879      	ldr	r1, [r7, #4]
 8006610:	fa01 f303 	lsl.w	r3, r1, r3
 8006614:	431a      	orrs	r2, r3
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	621a      	str	r2, [r3, #32]
}
 800661a:	bf00      	nop
 800661c:	371c      	adds	r7, #28
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr
	...

08006628 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006628:	b480      	push	{r7}
 800662a:	b085      	sub	sp, #20
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006638:	2b01      	cmp	r3, #1
 800663a:	d101      	bne.n	8006640 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800663c:	2302      	movs	r3, #2
 800663e:	e050      	b.n	80066e2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2201      	movs	r2, #1
 8006644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2202      	movs	r2, #2
 800664c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006666:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	4313      	orrs	r3, r2
 8006670:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a1c      	ldr	r2, [pc, #112]	; (80066f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d018      	beq.n	80066b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800668c:	d013      	beq.n	80066b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a18      	ldr	r2, [pc, #96]	; (80066f4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d00e      	beq.n	80066b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a16      	ldr	r2, [pc, #88]	; (80066f8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d009      	beq.n	80066b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a15      	ldr	r2, [pc, #84]	; (80066fc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d004      	beq.n	80066b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a13      	ldr	r2, [pc, #76]	; (8006700 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d10c      	bne.n	80066d0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	68ba      	ldr	r2, [r7, #8]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68ba      	ldr	r2, [r7, #8]
 80066ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3714      	adds	r7, #20
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr
 80066ee:	bf00      	nop
 80066f0:	40010000 	.word	0x40010000
 80066f4:	40000400 	.word	0x40000400
 80066f8:	40000800 	.word	0x40000800
 80066fc:	40000c00 	.word	0x40000c00
 8006700:	40014000 	.word	0x40014000

08006704 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b082      	sub	sp, #8
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d101      	bne.n	8006716 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006712:	2301      	movs	r3, #1
 8006714:	e03f      	b.n	8006796 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800671c:	b2db      	uxtb	r3, r3
 800671e:	2b00      	cmp	r3, #0
 8006720:	d106      	bne.n	8006730 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f7fb ffba 	bl	80026a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2224      	movs	r2, #36	; 0x24
 8006734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68da      	ldr	r2, [r3, #12]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006746:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f000 f829 	bl	80067a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	691a      	ldr	r2, [r3, #16]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800675c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	695a      	ldr	r2, [r3, #20]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800676c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68da      	ldr	r2, [r3, #12]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800677c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2220      	movs	r2, #32
 8006788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2220      	movs	r2, #32
 8006790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	3708      	adds	r7, #8
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
	...

080067a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067a4:	b0c0      	sub	sp, #256	; 0x100
 80067a6:	af00      	add	r7, sp, #0
 80067a8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	691b      	ldr	r3, [r3, #16]
 80067b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80067b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067bc:	68d9      	ldr	r1, [r3, #12]
 80067be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	ea40 0301 	orr.w	r3, r0, r1
 80067c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80067ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067ce:	689a      	ldr	r2, [r3, #8]
 80067d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067d4:	691b      	ldr	r3, [r3, #16]
 80067d6:	431a      	orrs	r2, r3
 80067d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067dc:	695b      	ldr	r3, [r3, #20]
 80067de:	431a      	orrs	r2, r3
 80067e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067e4:	69db      	ldr	r3, [r3, #28]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80067ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80067f8:	f021 010c 	bic.w	r1, r1, #12
 80067fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006800:	681a      	ldr	r2, [r3, #0]
 8006802:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006806:	430b      	orrs	r3, r1
 8006808:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800680a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	695b      	ldr	r3, [r3, #20]
 8006812:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800681a:	6999      	ldr	r1, [r3, #24]
 800681c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	ea40 0301 	orr.w	r3, r0, r1
 8006826:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	4b8f      	ldr	r3, [pc, #572]	; (8006a6c <UART_SetConfig+0x2cc>)
 8006830:	429a      	cmp	r2, r3
 8006832:	d005      	beq.n	8006840 <UART_SetConfig+0xa0>
 8006834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	4b8d      	ldr	r3, [pc, #564]	; (8006a70 <UART_SetConfig+0x2d0>)
 800683c:	429a      	cmp	r2, r3
 800683e:	d104      	bne.n	800684a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006840:	f7ff f930 	bl	8005aa4 <HAL_RCC_GetPCLK2Freq>
 8006844:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006848:	e003      	b.n	8006852 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800684a:	f7ff f917 	bl	8005a7c <HAL_RCC_GetPCLK1Freq>
 800684e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006856:	69db      	ldr	r3, [r3, #28]
 8006858:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800685c:	f040 810c 	bne.w	8006a78 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006860:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006864:	2200      	movs	r2, #0
 8006866:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800686a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800686e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006872:	4622      	mov	r2, r4
 8006874:	462b      	mov	r3, r5
 8006876:	1891      	adds	r1, r2, r2
 8006878:	65b9      	str	r1, [r7, #88]	; 0x58
 800687a:	415b      	adcs	r3, r3
 800687c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800687e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006882:	4621      	mov	r1, r4
 8006884:	eb12 0801 	adds.w	r8, r2, r1
 8006888:	4629      	mov	r1, r5
 800688a:	eb43 0901 	adc.w	r9, r3, r1
 800688e:	f04f 0200 	mov.w	r2, #0
 8006892:	f04f 0300 	mov.w	r3, #0
 8006896:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800689a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800689e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80068a2:	4690      	mov	r8, r2
 80068a4:	4699      	mov	r9, r3
 80068a6:	4623      	mov	r3, r4
 80068a8:	eb18 0303 	adds.w	r3, r8, r3
 80068ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80068b0:	462b      	mov	r3, r5
 80068b2:	eb49 0303 	adc.w	r3, r9, r3
 80068b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80068ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80068c6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80068ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80068ce:	460b      	mov	r3, r1
 80068d0:	18db      	adds	r3, r3, r3
 80068d2:	653b      	str	r3, [r7, #80]	; 0x50
 80068d4:	4613      	mov	r3, r2
 80068d6:	eb42 0303 	adc.w	r3, r2, r3
 80068da:	657b      	str	r3, [r7, #84]	; 0x54
 80068dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80068e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80068e4:	f7fa f9d8 	bl	8000c98 <__aeabi_uldivmod>
 80068e8:	4602      	mov	r2, r0
 80068ea:	460b      	mov	r3, r1
 80068ec:	4b61      	ldr	r3, [pc, #388]	; (8006a74 <UART_SetConfig+0x2d4>)
 80068ee:	fba3 2302 	umull	r2, r3, r3, r2
 80068f2:	095b      	lsrs	r3, r3, #5
 80068f4:	011c      	lsls	r4, r3, #4
 80068f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80068fa:	2200      	movs	r2, #0
 80068fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006900:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006904:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006908:	4642      	mov	r2, r8
 800690a:	464b      	mov	r3, r9
 800690c:	1891      	adds	r1, r2, r2
 800690e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006910:	415b      	adcs	r3, r3
 8006912:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006914:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006918:	4641      	mov	r1, r8
 800691a:	eb12 0a01 	adds.w	sl, r2, r1
 800691e:	4649      	mov	r1, r9
 8006920:	eb43 0b01 	adc.w	fp, r3, r1
 8006924:	f04f 0200 	mov.w	r2, #0
 8006928:	f04f 0300 	mov.w	r3, #0
 800692c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006930:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006934:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006938:	4692      	mov	sl, r2
 800693a:	469b      	mov	fp, r3
 800693c:	4643      	mov	r3, r8
 800693e:	eb1a 0303 	adds.w	r3, sl, r3
 8006942:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006946:	464b      	mov	r3, r9
 8006948:	eb4b 0303 	adc.w	r3, fp, r3
 800694c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006954:	685b      	ldr	r3, [r3, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800695c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006960:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006964:	460b      	mov	r3, r1
 8006966:	18db      	adds	r3, r3, r3
 8006968:	643b      	str	r3, [r7, #64]	; 0x40
 800696a:	4613      	mov	r3, r2
 800696c:	eb42 0303 	adc.w	r3, r2, r3
 8006970:	647b      	str	r3, [r7, #68]	; 0x44
 8006972:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006976:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800697a:	f7fa f98d 	bl	8000c98 <__aeabi_uldivmod>
 800697e:	4602      	mov	r2, r0
 8006980:	460b      	mov	r3, r1
 8006982:	4611      	mov	r1, r2
 8006984:	4b3b      	ldr	r3, [pc, #236]	; (8006a74 <UART_SetConfig+0x2d4>)
 8006986:	fba3 2301 	umull	r2, r3, r3, r1
 800698a:	095b      	lsrs	r3, r3, #5
 800698c:	2264      	movs	r2, #100	; 0x64
 800698e:	fb02 f303 	mul.w	r3, r2, r3
 8006992:	1acb      	subs	r3, r1, r3
 8006994:	00db      	lsls	r3, r3, #3
 8006996:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800699a:	4b36      	ldr	r3, [pc, #216]	; (8006a74 <UART_SetConfig+0x2d4>)
 800699c:	fba3 2302 	umull	r2, r3, r3, r2
 80069a0:	095b      	lsrs	r3, r3, #5
 80069a2:	005b      	lsls	r3, r3, #1
 80069a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80069a8:	441c      	add	r4, r3
 80069aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069ae:	2200      	movs	r2, #0
 80069b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80069b4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80069b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80069bc:	4642      	mov	r2, r8
 80069be:	464b      	mov	r3, r9
 80069c0:	1891      	adds	r1, r2, r2
 80069c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80069c4:	415b      	adcs	r3, r3
 80069c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80069cc:	4641      	mov	r1, r8
 80069ce:	1851      	adds	r1, r2, r1
 80069d0:	6339      	str	r1, [r7, #48]	; 0x30
 80069d2:	4649      	mov	r1, r9
 80069d4:	414b      	adcs	r3, r1
 80069d6:	637b      	str	r3, [r7, #52]	; 0x34
 80069d8:	f04f 0200 	mov.w	r2, #0
 80069dc:	f04f 0300 	mov.w	r3, #0
 80069e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80069e4:	4659      	mov	r1, fp
 80069e6:	00cb      	lsls	r3, r1, #3
 80069e8:	4651      	mov	r1, sl
 80069ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069ee:	4651      	mov	r1, sl
 80069f0:	00ca      	lsls	r2, r1, #3
 80069f2:	4610      	mov	r0, r2
 80069f4:	4619      	mov	r1, r3
 80069f6:	4603      	mov	r3, r0
 80069f8:	4642      	mov	r2, r8
 80069fa:	189b      	adds	r3, r3, r2
 80069fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006a00:	464b      	mov	r3, r9
 8006a02:	460a      	mov	r2, r1
 8006a04:	eb42 0303 	adc.w	r3, r2, r3
 8006a08:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006a18:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006a1c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006a20:	460b      	mov	r3, r1
 8006a22:	18db      	adds	r3, r3, r3
 8006a24:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a26:	4613      	mov	r3, r2
 8006a28:	eb42 0303 	adc.w	r3, r2, r3
 8006a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a2e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006a32:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006a36:	f7fa f92f 	bl	8000c98 <__aeabi_uldivmod>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	460b      	mov	r3, r1
 8006a3e:	4b0d      	ldr	r3, [pc, #52]	; (8006a74 <UART_SetConfig+0x2d4>)
 8006a40:	fba3 1302 	umull	r1, r3, r3, r2
 8006a44:	095b      	lsrs	r3, r3, #5
 8006a46:	2164      	movs	r1, #100	; 0x64
 8006a48:	fb01 f303 	mul.w	r3, r1, r3
 8006a4c:	1ad3      	subs	r3, r2, r3
 8006a4e:	00db      	lsls	r3, r3, #3
 8006a50:	3332      	adds	r3, #50	; 0x32
 8006a52:	4a08      	ldr	r2, [pc, #32]	; (8006a74 <UART_SetConfig+0x2d4>)
 8006a54:	fba2 2303 	umull	r2, r3, r2, r3
 8006a58:	095b      	lsrs	r3, r3, #5
 8006a5a:	f003 0207 	and.w	r2, r3, #7
 8006a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4422      	add	r2, r4
 8006a66:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006a68:	e105      	b.n	8006c76 <UART_SetConfig+0x4d6>
 8006a6a:	bf00      	nop
 8006a6c:	40011000 	.word	0x40011000
 8006a70:	40011400 	.word	0x40011400
 8006a74:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006a82:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006a86:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006a8a:	4642      	mov	r2, r8
 8006a8c:	464b      	mov	r3, r9
 8006a8e:	1891      	adds	r1, r2, r2
 8006a90:	6239      	str	r1, [r7, #32]
 8006a92:	415b      	adcs	r3, r3
 8006a94:	627b      	str	r3, [r7, #36]	; 0x24
 8006a96:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006a9a:	4641      	mov	r1, r8
 8006a9c:	1854      	adds	r4, r2, r1
 8006a9e:	4649      	mov	r1, r9
 8006aa0:	eb43 0501 	adc.w	r5, r3, r1
 8006aa4:	f04f 0200 	mov.w	r2, #0
 8006aa8:	f04f 0300 	mov.w	r3, #0
 8006aac:	00eb      	lsls	r3, r5, #3
 8006aae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ab2:	00e2      	lsls	r2, r4, #3
 8006ab4:	4614      	mov	r4, r2
 8006ab6:	461d      	mov	r5, r3
 8006ab8:	4643      	mov	r3, r8
 8006aba:	18e3      	adds	r3, r4, r3
 8006abc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006ac0:	464b      	mov	r3, r9
 8006ac2:	eb45 0303 	adc.w	r3, r5, r3
 8006ac6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006ad6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006ada:	f04f 0200 	mov.w	r2, #0
 8006ade:	f04f 0300 	mov.w	r3, #0
 8006ae2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006ae6:	4629      	mov	r1, r5
 8006ae8:	008b      	lsls	r3, r1, #2
 8006aea:	4621      	mov	r1, r4
 8006aec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006af0:	4621      	mov	r1, r4
 8006af2:	008a      	lsls	r2, r1, #2
 8006af4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006af8:	f7fa f8ce 	bl	8000c98 <__aeabi_uldivmod>
 8006afc:	4602      	mov	r2, r0
 8006afe:	460b      	mov	r3, r1
 8006b00:	4b60      	ldr	r3, [pc, #384]	; (8006c84 <UART_SetConfig+0x4e4>)
 8006b02:	fba3 2302 	umull	r2, r3, r3, r2
 8006b06:	095b      	lsrs	r3, r3, #5
 8006b08:	011c      	lsls	r4, r3, #4
 8006b0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006b14:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006b18:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006b1c:	4642      	mov	r2, r8
 8006b1e:	464b      	mov	r3, r9
 8006b20:	1891      	adds	r1, r2, r2
 8006b22:	61b9      	str	r1, [r7, #24]
 8006b24:	415b      	adcs	r3, r3
 8006b26:	61fb      	str	r3, [r7, #28]
 8006b28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b2c:	4641      	mov	r1, r8
 8006b2e:	1851      	adds	r1, r2, r1
 8006b30:	6139      	str	r1, [r7, #16]
 8006b32:	4649      	mov	r1, r9
 8006b34:	414b      	adcs	r3, r1
 8006b36:	617b      	str	r3, [r7, #20]
 8006b38:	f04f 0200 	mov.w	r2, #0
 8006b3c:	f04f 0300 	mov.w	r3, #0
 8006b40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b44:	4659      	mov	r1, fp
 8006b46:	00cb      	lsls	r3, r1, #3
 8006b48:	4651      	mov	r1, sl
 8006b4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b4e:	4651      	mov	r1, sl
 8006b50:	00ca      	lsls	r2, r1, #3
 8006b52:	4610      	mov	r0, r2
 8006b54:	4619      	mov	r1, r3
 8006b56:	4603      	mov	r3, r0
 8006b58:	4642      	mov	r2, r8
 8006b5a:	189b      	adds	r3, r3, r2
 8006b5c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006b60:	464b      	mov	r3, r9
 8006b62:	460a      	mov	r2, r1
 8006b64:	eb42 0303 	adc.w	r3, r2, r3
 8006b68:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	67bb      	str	r3, [r7, #120]	; 0x78
 8006b76:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006b78:	f04f 0200 	mov.w	r2, #0
 8006b7c:	f04f 0300 	mov.w	r3, #0
 8006b80:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006b84:	4649      	mov	r1, r9
 8006b86:	008b      	lsls	r3, r1, #2
 8006b88:	4641      	mov	r1, r8
 8006b8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b8e:	4641      	mov	r1, r8
 8006b90:	008a      	lsls	r2, r1, #2
 8006b92:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006b96:	f7fa f87f 	bl	8000c98 <__aeabi_uldivmod>
 8006b9a:	4602      	mov	r2, r0
 8006b9c:	460b      	mov	r3, r1
 8006b9e:	4b39      	ldr	r3, [pc, #228]	; (8006c84 <UART_SetConfig+0x4e4>)
 8006ba0:	fba3 1302 	umull	r1, r3, r3, r2
 8006ba4:	095b      	lsrs	r3, r3, #5
 8006ba6:	2164      	movs	r1, #100	; 0x64
 8006ba8:	fb01 f303 	mul.w	r3, r1, r3
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	011b      	lsls	r3, r3, #4
 8006bb0:	3332      	adds	r3, #50	; 0x32
 8006bb2:	4a34      	ldr	r2, [pc, #208]	; (8006c84 <UART_SetConfig+0x4e4>)
 8006bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8006bb8:	095b      	lsrs	r3, r3, #5
 8006bba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006bbe:	441c      	add	r4, r3
 8006bc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	673b      	str	r3, [r7, #112]	; 0x70
 8006bc8:	677a      	str	r2, [r7, #116]	; 0x74
 8006bca:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006bce:	4642      	mov	r2, r8
 8006bd0:	464b      	mov	r3, r9
 8006bd2:	1891      	adds	r1, r2, r2
 8006bd4:	60b9      	str	r1, [r7, #8]
 8006bd6:	415b      	adcs	r3, r3
 8006bd8:	60fb      	str	r3, [r7, #12]
 8006bda:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006bde:	4641      	mov	r1, r8
 8006be0:	1851      	adds	r1, r2, r1
 8006be2:	6039      	str	r1, [r7, #0]
 8006be4:	4649      	mov	r1, r9
 8006be6:	414b      	adcs	r3, r1
 8006be8:	607b      	str	r3, [r7, #4]
 8006bea:	f04f 0200 	mov.w	r2, #0
 8006bee:	f04f 0300 	mov.w	r3, #0
 8006bf2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006bf6:	4659      	mov	r1, fp
 8006bf8:	00cb      	lsls	r3, r1, #3
 8006bfa:	4651      	mov	r1, sl
 8006bfc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c00:	4651      	mov	r1, sl
 8006c02:	00ca      	lsls	r2, r1, #3
 8006c04:	4610      	mov	r0, r2
 8006c06:	4619      	mov	r1, r3
 8006c08:	4603      	mov	r3, r0
 8006c0a:	4642      	mov	r2, r8
 8006c0c:	189b      	adds	r3, r3, r2
 8006c0e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006c10:	464b      	mov	r3, r9
 8006c12:	460a      	mov	r2, r1
 8006c14:	eb42 0303 	adc.w	r3, r2, r3
 8006c18:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	663b      	str	r3, [r7, #96]	; 0x60
 8006c24:	667a      	str	r2, [r7, #100]	; 0x64
 8006c26:	f04f 0200 	mov.w	r2, #0
 8006c2a:	f04f 0300 	mov.w	r3, #0
 8006c2e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006c32:	4649      	mov	r1, r9
 8006c34:	008b      	lsls	r3, r1, #2
 8006c36:	4641      	mov	r1, r8
 8006c38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c3c:	4641      	mov	r1, r8
 8006c3e:	008a      	lsls	r2, r1, #2
 8006c40:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006c44:	f7fa f828 	bl	8000c98 <__aeabi_uldivmod>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	460b      	mov	r3, r1
 8006c4c:	4b0d      	ldr	r3, [pc, #52]	; (8006c84 <UART_SetConfig+0x4e4>)
 8006c4e:	fba3 1302 	umull	r1, r3, r3, r2
 8006c52:	095b      	lsrs	r3, r3, #5
 8006c54:	2164      	movs	r1, #100	; 0x64
 8006c56:	fb01 f303 	mul.w	r3, r1, r3
 8006c5a:	1ad3      	subs	r3, r2, r3
 8006c5c:	011b      	lsls	r3, r3, #4
 8006c5e:	3332      	adds	r3, #50	; 0x32
 8006c60:	4a08      	ldr	r2, [pc, #32]	; (8006c84 <UART_SetConfig+0x4e4>)
 8006c62:	fba2 2303 	umull	r2, r3, r2, r3
 8006c66:	095b      	lsrs	r3, r3, #5
 8006c68:	f003 020f 	and.w	r2, r3, #15
 8006c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4422      	add	r2, r4
 8006c74:	609a      	str	r2, [r3, #8]
}
 8006c76:	bf00      	nop
 8006c78:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c82:	bf00      	nop
 8006c84:	51eb851f 	.word	0x51eb851f

08006c88 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b084      	sub	sp, #16
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006c92:	2300      	movs	r3, #0
 8006c94:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8006c96:	6839      	ldr	r1, [r7, #0]
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f001 fcb2 	bl	8008602 <VL53L0X_get_offset_calibration_data_micro_meter>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8006ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3710      	adds	r7, #16
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
	...

08006cb0 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8006cb0:	b5b0      	push	{r4, r5, r7, lr}
 8006cb2:	b096      	sub	sp, #88	; 0x58
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8006cbe:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d107      	bne.n	8006cd6 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	2188      	movs	r1, #136	; 0x88
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f004 feaa 	bl	800ba24 <VL53L0X_WrByte>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006ce4:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8006cee:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a9e      	ldr	r2, [pc, #632]	; (8006f70 <VL53L0X_DataInit+0x2c0>)
 8006cf6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	4a9d      	ldr	r2, [pc, #628]	; (8006f74 <VL53L0X_DataInit+0x2c4>)
 8006cfe:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8006d08:	f107 0310 	add.w	r3, r7, #16
 8006d0c:	4619      	mov	r1, r3
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f000 fac2 	bl	8007298 <VL53L0X_GetDeviceParameters>
 8006d14:	4603      	mov	r3, r0
 8006d16:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8006d1a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d112      	bne.n	8006d48 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8006d22:	2300      	movs	r3, #0
 8006d24:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8006d26:	2300      	movs	r3, #0
 8006d28:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f103 0410 	add.w	r4, r3, #16
 8006d30:	f107 0510 	add.w	r5, r7, #16
 8006d34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006d36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006d38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006d3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006d3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006d3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006d40:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006d44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2264      	movs	r2, #100	; 0x64
 8006d4c:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f44f 7261 	mov.w	r2, #900	; 0x384
 8006d56:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8006d60:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8006d6a:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2201      	movs	r2, #1
 8006d72:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006d76:	2201      	movs	r2, #1
 8006d78:	2180      	movs	r1, #128	; 0x80
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f004 fe52 	bl	800ba24 <VL53L0X_WrByte>
 8006d80:	4603      	mov	r3, r0
 8006d82:	461a      	mov	r2, r3
 8006d84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006d8e:	2201      	movs	r2, #1
 8006d90:	21ff      	movs	r1, #255	; 0xff
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f004 fe46 	bl	800ba24 <VL53L0X_WrByte>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006da0:	4313      	orrs	r3, r2
 8006da2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006da6:	2200      	movs	r2, #0
 8006da8:	2100      	movs	r1, #0
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f004 fe3a 	bl	800ba24 <VL53L0X_WrByte>
 8006db0:	4603      	mov	r3, r0
 8006db2:	461a      	mov	r2, r3
 8006db4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006db8:	4313      	orrs	r3, r2
 8006dba:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8006dbe:	f107 030f 	add.w	r3, r7, #15
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	2191      	movs	r1, #145	; 0x91
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f004 feae 	bl	800bb28 <VL53L0X_RdByte>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	461a      	mov	r2, r3
 8006dd0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8006dda:	7bfa      	ldrb	r2, [r7, #15]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006de2:	2201      	movs	r2, #1
 8006de4:	2100      	movs	r1, #0
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f004 fe1c 	bl	800ba24 <VL53L0X_WrByte>
 8006dec:	4603      	mov	r3, r0
 8006dee:	461a      	mov	r2, r3
 8006df0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006df4:	4313      	orrs	r3, r2
 8006df6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	21ff      	movs	r1, #255	; 0xff
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f004 fe10 	bl	800ba24 <VL53L0X_WrByte>
 8006e04:	4603      	mov	r3, r0
 8006e06:	461a      	mov	r2, r3
 8006e08:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006e12:	2200      	movs	r2, #0
 8006e14:	2180      	movs	r1, #128	; 0x80
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f004 fe04 	bl	800ba24 <VL53L0X_WrByte>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	461a      	mov	r2, r3
 8006e20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e24:	4313      	orrs	r3, r2
 8006e26:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	653b      	str	r3, [r7, #80]	; 0x50
 8006e2e:	e014      	b.n	8006e5a <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 8006e30:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d114      	bne.n	8006e62 <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8006e38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	4619      	mov	r1, r3
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f000 fd35 	bl	80078b0 <VL53L0X_SetLimitCheckEnable>
 8006e46:	4603      	mov	r3, r0
 8006e48:	461a      	mov	r2, r3
 8006e4a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006e54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e56:	3301      	adds	r3, #1
 8006e58:	653b      	str	r3, [r7, #80]	; 0x50
 8006e5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e5c:	2b05      	cmp	r3, #5
 8006e5e:	dde7      	ble.n	8006e30 <VL53L0X_DataInit+0x180>
 8006e60:	e000      	b.n	8006e64 <VL53L0X_DataInit+0x1b4>
		else
			break;
 8006e62:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8006e64:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d107      	bne.n	8006e7c <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	2102      	movs	r1, #2
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 fd1d 	bl	80078b0 <VL53L0X_SetLimitCheckEnable>
 8006e76:	4603      	mov	r3, r0
 8006e78:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006e7c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d107      	bne.n	8006e94 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006e84:	2200      	movs	r2, #0
 8006e86:	2103      	movs	r1, #3
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f000 fd11 	bl	80078b0 <VL53L0X_SetLimitCheckEnable>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006e94:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d107      	bne.n	8006eac <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	2104      	movs	r1, #4
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f000 fd05 	bl	80078b0 <VL53L0X_SetLimitCheckEnable>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006eac:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d107      	bne.n	8006ec4 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	2105      	movs	r1, #5
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 fcf9 	bl	80078b0 <VL53L0X_SetLimitCheckEnable>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8006ec4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d108      	bne.n	8006ede <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006ecc:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8006ed0:	2100      	movs	r1, #0
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f000 fd9c 	bl	8007a10 <VL53L0X_SetLimitCheckValue>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006ede:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d108      	bne.n	8006ef8 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006ee6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006eea:	2101      	movs	r1, #1
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 fd8f 	bl	8007a10 <VL53L0X_SetLimitCheckValue>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006ef8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d108      	bne.n	8006f12 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006f00:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8006f04:	2102      	movs	r1, #2
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 fd82 	bl	8007a10 <VL53L0X_SetLimitCheckValue>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006f12:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d107      	bne.n	8006f2a <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	2103      	movs	r1, #3
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 fd76 	bl	8007a10 <VL53L0X_SetLimitCheckValue>
 8006f24:	4603      	mov	r3, r0
 8006f26:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006f2a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d10f      	bne.n	8006f52 <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	22ff      	movs	r2, #255	; 0xff
 8006f36:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006f3a:	22ff      	movs	r2, #255	; 0xff
 8006f3c:	2101      	movs	r1, #1
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f004 fd70 	bl	800ba24 <VL53L0X_WrByte>
 8006f44:	4603      	mov	r3, r0
 8006f46:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8006f52:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d103      	bne.n	8006f62 <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8006f62:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8006f66:	4618      	mov	r0, r3
 8006f68:	3758      	adds	r7, #88	; 0x58
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bdb0      	pop	{r4, r5, r7, pc}
 8006f6e:	bf00      	nop
 8006f70:	00016b85 	.word	0x00016b85
 8006f74:	000970a4 	.word	0x000970a4

08006f78 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8006f78:	b5b0      	push	{r4, r5, r7, lr}
 8006f7a:	b09e      	sub	sp, #120	; 0x78
 8006f7c:	af02      	add	r7, sp, #8
 8006f7e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006f80:	2300      	movs	r3, #0
 8006f82:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8006f86:	f107 031c 	add.w	r3, r7, #28
 8006f8a:	2240      	movs	r2, #64	; 0x40
 8006f8c:	2100      	movs	r1, #0
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f004 feb0 	bl	800bcf4 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8006f94:	2300      	movs	r3, #0
 8006f96:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8006faa:	2300      	movs	r3, #0
 8006fac:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8006fb4:	2101      	movs	r1, #1
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f002 fa79 	bl	80094ae <VL53L0X_get_info_from_device>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8006fc8:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8006fd0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8006fd4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d80d      	bhi.n	8006ff8 <VL53L0X_StaticInit+0x80>
 8006fdc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d102      	bne.n	8006fea <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8006fe4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006fe6:	2b20      	cmp	r3, #32
 8006fe8:	d806      	bhi.n	8006ff8 <VL53L0X_StaticInit+0x80>
 8006fea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d10e      	bne.n	8007010 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8006ff2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006ff4:	2b0c      	cmp	r3, #12
 8006ff6:	d90b      	bls.n	8007010 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8006ff8:	f107 0218 	add.w	r2, r7, #24
 8006ffc:	f107 0314 	add.w	r3, r7, #20
 8007000:	4619      	mov	r1, r3
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f001 fcf8 	bl	80089f8 <VL53L0X_perform_ref_spad_management>
 8007008:	4603      	mov	r3, r0
 800700a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800700e:	e009      	b.n	8007024 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8007010:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007014:	461a      	mov	r2, r3
 8007016:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f001 fef9 	bl	8008e10 <VL53L0X_set_reference_spads>
 800701e:	4603      	mov	r3, r0
 8007020:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8007024:	4b94      	ldr	r3, [pc, #592]	; (8007278 <VL53L0X_StaticInit+0x300>)
 8007026:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8007028:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800702c:	2b00      	cmp	r3, #0
 800702e:	d10f      	bne.n	8007050 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8007036:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 800703a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800703e:	2b00      	cmp	r3, #0
 8007040:	d104      	bne.n	800704c <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8007048:	66bb      	str	r3, [r7, #104]	; 0x68
 800704a:	e001      	b.n	8007050 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 800704c:	4b8a      	ldr	r3, [pc, #552]	; (8007278 <VL53L0X_StaticInit+0x300>)
 800704e:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8007050:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007054:	2b00      	cmp	r3, #0
 8007056:	d106      	bne.n	8007066 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8007058:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f003 fdcc 	bl	800abf8 <VL53L0X_load_tuning_settings>
 8007060:	4603      	mov	r3, r0
 8007062:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8007066:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800706a:	2b00      	cmp	r3, #0
 800706c:	d10a      	bne.n	8007084 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 800706e:	2300      	movs	r3, #0
 8007070:	9300      	str	r3, [sp, #0]
 8007072:	2304      	movs	r3, #4
 8007074:	2200      	movs	r2, #0
 8007076:	2100      	movs	r1, #0
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	f001 f8f1 	bl	8008260 <VL53L0X_SetGpioConfig>
 800707e:	4603      	mov	r3, r0
 8007080:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007084:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007088:	2b00      	cmp	r3, #0
 800708a:	d121      	bne.n	80070d0 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800708c:	2201      	movs	r2, #1
 800708e:	21ff      	movs	r1, #255	; 0xff
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f004 fcc7 	bl	800ba24 <VL53L0X_WrByte>
 8007096:	4603      	mov	r3, r0
 8007098:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 800709c:	f107 031a 	add.w	r3, r7, #26
 80070a0:	461a      	mov	r2, r3
 80070a2:	2184      	movs	r1, #132	; 0x84
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f004 fd69 	bl	800bb7c <VL53L0X_RdWord>
 80070aa:	4603      	mov	r3, r0
 80070ac:	461a      	mov	r2, r3
 80070ae:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80070b2:	4313      	orrs	r3, r2
 80070b4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80070b8:	2200      	movs	r2, #0
 80070ba:	21ff      	movs	r1, #255	; 0xff
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f004 fcb1 	bl	800ba24 <VL53L0X_WrByte>
 80070c2:	4603      	mov	r3, r0
 80070c4:	461a      	mov	r2, r3
 80070c6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80070ca:	4313      	orrs	r3, r2
 80070cc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80070d0:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d105      	bne.n	80070e4 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 80070d8:	8b7b      	ldrh	r3, [r7, #26]
 80070da:	011b      	lsls	r3, r3, #4
 80070dc:	461a      	mov	r2, r3
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 80070e4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d108      	bne.n	80070fe <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80070ec:	f107 031c 	add.w	r3, r7, #28
 80070f0:	4619      	mov	r1, r3
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 f8d0 	bl	8007298 <VL53L0X_GetDeviceParameters>
 80070f8:	4603      	mov	r3, r0
 80070fa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 80070fe:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007102:	2b00      	cmp	r3, #0
 8007104:	d110      	bne.n	8007128 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8007106:	f107 0319 	add.w	r3, r7, #25
 800710a:	4619      	mov	r1, r3
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 f992 	bl	8007436 <VL53L0X_GetFractionEnable>
 8007112:	4603      	mov	r3, r0
 8007114:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8007118:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800711c:	2b00      	cmp	r3, #0
 800711e:	d103      	bne.n	8007128 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8007120:	7e7a      	ldrb	r2, [r7, #25]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8007128:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800712c:	2b00      	cmp	r3, #0
 800712e:	d10e      	bne.n	800714e <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f103 0410 	add.w	r4, r3, #16
 8007136:	f107 051c 	add.w	r5, r7, #28
 800713a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800713c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800713e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007140:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007142:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007144:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007146:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800714a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 800714e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007152:	2b00      	cmp	r3, #0
 8007154:	d111      	bne.n	800717a <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 8007156:	f107 0319 	add.w	r3, r7, #25
 800715a:	461a      	mov	r2, r3
 800715c:	2101      	movs	r1, #1
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f004 fce2 	bl	800bb28 <VL53L0X_RdByte>
 8007164:	4603      	mov	r3, r0
 8007166:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 800716a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800716e:	2b00      	cmp	r3, #0
 8007170:	d103      	bne.n	800717a <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8007172:	7e7a      	ldrb	r2, [r7, #25]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 800717a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800717e:	2b00      	cmp	r3, #0
 8007180:	d107      	bne.n	8007192 <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8007182:	2200      	movs	r2, #0
 8007184:	2100      	movs	r1, #0
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f000 f9ca 	bl	8007520 <VL53L0X_SetSequenceStepEnable>
 800718c:	4603      	mov	r3, r0
 800718e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8007192:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007196:	2b00      	cmp	r3, #0
 8007198:	d107      	bne.n	80071aa <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800719a:	2200      	movs	r2, #0
 800719c:	2102      	movs	r1, #2
 800719e:	6878      	ldr	r0, [r7, #4]
 80071a0:	f000 f9be 	bl	8007520 <VL53L0X_SetSequenceStepEnable>
 80071a4:	4603      	mov	r3, r0
 80071a6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 80071aa:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d103      	bne.n	80071ba <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2203      	movs	r2, #3
 80071b6:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80071ba:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d109      	bne.n	80071d6 <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 80071c2:	f107 0313 	add.w	r3, r7, #19
 80071c6:	461a      	mov	r2, r3
 80071c8:	2100      	movs	r1, #0
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f000 f990 	bl	80074f0 <VL53L0X_GetVcselPulsePeriod>
 80071d0:	4603      	mov	r3, r0
 80071d2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80071d6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d103      	bne.n	80071e6 <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80071de:	7cfa      	ldrb	r2, [r7, #19]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80071e6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d109      	bne.n	8007202 <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 80071ee:	f107 0313 	add.w	r3, r7, #19
 80071f2:	461a      	mov	r2, r3
 80071f4:	2101      	movs	r1, #1
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 f97a 	bl	80074f0 <VL53L0X_GetVcselPulsePeriod>
 80071fc:	4603      	mov	r3, r0
 80071fe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007202:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007206:	2b00      	cmp	r3, #0
 8007208:	d103      	bne.n	8007212 <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800720a:	7cfa      	ldrb	r2, [r7, #19]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8007212:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007216:	2b00      	cmp	r3, #0
 8007218:	d109      	bne.n	800722e <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 800721a:	f107 030c 	add.w	r3, r7, #12
 800721e:	461a      	mov	r2, r3
 8007220:	2103      	movs	r1, #3
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f002 fec4 	bl	8009fb0 <get_sequence_step_timeout>
 8007228:	4603      	mov	r3, r0
 800722a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800722e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007232:	2b00      	cmp	r3, #0
 8007234:	d103      	bne.n	800723e <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007236:	68fa      	ldr	r2, [r7, #12]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800723e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007242:	2b00      	cmp	r3, #0
 8007244:	d109      	bne.n	800725a <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 8007246:	f107 030c 	add.w	r3, r7, #12
 800724a:	461a      	mov	r2, r3
 800724c:	2104      	movs	r1, #4
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f002 feae 	bl	8009fb0 <get_sequence_step_timeout>
 8007254:	4603      	mov	r3, r0
 8007256:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800725a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800725e:	2b00      	cmp	r3, #0
 8007260:	d103      	bne.n	800726a <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800726a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 800726e:	4618      	mov	r0, r3
 8007270:	3770      	adds	r7, #112	; 0x70
 8007272:	46bd      	mov	sp, r7
 8007274:	bdb0      	pop	{r4, r5, r7, pc}
 8007276:	bf00      	nop
 8007278:	20000010 	.word	0x20000010

0800727c <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 800727c:	b480      	push	{r7}
 800727e:	b085      	sub	sp, #20
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8007284:	239d      	movs	r3, #157	; 0x9d
 8007286:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8007288:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800728c:	4618      	mov	r0, r3
 800728e:	3714      	adds	r7, #20
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b084      	sub	sp, #16
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80072a2:	2300      	movs	r3, #0
 80072a4:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	4619      	mov	r1, r3
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 f8b0 	bl	8007410 <VL53L0X_GetDeviceMode>
 80072b0:	4603      	mov	r3, r0
 80072b2:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80072b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d107      	bne.n	80072cc <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	3308      	adds	r3, #8
 80072c0:	4619      	mov	r1, r3
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 fa78 	bl	80077b8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 80072c8:	4603      	mov	r3, r0
 80072ca:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 80072cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d102      	bne.n	80072da <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	2200      	movs	r2, #0
 80072d8:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 80072da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d107      	bne.n	80072f2 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	3310      	adds	r3, #16
 80072e6:	4619      	mov	r1, r3
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 faae 	bl	800784a <VL53L0X_GetXTalkCompensationRateMegaCps>
 80072ee:	4603      	mov	r3, r0
 80072f0:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 80072f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d107      	bne.n	800730a <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	3314      	adds	r3, #20
 80072fe:	4619      	mov	r1, r3
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f7ff fcc1 	bl	8006c88 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8007306:	4603      	mov	r3, r0
 8007308:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 800730a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d134      	bne.n	800737c <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8007312:	2300      	movs	r3, #0
 8007314:	60bb      	str	r3, [r7, #8]
 8007316:	e02a      	b.n	800736e <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8007318:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d12a      	bne.n	8007376 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	b299      	uxth	r1, r3
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	3308      	adds	r3, #8
 8007328:	009b      	lsls	r3, r3, #2
 800732a:	683a      	ldr	r2, [r7, #0]
 800732c:	4413      	add	r3, r2
 800732e:	3304      	adds	r3, #4
 8007330:	461a      	mov	r2, r3
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 fbce 	bl	8007ad4 <VL53L0X_GetLimitCheckValue>
 8007338:	4603      	mov	r3, r0
 800733a:	461a      	mov	r2, r3
 800733c:	7bfb      	ldrb	r3, [r7, #15]
 800733e:	4313      	orrs	r3, r2
 8007340:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8007342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d117      	bne.n	800737a <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	b299      	uxth	r1, r3
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	3318      	adds	r3, #24
 8007352:	683a      	ldr	r2, [r7, #0]
 8007354:	4413      	add	r3, r2
 8007356:	461a      	mov	r2, r3
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f000 fb35 	bl	80079c8 <VL53L0X_GetLimitCheckEnable>
 800735e:	4603      	mov	r3, r0
 8007360:	461a      	mov	r2, r3
 8007362:	7bfb      	ldrb	r3, [r7, #15]
 8007364:	4313      	orrs	r3, r2
 8007366:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	3301      	adds	r3, #1
 800736c:	60bb      	str	r3, [r7, #8]
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	2b05      	cmp	r3, #5
 8007372:	ddd1      	ble.n	8007318 <VL53L0X_GetDeviceParameters+0x80>
 8007374:	e002      	b.n	800737c <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8007376:	bf00      	nop
 8007378:	e000      	b.n	800737c <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 800737a:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800737c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d107      	bne.n	8007394 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	333c      	adds	r3, #60	; 0x3c
 8007388:	4619      	mov	r1, r3
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 fc30 	bl	8007bf0 <VL53L0X_GetWrapAroundCheckEnable>
 8007390:	4603      	mov	r3, r0
 8007392:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8007394:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d107      	bne.n	80073ac <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	3304      	adds	r3, #4
 80073a0:	4619      	mov	r1, r3
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 f879 	bl	800749a <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 80073a8:	4603      	mov	r3, r0
 80073aa:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80073ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3710      	adds	r7, #16
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}

080073b8 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	460b      	mov	r3, r1
 80073c2:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80073c4:	2300      	movs	r3, #0
 80073c6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 80073c8:	78fb      	ldrb	r3, [r7, #3]
 80073ca:	2b15      	cmp	r3, #21
 80073cc:	bf8c      	ite	hi
 80073ce:	2201      	movhi	r2, #1
 80073d0:	2200      	movls	r2, #0
 80073d2:	b2d2      	uxtb	r2, r2
 80073d4:	2a00      	cmp	r2, #0
 80073d6:	d10e      	bne.n	80073f6 <VL53L0X_SetDeviceMode+0x3e>
 80073d8:	2201      	movs	r2, #1
 80073da:	409a      	lsls	r2, r3
 80073dc:	4b0b      	ldr	r3, [pc, #44]	; (800740c <VL53L0X_SetDeviceMode+0x54>)
 80073de:	4013      	ands	r3, r2
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	bf14      	ite	ne
 80073e4:	2301      	movne	r3, #1
 80073e6:	2300      	moveq	r3, #0
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d003      	beq.n	80073f6 <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	78fa      	ldrb	r2, [r7, #3]
 80073f2:	741a      	strb	r2, [r3, #16]
		break;
 80073f4:	e001      	b.n	80073fa <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80073f6:	23f8      	movs	r3, #248	; 0xf8
 80073f8:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80073fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80073fe:	4618      	mov	r0, r3
 8007400:	3714      	adds	r7, #20
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr
 800740a:	bf00      	nop
 800740c:	0030000b 	.word	0x0030000b

08007410 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8007410:	b480      	push	{r7}
 8007412:	b085      	sub	sp, #20
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800741a:	2300      	movs	r3, #0
 800741c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	7c1a      	ldrb	r2, [r3, #16]
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8007426:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800742a:	4618      	mov	r0, r3
 800742c:	3714      	adds	r7, #20
 800742e:	46bd      	mov	sp, r7
 8007430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007434:	4770      	bx	lr

08007436 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8007436:	b580      	push	{r7, lr}
 8007438:	b084      	sub	sp, #16
 800743a:	af00      	add	r7, sp, #0
 800743c:	6078      	str	r0, [r7, #4]
 800743e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007440:	2300      	movs	r3, #0
 8007442:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8007444:	683a      	ldr	r2, [r7, #0]
 8007446:	2109      	movs	r1, #9
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f004 fb6d 	bl	800bb28 <VL53L0X_RdByte>
 800744e:	4603      	mov	r3, r0
 8007450:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007452:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d106      	bne.n	8007468 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	f003 0301 	and.w	r3, r3, #1
 8007462:	b2da      	uxtb	r2, r3
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8007468:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800746c:	4618      	mov	r0, r3
 800746e:	3710      	adds	r7, #16
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
 800747c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800747e:	2300      	movs	r3, #0
 8007480:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8007482:	6839      	ldr	r1, [r7, #0]
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f003 fa26 	bl	800a8d6 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800748a:	4603      	mov	r3, r0
 800748c:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800748e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007492:	4618      	mov	r0, r3
 8007494:	3710      	adds	r7, #16
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}

0800749a <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800749a:	b580      	push	{r7, lr}
 800749c:	b084      	sub	sp, #16
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
 80074a2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074a4:	2300      	movs	r3, #0
 80074a6:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 80074a8:	6839      	ldr	r1, [r7, #0]
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f003 faf3 	bl	800aa96 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 80074b0:	4603      	mov	r3, r0
 80074b2:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 80074b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	3710      	adds	r7, #16
 80074bc:	46bd      	mov	sp, r7
 80074be:	bd80      	pop	{r7, pc}

080074c0 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b084      	sub	sp, #16
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
 80074c8:	460b      	mov	r3, r1
 80074ca:	70fb      	strb	r3, [r7, #3]
 80074cc:	4613      	mov	r3, r2
 80074ce:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074d0:	2300      	movs	r3, #0
 80074d2:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 80074d4:	78ba      	ldrb	r2, [r7, #2]
 80074d6:	78fb      	ldrb	r3, [r7, #3]
 80074d8:	4619      	mov	r1, r3
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f002 ff3b 	bl	800a356 <VL53L0X_set_vcsel_pulse_period>
 80074e0:	4603      	mov	r3, r0
 80074e2:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80074e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3710      	adds	r7, #16
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b086      	sub	sp, #24
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	460b      	mov	r3, r1
 80074fa:	607a      	str	r2, [r7, #4]
 80074fc:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074fe:	2300      	movs	r3, #0
 8007500:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8007502:	7afb      	ldrb	r3, [r7, #11]
 8007504:	687a      	ldr	r2, [r7, #4]
 8007506:	4619      	mov	r1, r3
 8007508:	68f8      	ldr	r0, [r7, #12]
 800750a:	f003 f9ad 	bl	800a868 <VL53L0X_get_vcsel_pulse_period>
 800750e:	4603      	mov	r3, r0
 8007510:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8007512:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007516:	4618      	mov	r0, r3
 8007518:	3718      	adds	r7, #24
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}
	...

08007520 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b086      	sub	sp, #24
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
 8007528:	460b      	mov	r3, r1
 800752a:	70fb      	strb	r3, [r7, #3]
 800752c:	4613      	mov	r3, r2
 800752e:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007530:	2300      	movs	r3, #0
 8007532:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007534:	2300      	movs	r3, #0
 8007536:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8007538:	2300      	movs	r3, #0
 800753a:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800753c:	f107 030f 	add.w	r3, r7, #15
 8007540:	461a      	mov	r2, r3
 8007542:	2101      	movs	r1, #1
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f004 faef 	bl	800bb28 <VL53L0X_RdByte>
 800754a:	4603      	mov	r3, r0
 800754c:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800754e:	7bfb      	ldrb	r3, [r7, #15]
 8007550:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 8007552:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d15a      	bne.n	8007610 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 800755a:	78bb      	ldrb	r3, [r7, #2]
 800755c:	2b01      	cmp	r3, #1
 800755e:	d12b      	bne.n	80075b8 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8007560:	78fb      	ldrb	r3, [r7, #3]
 8007562:	2b04      	cmp	r3, #4
 8007564:	d825      	bhi.n	80075b2 <VL53L0X_SetSequenceStepEnable+0x92>
 8007566:	a201      	add	r2, pc, #4	; (adr r2, 800756c <VL53L0X_SetSequenceStepEnable+0x4c>)
 8007568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800756c:	08007581 	.word	0x08007581
 8007570:	0800758b 	.word	0x0800758b
 8007574:	08007595 	.word	0x08007595
 8007578:	0800759f 	.word	0x0800759f
 800757c:	080075a9 	.word	0x080075a9
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8007580:	7dbb      	ldrb	r3, [r7, #22]
 8007582:	f043 0310 	orr.w	r3, r3, #16
 8007586:	75bb      	strb	r3, [r7, #22]
				break;
 8007588:	e043      	b.n	8007612 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800758a:	7dbb      	ldrb	r3, [r7, #22]
 800758c:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8007590:	75bb      	strb	r3, [r7, #22]
				break;
 8007592:	e03e      	b.n	8007612 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8007594:	7dbb      	ldrb	r3, [r7, #22]
 8007596:	f043 0304 	orr.w	r3, r3, #4
 800759a:	75bb      	strb	r3, [r7, #22]
				break;
 800759c:	e039      	b.n	8007612 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800759e:	7dbb      	ldrb	r3, [r7, #22]
 80075a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075a4:	75bb      	strb	r3, [r7, #22]
				break;
 80075a6:	e034      	b.n	8007612 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 80075a8:	7dbb      	ldrb	r3, [r7, #22]
 80075aa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80075ae:	75bb      	strb	r3, [r7, #22]
				break;
 80075b0:	e02f      	b.n	8007612 <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80075b2:	23fc      	movs	r3, #252	; 0xfc
 80075b4:	75fb      	strb	r3, [r7, #23]
 80075b6:	e02c      	b.n	8007612 <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 80075b8:	78fb      	ldrb	r3, [r7, #3]
 80075ba:	2b04      	cmp	r3, #4
 80075bc:	d825      	bhi.n	800760a <VL53L0X_SetSequenceStepEnable+0xea>
 80075be:	a201      	add	r2, pc, #4	; (adr r2, 80075c4 <VL53L0X_SetSequenceStepEnable+0xa4>)
 80075c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075c4:	080075d9 	.word	0x080075d9
 80075c8:	080075e3 	.word	0x080075e3
 80075cc:	080075ed 	.word	0x080075ed
 80075d0:	080075f7 	.word	0x080075f7
 80075d4:	08007601 	.word	0x08007601
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 80075d8:	7dbb      	ldrb	r3, [r7, #22]
 80075da:	f023 0310 	bic.w	r3, r3, #16
 80075de:	75bb      	strb	r3, [r7, #22]
				break;
 80075e0:	e017      	b.n	8007612 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 80075e2:	7dbb      	ldrb	r3, [r7, #22]
 80075e4:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80075e8:	75bb      	strb	r3, [r7, #22]
				break;
 80075ea:	e012      	b.n	8007612 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 80075ec:	7dbb      	ldrb	r3, [r7, #22]
 80075ee:	f023 0304 	bic.w	r3, r3, #4
 80075f2:	75bb      	strb	r3, [r7, #22]
				break;
 80075f4:	e00d      	b.n	8007612 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 80075f6:	7dbb      	ldrb	r3, [r7, #22]
 80075f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075fc:	75bb      	strb	r3, [r7, #22]
				break;
 80075fe:	e008      	b.n	8007612 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8007600:	7dbb      	ldrb	r3, [r7, #22]
 8007602:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007606:	75bb      	strb	r3, [r7, #22]
				break;
 8007608:	e003      	b.n	8007612 <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800760a:	23fc      	movs	r3, #252	; 0xfc
 800760c:	75fb      	strb	r3, [r7, #23]
 800760e:	e000      	b.n	8007612 <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 8007610:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 8007612:	7bfb      	ldrb	r3, [r7, #15]
 8007614:	7dba      	ldrb	r2, [r7, #22]
 8007616:	429a      	cmp	r2, r3
 8007618:	d01e      	beq.n	8007658 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800761a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d107      	bne.n	8007632 <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 8007622:	7dbb      	ldrb	r3, [r7, #22]
 8007624:	461a      	mov	r2, r3
 8007626:	2101      	movs	r1, #1
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f004 f9fb 	bl	800ba24 <VL53L0X_WrByte>
 800762e:	4603      	mov	r3, r0
 8007630:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8007632:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d103      	bne.n	8007642 <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	7dba      	ldrb	r2, [r7, #22]
 800763e:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8007642:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d106      	bne.n	8007658 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	695b      	ldr	r3, [r3, #20]
 800764e:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8007650:	6939      	ldr	r1, [r7, #16]
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f7ff ff0e 	bl	8007474 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8007658:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800765c:	4618      	mov	r0, r3
 800765e:	3718      	adds	r7, #24
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}

08007664 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8007664:	b480      	push	{r7}
 8007666:	b087      	sub	sp, #28
 8007668:	af00      	add	r7, sp, #0
 800766a:	60f8      	str	r0, [r7, #12]
 800766c:	607b      	str	r3, [r7, #4]
 800766e:	460b      	mov	r3, r1
 8007670:	72fb      	strb	r3, [r7, #11]
 8007672:	4613      	mov	r3, r2
 8007674:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007676:	2300      	movs	r3, #0
 8007678:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8007680:	7afb      	ldrb	r3, [r7, #11]
 8007682:	2b04      	cmp	r3, #4
 8007684:	d836      	bhi.n	80076f4 <sequence_step_enabled+0x90>
 8007686:	a201      	add	r2, pc, #4	; (adr r2, 800768c <sequence_step_enabled+0x28>)
 8007688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800768c:	080076a1 	.word	0x080076a1
 8007690:	080076b3 	.word	0x080076b3
 8007694:	080076c5 	.word	0x080076c5
 8007698:	080076d7 	.word	0x080076d7
 800769c:	080076e9 	.word	0x080076e9
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 80076a0:	7abb      	ldrb	r3, [r7, #10]
 80076a2:	111b      	asrs	r3, r3, #4
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	f003 0301 	and.w	r3, r3, #1
 80076aa:	b2da      	uxtb	r2, r3
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	701a      	strb	r2, [r3, #0]
		break;
 80076b0:	e022      	b.n	80076f8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 80076b2:	7abb      	ldrb	r3, [r7, #10]
 80076b4:	10db      	asrs	r3, r3, #3
 80076b6:	b2db      	uxtb	r3, r3
 80076b8:	f003 0301 	and.w	r3, r3, #1
 80076bc:	b2da      	uxtb	r2, r3
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	701a      	strb	r2, [r3, #0]
		break;
 80076c2:	e019      	b.n	80076f8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 80076c4:	7abb      	ldrb	r3, [r7, #10]
 80076c6:	109b      	asrs	r3, r3, #2
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	f003 0301 	and.w	r3, r3, #1
 80076ce:	b2da      	uxtb	r2, r3
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	701a      	strb	r2, [r3, #0]
		break;
 80076d4:	e010      	b.n	80076f8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80076d6:	7abb      	ldrb	r3, [r7, #10]
 80076d8:	119b      	asrs	r3, r3, #6
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	f003 0301 	and.w	r3, r3, #1
 80076e0:	b2da      	uxtb	r2, r3
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	701a      	strb	r2, [r3, #0]
		break;
 80076e6:	e007      	b.n	80076f8 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80076e8:	7abb      	ldrb	r3, [r7, #10]
 80076ea:	09db      	lsrs	r3, r3, #7
 80076ec:	b2da      	uxtb	r2, r3
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	701a      	strb	r2, [r3, #0]
		break;
 80076f2:	e001      	b.n	80076f8 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80076f4:	23fc      	movs	r3, #252	; 0xfc
 80076f6:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80076f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	371c      	adds	r7, #28
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr

08007708 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b084      	sub	sp, #16
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007712:	2300      	movs	r3, #0
 8007714:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8007716:	2300      	movs	r3, #0
 8007718:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800771a:	f107 030e 	add.w	r3, r7, #14
 800771e:	461a      	mov	r2, r3
 8007720:	2101      	movs	r1, #1
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f004 fa00 	bl	800bb28 <VL53L0X_RdByte>
 8007728:	4603      	mov	r3, r0
 800772a:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 800772c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d107      	bne.n	8007744 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8007734:	7bba      	ldrb	r2, [r7, #14]
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	2100      	movs	r1, #0
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f7ff ff92 	bl	8007664 <sequence_step_enabled>
 8007740:	4603      	mov	r3, r0
 8007742:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007744:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d108      	bne.n	800775e <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 800774c:	7bba      	ldrb	r2, [r7, #14]
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	3302      	adds	r3, #2
 8007752:	2101      	movs	r1, #1
 8007754:	6878      	ldr	r0, [r7, #4]
 8007756:	f7ff ff85 	bl	8007664 <sequence_step_enabled>
 800775a:	4603      	mov	r3, r0
 800775c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800775e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d108      	bne.n	8007778 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8007766:	7bba      	ldrb	r2, [r7, #14]
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	3301      	adds	r3, #1
 800776c:	2102      	movs	r1, #2
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f7ff ff78 	bl	8007664 <sequence_step_enabled>
 8007774:	4603      	mov	r3, r0
 8007776:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007778:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d108      	bne.n	8007792 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8007780:	7bba      	ldrb	r2, [r7, #14]
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	3303      	adds	r3, #3
 8007786:	2103      	movs	r1, #3
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f7ff ff6b 	bl	8007664 <sequence_step_enabled>
 800778e:	4603      	mov	r3, r0
 8007790:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d108      	bne.n	80077ac <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800779a:	7bba      	ldrb	r2, [r7, #14]
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	3304      	adds	r3, #4
 80077a0:	2104      	movs	r1, #4
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f7ff ff5e 	bl	8007664 <sequence_step_enabled>
 80077a8:	4603      	mov	r3, r0
 80077aa:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80077ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3710      	adds	r7, #16
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80077c2:	2300      	movs	r3, #0
 80077c4:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 80077c6:	f107 030c 	add.w	r3, r7, #12
 80077ca:	461a      	mov	r2, r3
 80077cc:	21f8      	movs	r1, #248	; 0xf8
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f004 f9d4 	bl	800bb7c <VL53L0X_RdWord>
 80077d4:	4603      	mov	r3, r0
 80077d6:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 80077d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d108      	bne.n	80077f2 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 80077e0:	f107 0308 	add.w	r3, r7, #8
 80077e4:	461a      	mov	r2, r3
 80077e6:	2104      	movs	r1, #4
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f004 f9ff 	bl	800bbec <VL53L0X_RdDWord>
 80077ee:	4603      	mov	r3, r0
 80077f0:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80077f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d10c      	bne.n	8007814 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 80077fa:	89bb      	ldrh	r3, [r7, #12]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d005      	beq.n	800780c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	89ba      	ldrh	r2, [r7, #12]
 8007804:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	681a      	ldr	r2, [r3, #0]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007814:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007818:	4618      	mov	r0, r3
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8007820:	b480      	push	{r7}
 8007822:	b085      	sub	sp, #20
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800782a:	2300      	movs	r3, #0
 800782c:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	7f1b      	ldrb	r3, [r3, #28]
 8007832:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	7bba      	ldrb	r2, [r7, #14]
 8007838:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800783a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800783e:	4618      	mov	r0, r3
 8007840:	3714      	adds	r7, #20
 8007842:	46bd      	mov	sp, r7
 8007844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007848:	4770      	bx	lr

0800784a <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800784a:	b580      	push	{r7, lr}
 800784c:	b086      	sub	sp, #24
 800784e:	af00      	add	r7, sp, #0
 8007850:	6078      	str	r0, [r7, #4]
 8007852:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007854:	2300      	movs	r3, #0
 8007856:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8007858:	f107 030e 	add.w	r3, r7, #14
 800785c:	461a      	mov	r2, r3
 800785e:	2120      	movs	r1, #32
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f004 f98b 	bl	800bb7c <VL53L0X_RdWord>
 8007866:	4603      	mov	r3, r0
 8007868:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800786a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d118      	bne.n	80078a4 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8007872:	89fb      	ldrh	r3, [r7, #14]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d109      	bne.n	800788c <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6a1b      	ldr	r3, [r3, #32]
 800787c:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	693a      	ldr	r2, [r7, #16]
 8007882:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2200      	movs	r2, #0
 8007888:	771a      	strb	r2, [r3, #28]
 800788a:	e00b      	b.n	80078a4 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800788c:	89fb      	ldrh	r3, [r7, #14]
 800788e:	00db      	lsls	r3, r3, #3
 8007890:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	693a      	ldr	r2, [r7, #16]
 8007896:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	693a      	ldr	r2, [r7, #16]
 800789c:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2201      	movs	r2, #1
 80078a2:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80078a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80078a8:	4618      	mov	r0, r3
 80078aa:	3718      	adds	r7, #24
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}

080078b0 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b086      	sub	sp, #24
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
 80078b8:	460b      	mov	r3, r1
 80078ba:	807b      	strh	r3, [r7, #2]
 80078bc:	4613      	mov	r3, r2
 80078be:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80078c0:	2300      	movs	r3, #0
 80078c2:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 80078c4:	2300      	movs	r3, #0
 80078c6:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 80078c8:	2300      	movs	r3, #0
 80078ca:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 80078cc:	2300      	movs	r3, #0
 80078ce:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80078d0:	887b      	ldrh	r3, [r7, #2]
 80078d2:	2b05      	cmp	r3, #5
 80078d4:	d902      	bls.n	80078dc <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80078d6:	23fc      	movs	r3, #252	; 0xfc
 80078d8:	75fb      	strb	r3, [r7, #23]
 80078da:	e05b      	b.n	8007994 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 80078dc:	787b      	ldrb	r3, [r7, #1]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d106      	bne.n	80078f0 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 80078e2:	2300      	movs	r3, #0
 80078e4:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 80078e6:	2300      	movs	r3, #0
 80078e8:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 80078ea:	2301      	movs	r3, #1
 80078ec:	73bb      	strb	r3, [r7, #14]
 80078ee:	e00a      	b.n	8007906 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80078f0:	887b      	ldrh	r3, [r7, #2]
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	330c      	adds	r3, #12
 80078f6:	009b      	lsls	r3, r3, #2
 80078f8:	4413      	add	r3, r2
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 80078fe:	2300      	movs	r3, #0
 8007900:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8007902:	2301      	movs	r3, #1
 8007904:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8007906:	887b      	ldrh	r3, [r7, #2]
 8007908:	2b05      	cmp	r3, #5
 800790a:	d841      	bhi.n	8007990 <VL53L0X_SetLimitCheckEnable+0xe0>
 800790c:	a201      	add	r2, pc, #4	; (adr r2, 8007914 <VL53L0X_SetLimitCheckEnable+0x64>)
 800790e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007912:	bf00      	nop
 8007914:	0800792d 	.word	0x0800792d
 8007918:	08007937 	.word	0x08007937
 800791c:	0800794d 	.word	0x0800794d
 8007920:	08007957 	.word	0x08007957
 8007924:	08007961 	.word	0x08007961
 8007928:	08007979 	.word	0x08007979

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	7bfa      	ldrb	r2, [r7, #15]
 8007930:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8007934:	e02e      	b.n	8007994 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8007936:	693b      	ldr	r3, [r7, #16]
 8007938:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800793a:	b29b      	uxth	r3, r3
 800793c:	461a      	mov	r2, r3
 800793e:	2144      	movs	r1, #68	; 0x44
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f004 f893 	bl	800ba6c <VL53L0X_WrWord>
 8007946:	4603      	mov	r3, r0
 8007948:	75fb      	strb	r3, [r7, #23]

			break;
 800794a:	e023      	b.n	8007994 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	7bfa      	ldrb	r2, [r7, #15]
 8007950:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8007954:	e01e      	b.n	8007994 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	7bfa      	ldrb	r2, [r7, #15]
 800795a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800795e:	e019      	b.n	8007994 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8007960:	7bbb      	ldrb	r3, [r7, #14]
 8007962:	005b      	lsls	r3, r3, #1
 8007964:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8007966:	7b7b      	ldrb	r3, [r7, #13]
 8007968:	22fe      	movs	r2, #254	; 0xfe
 800796a:	2160      	movs	r1, #96	; 0x60
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f004 f8a7 	bl	800bac0 <VL53L0X_UpdateByte>
 8007972:	4603      	mov	r3, r0
 8007974:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8007976:	e00d      	b.n	8007994 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8007978:	7bbb      	ldrb	r3, [r7, #14]
 800797a:	011b      	lsls	r3, r3, #4
 800797c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800797e:	7b7b      	ldrb	r3, [r7, #13]
 8007980:	22ef      	movs	r2, #239	; 0xef
 8007982:	2160      	movs	r1, #96	; 0x60
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f004 f89b 	bl	800bac0 <VL53L0X_UpdateByte>
 800798a:	4603      	mov	r3, r0
 800798c:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 800798e:	e001      	b.n	8007994 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007990:	23fc      	movs	r3, #252	; 0xfc
 8007992:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007994:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d10f      	bne.n	80079bc <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 800799c:	787b      	ldrb	r3, [r7, #1]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d106      	bne.n	80079b0 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80079a2:	887b      	ldrh	r3, [r7, #2]
 80079a4:	687a      	ldr	r2, [r7, #4]
 80079a6:	4413      	add	r3, r2
 80079a8:	2200      	movs	r2, #0
 80079aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80079ae:	e005      	b.n	80079bc <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80079b0:	887b      	ldrh	r3, [r7, #2]
 80079b2:	687a      	ldr	r2, [r7, #4]
 80079b4:	4413      	add	r3, r2
 80079b6:	2201      	movs	r2, #1
 80079b8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80079bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3718      	adds	r7, #24
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b087      	sub	sp, #28
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	460b      	mov	r3, r1
 80079d2:	607a      	str	r2, [r7, #4]
 80079d4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80079d6:	2300      	movs	r3, #0
 80079d8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80079da:	897b      	ldrh	r3, [r7, #10]
 80079dc:	2b05      	cmp	r3, #5
 80079de:	d905      	bls.n	80079ec <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80079e0:	23fc      	movs	r3, #252	; 0xfc
 80079e2:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2200      	movs	r2, #0
 80079e8:	701a      	strb	r2, [r3, #0]
 80079ea:	e008      	b.n	80079fe <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80079ec:	897b      	ldrh	r3, [r7, #10]
 80079ee:	68fa      	ldr	r2, [r7, #12]
 80079f0:	4413      	add	r3, r2
 80079f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80079f6:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	7dba      	ldrb	r2, [r7, #22]
 80079fc:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80079fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	371c      	adds	r7, #28
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr
	...

08007a10 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b086      	sub	sp, #24
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	60f8      	str	r0, [r7, #12]
 8007a18:	460b      	mov	r3, r1
 8007a1a:	607a      	str	r2, [r7, #4]
 8007a1c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8007a22:	897b      	ldrh	r3, [r7, #10]
 8007a24:	68fa      	ldr	r2, [r7, #12]
 8007a26:	4413      	add	r3, r2
 8007a28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007a2c:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8007a2e:	7dbb      	ldrb	r3, [r7, #22]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d107      	bne.n	8007a44 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007a34:	897b      	ldrh	r3, [r7, #10]
 8007a36:	68fa      	ldr	r2, [r7, #12]
 8007a38:	330c      	adds	r3, #12
 8007a3a:	009b      	lsls	r3, r3, #2
 8007a3c:	4413      	add	r3, r2
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	605a      	str	r2, [r3, #4]
 8007a42:	e040      	b.n	8007ac6 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8007a44:	897b      	ldrh	r3, [r7, #10]
 8007a46:	2b05      	cmp	r3, #5
 8007a48:	d830      	bhi.n	8007aac <VL53L0X_SetLimitCheckValue+0x9c>
 8007a4a:	a201      	add	r2, pc, #4	; (adr r2, 8007a50 <VL53L0X_SetLimitCheckValue+0x40>)
 8007a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a50:	08007a69 	.word	0x08007a69
 8007a54:	08007a71 	.word	0x08007a71
 8007a58:	08007a87 	.word	0x08007a87
 8007a5c:	08007a8f 	.word	0x08007a8f
 8007a60:	08007a97 	.word	0x08007a97
 8007a64:	08007a97 	.word	0x08007a97

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8007a6e:	e01f      	b.n	8007ab0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	461a      	mov	r2, r3
 8007a78:	2144      	movs	r1, #68	; 0x44
 8007a7a:	68f8      	ldr	r0, [r7, #12]
 8007a7c:	f003 fff6 	bl	800ba6c <VL53L0X_WrWord>
 8007a80:	4603      	mov	r3, r0
 8007a82:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8007a84:	e014      	b.n	8007ab0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	687a      	ldr	r2, [r7, #4]
 8007a8a:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8007a8c:	e010      	b.n	8007ab0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	687a      	ldr	r2, [r7, #4]
 8007a92:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8007a94:	e00c      	b.n	8007ab0 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8007a9a:	b29b      	uxth	r3, r3
 8007a9c:	461a      	mov	r2, r3
 8007a9e:	2164      	movs	r1, #100	; 0x64
 8007aa0:	68f8      	ldr	r0, [r7, #12]
 8007aa2:	f003 ffe3 	bl	800ba6c <VL53L0X_WrWord>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8007aaa:	e001      	b.n	8007ab0 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007aac:	23fc      	movs	r3, #252	; 0xfc
 8007aae:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8007ab0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d106      	bne.n	8007ac6 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007ab8:	897b      	ldrh	r3, [r7, #10]
 8007aba:	68fa      	ldr	r2, [r7, #12]
 8007abc:	330c      	adds	r3, #12
 8007abe:	009b      	lsls	r3, r3, #2
 8007ac0:	4413      	add	r3, r2
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007ac6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3718      	adds	r7, #24
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}
 8007ad2:	bf00      	nop

08007ad4 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b088      	sub	sp, #32
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	60f8      	str	r0, [r7, #12]
 8007adc:	460b      	mov	r3, r1
 8007ade:	607a      	str	r2, [r7, #4]
 8007ae0:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8007aea:	897b      	ldrh	r3, [r7, #10]
 8007aec:	2b05      	cmp	r3, #5
 8007aee:	d847      	bhi.n	8007b80 <VL53L0X_GetLimitCheckValue+0xac>
 8007af0:	a201      	add	r2, pc, #4	; (adr r2, 8007af8 <VL53L0X_GetLimitCheckValue+0x24>)
 8007af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007af6:	bf00      	nop
 8007af8:	08007b11 	.word	0x08007b11
 8007afc:	08007b1d 	.word	0x08007b1d
 8007b00:	08007b43 	.word	0x08007b43
 8007b04:	08007b4f 	.word	0x08007b4f
 8007b08:	08007b5b 	.word	0x08007b5b
 8007b0c:	08007b5b 	.word	0x08007b5b

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b14:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8007b16:	2300      	movs	r3, #0
 8007b18:	77bb      	strb	r3, [r7, #30]
		break;
 8007b1a:	e033      	b.n	8007b84 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8007b1c:	f107 0316 	add.w	r3, r7, #22
 8007b20:	461a      	mov	r2, r3
 8007b22:	2144      	movs	r1, #68	; 0x44
 8007b24:	68f8      	ldr	r0, [r7, #12]
 8007b26:	f004 f829 	bl	800bb7c <VL53L0X_RdWord>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8007b2e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d102      	bne.n	8007b3c <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8007b36:	8afb      	ldrh	r3, [r7, #22]
 8007b38:	025b      	lsls	r3, r3, #9
 8007b3a:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	77bb      	strb	r3, [r7, #30]
		break;
 8007b40:	e020      	b.n	8007b84 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b46:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	77bb      	strb	r3, [r7, #30]
		break;
 8007b4c:	e01a      	b.n	8007b84 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b52:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8007b54:	2300      	movs	r3, #0
 8007b56:	77bb      	strb	r3, [r7, #30]
		break;
 8007b58:	e014      	b.n	8007b84 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8007b5a:	f107 0316 	add.w	r3, r7, #22
 8007b5e:	461a      	mov	r2, r3
 8007b60:	2164      	movs	r1, #100	; 0x64
 8007b62:	68f8      	ldr	r0, [r7, #12]
 8007b64:	f004 f80a 	bl	800bb7c <VL53L0X_RdWord>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8007b6c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d102      	bne.n	8007b7a <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8007b74:	8afb      	ldrh	r3, [r7, #22]
 8007b76:	025b      	lsls	r3, r3, #9
 8007b78:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	77bb      	strb	r3, [r7, #30]
		break;
 8007b7e:	e001      	b.n	8007b84 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007b80:	23fc      	movs	r3, #252	; 0xfc
 8007b82:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007b84:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d12a      	bne.n	8007be2 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8007b8c:	7fbb      	ldrb	r3, [r7, #30]
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d124      	bne.n	8007bdc <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8007b92:	69bb      	ldr	r3, [r7, #24]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d110      	bne.n	8007bba <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8007b98:	897b      	ldrh	r3, [r7, #10]
 8007b9a:	68fa      	ldr	r2, [r7, #12]
 8007b9c:	330c      	adds	r3, #12
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	4413      	add	r3, r2
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	69ba      	ldr	r2, [r7, #24]
 8007baa:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007bac:	897b      	ldrh	r3, [r7, #10]
 8007bae:	68fa      	ldr	r2, [r7, #12]
 8007bb0:	4413      	add	r3, r2
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8007bb8:	e013      	b.n	8007be2 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	69ba      	ldr	r2, [r7, #24]
 8007bbe:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007bc0:	897b      	ldrh	r3, [r7, #10]
 8007bc2:	68fa      	ldr	r2, [r7, #12]
 8007bc4:	330c      	adds	r3, #12
 8007bc6:	009b      	lsls	r3, r3, #2
 8007bc8:	4413      	add	r3, r2
 8007bca:	69ba      	ldr	r2, [r7, #24]
 8007bcc:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007bce:	897b      	ldrh	r3, [r7, #10]
 8007bd0:	68fa      	ldr	r2, [r7, #12]
 8007bd2:	4413      	add	r3, r2
 8007bd4:	2201      	movs	r2, #1
 8007bd6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8007bda:	e002      	b.n	8007be2 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	69ba      	ldr	r2, [r7, #24]
 8007be0:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007be2:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3720      	adds	r7, #32
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	bf00      	nop

08007bf0 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b084      	sub	sp, #16
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
 8007bf8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8007bfe:	f107 030e 	add.w	r3, r7, #14
 8007c02:	461a      	mov	r2, r3
 8007c04:	2101      	movs	r1, #1
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f003 ff8e 	bl	800bb28 <VL53L0X_RdByte>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8007c10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d10e      	bne.n	8007c36 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8007c18:	7bba      	ldrb	r2, [r7, #14]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 8007c20:	7bbb      	ldrb	r3, [r7, #14]
 8007c22:	b25b      	sxtb	r3, r3
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	da03      	bge.n	8007c30 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	701a      	strb	r2, [r3, #0]
 8007c2e:	e002      	b.n	8007c36 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	2200      	movs	r2, #0
 8007c34:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007c36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d104      	bne.n	8007c48 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	781a      	ldrb	r2, [r3, #0]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007c48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3710      	adds	r7, #16
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8007c60:	f107 030e 	add.w	r3, r7, #14
 8007c64:	4619      	mov	r1, r3
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f7ff fbd2 	bl	8007410 <VL53L0X_GetDeviceMode>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8007c70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d107      	bne.n	8007c88 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8007c78:	7bbb      	ldrb	r3, [r7, #14]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d104      	bne.n	8007c88 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f000 f898 	bl	8007db4 <VL53L0X_StartMeasurement>
 8007c84:	4603      	mov	r3, r0
 8007c86:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8007c88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d104      	bne.n	8007c9a <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f001 fb3f 	bl	8009314 <VL53L0X_measurement_poll_for_completion>
 8007c96:	4603      	mov	r3, r0
 8007c98:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8007c9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d106      	bne.n	8007cb0 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8007ca2:	7bbb      	ldrb	r3, [r7, #14]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d103      	bne.n	8007cb0 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2203      	movs	r2, #3
 8007cac:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8007cb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3710      	adds	r7, #16
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}

08007cbc <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b086      	sub	sp, #24
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	60f8      	str	r0, [r7, #12]
 8007cc4:	60b9      	str	r1, [r7, #8]
 8007cc6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007cc8:	2300      	movs	r3, #0
 8007cca:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8007ccc:	2301      	movs	r3, #1
 8007cce:	687a      	ldr	r2, [r7, #4]
 8007cd0:	68b9      	ldr	r1, [r7, #8]
 8007cd2:	68f8      	ldr	r0, [r7, #12]
 8007cd4:	f001 fae1 	bl	800929a <VL53L0X_perform_ref_calibration>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8007cdc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3718      	adds	r7, #24
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b086      	sub	sp, #24
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	460b      	mov	r3, r1
 8007cf2:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8007cfe:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8007d00:	7dbb      	ldrb	r3, [r7, #22]
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	d005      	beq.n	8007d12 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8007d06:	7dbb      	ldrb	r3, [r7, #22]
 8007d08:	2b02      	cmp	r3, #2
 8007d0a:	d002      	beq.n	8007d12 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8007d0c:	7dbb      	ldrb	r3, [r7, #22]
 8007d0e:	2b03      	cmp	r3, #3
 8007d10:	d147      	bne.n	8007da2 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8007d12:	f107 030c 	add.w	r3, r7, #12
 8007d16:	f107 0210 	add.w	r2, r7, #16
 8007d1a:	2101      	movs	r1, #1
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f000 fbc3 	bl	80084a8 <VL53L0X_GetInterruptThresholds>
 8007d22:	4603      	mov	r3, r0
 8007d24:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8007d2c:	d803      	bhi.n	8007d36 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8007d2e:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8007d30:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8007d34:	d935      	bls.n	8007da2 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8007d36:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d131      	bne.n	8007da2 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8007d3e:	78fb      	ldrb	r3, [r7, #3]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d006      	beq.n	8007d52 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8007d44:	491a      	ldr	r1, [pc, #104]	; (8007db0 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f002 ff56 	bl	800abf8 <VL53L0X_load_tuning_settings>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	75fb      	strb	r3, [r7, #23]
 8007d50:	e027      	b.n	8007da2 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8007d52:	2204      	movs	r2, #4
 8007d54:	21ff      	movs	r1, #255	; 0xff
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f003 fe64 	bl	800ba24 <VL53L0X_WrByte>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	461a      	mov	r2, r3
 8007d60:	7dfb      	ldrb	r3, [r7, #23]
 8007d62:	4313      	orrs	r3, r2
 8007d64:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8007d66:	2200      	movs	r2, #0
 8007d68:	2170      	movs	r1, #112	; 0x70
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f003 fe5a 	bl	800ba24 <VL53L0X_WrByte>
 8007d70:	4603      	mov	r3, r0
 8007d72:	461a      	mov	r2, r3
 8007d74:	7dfb      	ldrb	r3, [r7, #23]
 8007d76:	4313      	orrs	r3, r2
 8007d78:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	21ff      	movs	r1, #255	; 0xff
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f003 fe50 	bl	800ba24 <VL53L0X_WrByte>
 8007d84:	4603      	mov	r3, r0
 8007d86:	461a      	mov	r2, r3
 8007d88:	7dfb      	ldrb	r3, [r7, #23]
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007d8e:	2200      	movs	r2, #0
 8007d90:	2180      	movs	r1, #128	; 0x80
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f003 fe46 	bl	800ba24 <VL53L0X_WrByte>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	7dfb      	ldrb	r3, [r7, #23]
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8007da2:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3718      	adds	r7, #24
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
 8007dae:	bf00      	nop
 8007db0:	20000104 	.word	0x20000104

08007db4 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b086      	sub	sp, #24
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8007dc4:	f107 030e 	add.w	r3, r7, #14
 8007dc8:	4619      	mov	r1, r3
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f7ff fb20 	bl	8007410 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	2180      	movs	r1, #128	; 0x80
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f003 fe25 	bl	800ba24 <VL53L0X_WrByte>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007dde:	2201      	movs	r2, #1
 8007de0:	21ff      	movs	r1, #255	; 0xff
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f003 fe1e 	bl	800ba24 <VL53L0X_WrByte>
 8007de8:	4603      	mov	r3, r0
 8007dea:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007dec:	2200      	movs	r2, #0
 8007dee:	2100      	movs	r1, #0
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f003 fe17 	bl	800ba24 <VL53L0X_WrByte>
 8007df6:	4603      	mov	r3, r0
 8007df8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 8007e00:	461a      	mov	r2, r3
 8007e02:	2191      	movs	r1, #145	; 0x91
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f003 fe0d 	bl	800ba24 <VL53L0X_WrByte>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007e0e:	2201      	movs	r2, #1
 8007e10:	2100      	movs	r1, #0
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f003 fe06 	bl	800ba24 <VL53L0X_WrByte>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	21ff      	movs	r1, #255	; 0xff
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	f003 fdff 	bl	800ba24 <VL53L0X_WrByte>
 8007e26:	4603      	mov	r3, r0
 8007e28:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	2180      	movs	r1, #128	; 0x80
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f003 fdf8 	bl	800ba24 <VL53L0X_WrByte>
 8007e34:	4603      	mov	r3, r0
 8007e36:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8007e38:	7bbb      	ldrb	r3, [r7, #14]
 8007e3a:	2b03      	cmp	r3, #3
 8007e3c:	d054      	beq.n	8007ee8 <VL53L0X_StartMeasurement+0x134>
 8007e3e:	2b03      	cmp	r3, #3
 8007e40:	dc6c      	bgt.n	8007f1c <VL53L0X_StartMeasurement+0x168>
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d002      	beq.n	8007e4c <VL53L0X_StartMeasurement+0x98>
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d034      	beq.n	8007eb4 <VL53L0X_StartMeasurement+0x100>
 8007e4a:	e067      	b.n	8007f1c <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	2100      	movs	r1, #0
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	f003 fde7 	bl	800ba24 <VL53L0X_WrByte>
 8007e56:	4603      	mov	r3, r0
 8007e58:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8007e5a:	7bfb      	ldrb	r3, [r7, #15]
 8007e5c:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8007e5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d15d      	bne.n	8007f22 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8007e66:	2300      	movs	r3, #0
 8007e68:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8007e6a:	693b      	ldr	r3, [r7, #16]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d008      	beq.n	8007e82 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8007e70:	f107 030d 	add.w	r3, r7, #13
 8007e74:	461a      	mov	r2, r3
 8007e76:	2100      	movs	r1, #0
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f003 fe55 	bl	800bb28 <VL53L0X_RdByte>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	3301      	adds	r3, #1
 8007e86:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8007e88:	7b7a      	ldrb	r2, [r7, #13]
 8007e8a:	7bfb      	ldrb	r3, [r7, #15]
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8007e90:	7bfa      	ldrb	r2, [r7, #15]
 8007e92:	429a      	cmp	r2, r3
 8007e94:	d107      	bne.n	8007ea6 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8007e96:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d103      	bne.n	8007ea6 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007ea4:	d3e1      	bcc.n	8007e6a <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007eac:	d339      	bcc.n	8007f22 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8007eae:	23f9      	movs	r3, #249	; 0xf9
 8007eb0:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8007eb2:	e036      	b.n	8007f22 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8007eb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d105      	bne.n	8007ec8 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8007ebc:	2101      	movs	r1, #1
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f7ff ff12 	bl	8007ce8 <VL53L0X_CheckAndLoadInterruptSettings>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8007ec8:	2202      	movs	r2, #2
 8007eca:	2100      	movs	r1, #0
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f003 fda9 	bl	800ba24 <VL53L0X_WrByte>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8007ed6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d123      	bne.n	8007f26 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2204      	movs	r2, #4
 8007ee2:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8007ee6:	e01e      	b.n	8007f26 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8007ee8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d105      	bne.n	8007efc <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8007ef0:	2101      	movs	r1, #1
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f7ff fef8 	bl	8007ce8 <VL53L0X_CheckAndLoadInterruptSettings>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8007efc:	2204      	movs	r2, #4
 8007efe:	2100      	movs	r1, #0
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f003 fd8f 	bl	800ba24 <VL53L0X_WrByte>
 8007f06:	4603      	mov	r3, r0
 8007f08:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8007f0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d10b      	bne.n	8007f2a <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2204      	movs	r2, #4
 8007f16:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8007f1a:	e006      	b.n	8007f2a <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8007f1c:	23f8      	movs	r3, #248	; 0xf8
 8007f1e:	75fb      	strb	r3, [r7, #23]
 8007f20:	e004      	b.n	8007f2c <VL53L0X_StartMeasurement+0x178>
		break;
 8007f22:	bf00      	nop
 8007f24:	e002      	b.n	8007f2c <VL53L0X_StartMeasurement+0x178>
		break;
 8007f26:	bf00      	nop
 8007f28:	e000      	b.n	8007f2c <VL53L0X_StartMeasurement+0x178>
		break;
 8007f2a:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8007f2c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	3718      	adds	r7, #24
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b084      	sub	sp, #16
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f42:	2300      	movs	r3, #0
 8007f44:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8007f4c:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8007f4e:	7bbb      	ldrb	r3, [r7, #14]
 8007f50:	2b04      	cmp	r3, #4
 8007f52:	d112      	bne.n	8007f7a <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8007f54:	f107 0308 	add.w	r3, r7, #8
 8007f58:	4619      	mov	r1, r3
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 fb1a 	bl	8008594 <VL53L0X_GetInterruptMaskStatus>
 8007f60:	4603      	mov	r3, r0
 8007f62:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	2b04      	cmp	r3, #4
 8007f68:	d103      	bne.n	8007f72 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	701a      	strb	r2, [r3, #0]
 8007f70:	e01c      	b.n	8007fac <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	2200      	movs	r2, #0
 8007f76:	701a      	strb	r2, [r3, #0]
 8007f78:	e018      	b.n	8007fac <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8007f7a:	f107 030d 	add.w	r3, r7, #13
 8007f7e:	461a      	mov	r2, r3
 8007f80:	2114      	movs	r1, #20
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f003 fdd0 	bl	800bb28 <VL53L0X_RdByte>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8007f8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d10b      	bne.n	8007fac <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8007f94:	7b7b      	ldrb	r3, [r7, #13]
 8007f96:	f003 0301 	and.w	r3, r3, #1
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d003      	beq.n	8007fa6 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	701a      	strb	r2, [r3, #0]
 8007fa4:	e002      	b.n	8007fac <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3710      	adds	r7, #16
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8007fb8:	b5b0      	push	{r4, r5, r7, lr}
 8007fba:	b096      	sub	sp, #88	; 0x58
 8007fbc:	af02      	add	r7, sp, #8
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8007fc8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007fcc:	230c      	movs	r3, #12
 8007fce:	2114      	movs	r1, #20
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f003 fcfb 	bl	800b9cc <VL53L0X_ReadMulti>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8007fdc:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	f040 80d1 	bne.w	8008188 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8007ff2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8007ff6:	b29b      	uxth	r3, r3
 8007ff8:	021b      	lsls	r3, r3, #8
 8007ffa:	b29a      	uxth	r2, r3
 8007ffc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008000:	b29b      	uxth	r3, r3
 8008002:	4413      	add	r3, r2
 8008004:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	2200      	movs	r2, #0
 800800c:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800800e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008012:	b29b      	uxth	r3, r3
 8008014:	021b      	lsls	r3, r3, #8
 8008016:	b29a      	uxth	r2, r3
 8008018:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800801c:	b29b      	uxth	r3, r3
 800801e:	4413      	add	r3, r2
 8008020:	b29b      	uxth	r3, r3
 8008022:	025b      	lsls	r3, r3, #9
 8008024:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800802a:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 800802c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8008030:	b29b      	uxth	r3, r3
 8008032:	021b      	lsls	r3, r3, #8
 8008034:	b29a      	uxth	r2, r3
 8008036:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800803a:	b29b      	uxth	r3, r3
 800803c:	4413      	add	r3, r2
 800803e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8008042:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8008046:	025b      	lsls	r3, r3, #9
 8008048:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800804e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8008052:	b29b      	uxth	r3, r3
 8008054:	021b      	lsls	r3, r3, #8
 8008056:	b29a      	uxth	r2, r3
 8008058:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800805c:	b29b      	uxth	r3, r3
 800805e:	4413      	add	r3, r2
 8008060:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800806a:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800806c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008070:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 800807a:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8008082:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8008086:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8008088:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800808c:	d046      	beq.n	800811c <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800808e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8008090:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8008094:	fb02 f303 	mul.w	r3, r2, r3
 8008098:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800809c:	4a57      	ldr	r2, [pc, #348]	; (80081fc <VL53L0X_GetRangingMeasurementData+0x244>)
 800809e:	fb82 1203 	smull	r1, r2, r2, r3
 80080a2:	1192      	asrs	r2, r2, #6
 80080a4:	17db      	asrs	r3, r3, #31
 80080a6:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 80080a8:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6a1b      	ldr	r3, [r3, #32]
 80080b0:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	7f1b      	ldrb	r3, [r3, #28]
 80080b6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 80080ba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d02c      	beq.n	800811c <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 80080c2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80080c4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80080c8:	fb02 f303 	mul.w	r3, r2, r3
 80080cc:	121a      	asrs	r2, r3, #8
					<= 0) {
 80080ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d10d      	bne.n	80080f0 <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 80080d4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d004      	beq.n	80080e6 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 80080dc:	f242 23b8 	movw	r3, #8888	; 0x22b8
 80080e0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80080e4:	e016      	b.n	8008114 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 80080e6:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 80080ea:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80080ee:	e011      	b.n	8008114 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 80080f0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80080f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080f6:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 80080fa:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80080fc:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8008100:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8008104:	121b      	asrs	r3, r3, #8
 8008106:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8008108:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800810a:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800810c:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8008110:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8008114:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008118:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800811c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00d      	beq.n	8008140 <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8008124:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8008128:	089b      	lsrs	r3, r3, #2
 800812a:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8008130:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8008134:	b2db      	uxtb	r3, r3
 8008136:	019b      	lsls	r3, r3, #6
 8008138:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	75da      	strb	r2, [r3, #23]
 800813e:	e006      	b.n	800814e <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8008146:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	2200      	movs	r2, #0
 800814c:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800814e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8008152:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8008156:	f107 0336 	add.w	r3, r7, #54	; 0x36
 800815a:	9301      	str	r3, [sp, #4]
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	9300      	str	r3, [sp, #0]
 8008160:	4613      	mov	r3, r2
 8008162:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f003 f9e5 	bl	800b534 <VL53L0X_get_pal_range_status>
 800816a:	4603      	mov	r3, r0
 800816c:	461a      	mov	r2, r3
 800816e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008172:	4313      	orrs	r3, r2
 8008174:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8008178:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800817c:	2b00      	cmp	r3, #0
 800817e:	d103      	bne.n	8008188 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8008180:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008188:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800818c:	2b00      	cmp	r3, #0
 800818e:	d12f      	bne.n	80081f0 <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f107 040c 	add.w	r4, r7, #12
 8008196:	f103 0550 	add.w	r5, r3, #80	; 0x50
 800819a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800819c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800819e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80081a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 80081aa:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 80081b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 80081b8:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 80081be:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 80081c4:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 80081ca:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 80081d0:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 80081d6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f103 0450 	add.w	r4, r3, #80	; 0x50
 80081e0:	f107 050c 	add.w	r5, r7, #12
 80081e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80081e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80081e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80081ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80081f0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3750      	adds	r7, #80	; 0x50
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bdb0      	pop	{r4, r5, r7, pc}
 80081fc:	10624dd3 	.word	0x10624dd3

08008200 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
 8008208:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800820a:	2300      	movs	r3, #0
 800820c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800820e:	2100      	movs	r1, #0
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f7ff f8d1 	bl	80073b8 <VL53L0X_SetDeviceMode>
 8008216:	4603      	mov	r3, r0
 8008218:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800821a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d104      	bne.n	800822c <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f7ff fd16 	bl	8007c54 <VL53L0X_PerformSingleMeasurement>
 8008228:	4603      	mov	r3, r0
 800822a:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800822c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d105      	bne.n	8008240 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8008234:	6839      	ldr	r1, [r7, #0]
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f7ff febe 	bl	8007fb8 <VL53L0X_GetRangingMeasurementData>
 800823c:	4603      	mov	r3, r0
 800823e:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8008240:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d105      	bne.n	8008254 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8008248:	2100      	movs	r1, #0
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f000 f962 	bl	8008514 <VL53L0X_ClearInterruptMask>
 8008250:	4603      	mov	r3, r0
 8008252:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8008254:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008258:	4618      	mov	r0, r3
 800825a:	3710      	adds	r7, #16
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}

08008260 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
 8008268:	4608      	mov	r0, r1
 800826a:	4611      	mov	r1, r2
 800826c:	461a      	mov	r2, r3
 800826e:	4603      	mov	r3, r0
 8008270:	70fb      	strb	r3, [r7, #3]
 8008272:	460b      	mov	r3, r1
 8008274:	70bb      	strb	r3, [r7, #2]
 8008276:	4613      	mov	r3, r2
 8008278:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800827a:	2300      	movs	r3, #0
 800827c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800827e:	78fb      	ldrb	r3, [r7, #3]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d002      	beq.n	800828a <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8008284:	23f6      	movs	r3, #246	; 0xf6
 8008286:	73fb      	strb	r3, [r7, #15]
 8008288:	e107      	b.n	800849a <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800828a:	78bb      	ldrb	r3, [r7, #2]
 800828c:	2b14      	cmp	r3, #20
 800828e:	d110      	bne.n	80082b2 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8008290:	7e3b      	ldrb	r3, [r7, #24]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d102      	bne.n	800829c <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8008296:	2310      	movs	r3, #16
 8008298:	73bb      	strb	r3, [r7, #14]
 800829a:	e001      	b.n	80082a0 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800829c:	2301      	movs	r3, #1
 800829e:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 80082a0:	7bbb      	ldrb	r3, [r7, #14]
 80082a2:	461a      	mov	r2, r3
 80082a4:	2184      	movs	r1, #132	; 0x84
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f003 fbbc 	bl	800ba24 <VL53L0X_WrByte>
 80082ac:	4603      	mov	r3, r0
 80082ae:	73fb      	strb	r3, [r7, #15]
 80082b0:	e0f3      	b.n	800849a <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 80082b2:	78bb      	ldrb	r3, [r7, #2]
 80082b4:	2b15      	cmp	r3, #21
 80082b6:	f040 8097 	bne.w	80083e8 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80082ba:	2201      	movs	r2, #1
 80082bc:	21ff      	movs	r1, #255	; 0xff
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f003 fbb0 	bl	800ba24 <VL53L0X_WrByte>
 80082c4:	4603      	mov	r3, r0
 80082c6:	461a      	mov	r2, r3
 80082c8:	7bfb      	ldrb	r3, [r7, #15]
 80082ca:	4313      	orrs	r3, r2
 80082cc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80082ce:	2200      	movs	r2, #0
 80082d0:	2100      	movs	r1, #0
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f003 fba6 	bl	800ba24 <VL53L0X_WrByte>
 80082d8:	4603      	mov	r3, r0
 80082da:	461a      	mov	r2, r3
 80082dc:	7bfb      	ldrb	r3, [r7, #15]
 80082de:	4313      	orrs	r3, r2
 80082e0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80082e2:	2200      	movs	r2, #0
 80082e4:	21ff      	movs	r1, #255	; 0xff
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f003 fb9c 	bl	800ba24 <VL53L0X_WrByte>
 80082ec:	4603      	mov	r3, r0
 80082ee:	461a      	mov	r2, r3
 80082f0:	7bfb      	ldrb	r3, [r7, #15]
 80082f2:	4313      	orrs	r3, r2
 80082f4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80082f6:	2201      	movs	r2, #1
 80082f8:	2180      	movs	r1, #128	; 0x80
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f003 fb92 	bl	800ba24 <VL53L0X_WrByte>
 8008300:	4603      	mov	r3, r0
 8008302:	461a      	mov	r2, r3
 8008304:	7bfb      	ldrb	r3, [r7, #15]
 8008306:	4313      	orrs	r3, r2
 8008308:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800830a:	2202      	movs	r2, #2
 800830c:	2185      	movs	r1, #133	; 0x85
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f003 fb88 	bl	800ba24 <VL53L0X_WrByte>
 8008314:	4603      	mov	r3, r0
 8008316:	461a      	mov	r2, r3
 8008318:	7bfb      	ldrb	r3, [r7, #15]
 800831a:	4313      	orrs	r3, r2
 800831c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800831e:	2204      	movs	r2, #4
 8008320:	21ff      	movs	r1, #255	; 0xff
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f003 fb7e 	bl	800ba24 <VL53L0X_WrByte>
 8008328:	4603      	mov	r3, r0
 800832a:	461a      	mov	r2, r3
 800832c:	7bfb      	ldrb	r3, [r7, #15]
 800832e:	4313      	orrs	r3, r2
 8008330:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8008332:	2200      	movs	r2, #0
 8008334:	21cd      	movs	r1, #205	; 0xcd
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f003 fb74 	bl	800ba24 <VL53L0X_WrByte>
 800833c:	4603      	mov	r3, r0
 800833e:	461a      	mov	r2, r3
 8008340:	7bfb      	ldrb	r3, [r7, #15]
 8008342:	4313      	orrs	r3, r2
 8008344:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8008346:	2211      	movs	r2, #17
 8008348:	21cc      	movs	r1, #204	; 0xcc
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f003 fb6a 	bl	800ba24 <VL53L0X_WrByte>
 8008350:	4603      	mov	r3, r0
 8008352:	461a      	mov	r2, r3
 8008354:	7bfb      	ldrb	r3, [r7, #15]
 8008356:	4313      	orrs	r3, r2
 8008358:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800835a:	2207      	movs	r2, #7
 800835c:	21ff      	movs	r1, #255	; 0xff
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f003 fb60 	bl	800ba24 <VL53L0X_WrByte>
 8008364:	4603      	mov	r3, r0
 8008366:	461a      	mov	r2, r3
 8008368:	7bfb      	ldrb	r3, [r7, #15]
 800836a:	4313      	orrs	r3, r2
 800836c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800836e:	2200      	movs	r2, #0
 8008370:	21be      	movs	r1, #190	; 0xbe
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f003 fb56 	bl	800ba24 <VL53L0X_WrByte>
 8008378:	4603      	mov	r3, r0
 800837a:	461a      	mov	r2, r3
 800837c:	7bfb      	ldrb	r3, [r7, #15]
 800837e:	4313      	orrs	r3, r2
 8008380:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8008382:	2206      	movs	r2, #6
 8008384:	21ff      	movs	r1, #255	; 0xff
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f003 fb4c 	bl	800ba24 <VL53L0X_WrByte>
 800838c:	4603      	mov	r3, r0
 800838e:	461a      	mov	r2, r3
 8008390:	7bfb      	ldrb	r3, [r7, #15]
 8008392:	4313      	orrs	r3, r2
 8008394:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8008396:	2209      	movs	r2, #9
 8008398:	21cc      	movs	r1, #204	; 0xcc
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f003 fb42 	bl	800ba24 <VL53L0X_WrByte>
 80083a0:	4603      	mov	r3, r0
 80083a2:	461a      	mov	r2, r3
 80083a4:	7bfb      	ldrb	r3, [r7, #15]
 80083a6:	4313      	orrs	r3, r2
 80083a8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80083aa:	2200      	movs	r2, #0
 80083ac:	21ff      	movs	r1, #255	; 0xff
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f003 fb38 	bl	800ba24 <VL53L0X_WrByte>
 80083b4:	4603      	mov	r3, r0
 80083b6:	461a      	mov	r2, r3
 80083b8:	7bfb      	ldrb	r3, [r7, #15]
 80083ba:	4313      	orrs	r3, r2
 80083bc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80083be:	2201      	movs	r2, #1
 80083c0:	21ff      	movs	r1, #255	; 0xff
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f003 fb2e 	bl	800ba24 <VL53L0X_WrByte>
 80083c8:	4603      	mov	r3, r0
 80083ca:	461a      	mov	r2, r3
 80083cc:	7bfb      	ldrb	r3, [r7, #15]
 80083ce:	4313      	orrs	r3, r2
 80083d0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80083d2:	2200      	movs	r2, #0
 80083d4:	2100      	movs	r1, #0
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f003 fb24 	bl	800ba24 <VL53L0X_WrByte>
 80083dc:	4603      	mov	r3, r0
 80083de:	461a      	mov	r2, r3
 80083e0:	7bfb      	ldrb	r3, [r7, #15]
 80083e2:	4313      	orrs	r3, r2
 80083e4:	73fb      	strb	r3, [r7, #15]
 80083e6:	e058      	b.n	800849a <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 80083e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d121      	bne.n	8008434 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 80083f0:	787b      	ldrb	r3, [r7, #1]
 80083f2:	2b04      	cmp	r3, #4
 80083f4:	d81b      	bhi.n	800842e <VL53L0X_SetGpioConfig+0x1ce>
 80083f6:	a201      	add	r2, pc, #4	; (adr r2, 80083fc <VL53L0X_SetGpioConfig+0x19c>)
 80083f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083fc:	08008411 	.word	0x08008411
 8008400:	08008417 	.word	0x08008417
 8008404:	0800841d 	.word	0x0800841d
 8008408:	08008423 	.word	0x08008423
 800840c:	08008429 	.word	0x08008429
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8008410:	2300      	movs	r3, #0
 8008412:	73bb      	strb	r3, [r7, #14]
				break;
 8008414:	e00f      	b.n	8008436 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8008416:	2301      	movs	r3, #1
 8008418:	73bb      	strb	r3, [r7, #14]
				break;
 800841a:	e00c      	b.n	8008436 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 800841c:	2302      	movs	r3, #2
 800841e:	73bb      	strb	r3, [r7, #14]
				break;
 8008420:	e009      	b.n	8008436 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8008422:	2303      	movs	r3, #3
 8008424:	73bb      	strb	r3, [r7, #14]
				break;
 8008426:	e006      	b.n	8008436 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8008428:	2304      	movs	r3, #4
 800842a:	73bb      	strb	r3, [r7, #14]
				break;
 800842c:	e003      	b.n	8008436 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 800842e:	23f5      	movs	r3, #245	; 0xf5
 8008430:	73fb      	strb	r3, [r7, #15]
 8008432:	e000      	b.n	8008436 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 8008434:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 8008436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d107      	bne.n	800844e <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 800843e:	7bbb      	ldrb	r3, [r7, #14]
 8008440:	461a      	mov	r2, r3
 8008442:	210a      	movs	r1, #10
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f003 faed 	bl	800ba24 <VL53L0X_WrByte>
 800844a:	4603      	mov	r3, r0
 800844c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800844e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d10f      	bne.n	8008476 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8008456:	7e3b      	ldrb	r3, [r7, #24]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d102      	bne.n	8008462 <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 800845c:	2300      	movs	r3, #0
 800845e:	73bb      	strb	r3, [r7, #14]
 8008460:	e001      	b.n	8008466 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 8008462:	2310      	movs	r3, #16
 8008464:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8008466:	7bbb      	ldrb	r3, [r7, #14]
 8008468:	22ef      	movs	r2, #239	; 0xef
 800846a:	2184      	movs	r1, #132	; 0x84
 800846c:	6878      	ldr	r0, [r7, #4]
 800846e:	f003 fb27 	bl	800bac0 <VL53L0X_UpdateByte>
 8008472:	4603      	mov	r3, r0
 8008474:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8008476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d103      	bne.n	8008486 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	787a      	ldrb	r2, [r7, #1]
 8008482:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8008486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d105      	bne.n	800849a <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800848e:	2100      	movs	r1, #0
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f000 f83f 	bl	8008514 <VL53L0X_ClearInterruptMask>
 8008496:	4603      	mov	r3, r0
 8008498:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800849a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3710      	adds	r7, #16
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	bf00      	nop

080084a8 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b086      	sub	sp, #24
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	60f8      	str	r0, [r7, #12]
 80084b0:	607a      	str	r2, [r7, #4]
 80084b2:	603b      	str	r3, [r7, #0]
 80084b4:	460b      	mov	r3, r1
 80084b6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80084b8:	2300      	movs	r3, #0
 80084ba:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 80084bc:	f107 0314 	add.w	r3, r7, #20
 80084c0:	461a      	mov	r2, r3
 80084c2:	210e      	movs	r1, #14
 80084c4:	68f8      	ldr	r0, [r7, #12]
 80084c6:	f003 fb59 	bl	800bb7c <VL53L0X_RdWord>
 80084ca:	4603      	mov	r3, r0
 80084cc:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80084ce:	8abb      	ldrh	r3, [r7, #20]
 80084d0:	045b      	lsls	r3, r3, #17
 80084d2:	461a      	mov	r2, r3
 80084d4:	4b0e      	ldr	r3, [pc, #56]	; (8008510 <VL53L0X_GetInterruptThresholds+0x68>)
 80084d6:	4013      	ands	r3, r2
 80084d8:	687a      	ldr	r2, [r7, #4]
 80084da:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 80084dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d10f      	bne.n	8008504 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 80084e4:	f107 0314 	add.w	r3, r7, #20
 80084e8:	461a      	mov	r2, r3
 80084ea:	210c      	movs	r1, #12
 80084ec:	68f8      	ldr	r0, [r7, #12]
 80084ee:	f003 fb45 	bl	800bb7c <VL53L0X_RdWord>
 80084f2:	4603      	mov	r3, r0
 80084f4:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80084f6:	8abb      	ldrh	r3, [r7, #20]
 80084f8:	045b      	lsls	r3, r3, #17
 80084fa:	461a      	mov	r2, r3
 80084fc:	4b04      	ldr	r3, [pc, #16]	; (8008510 <VL53L0X_GetInterruptThresholds+0x68>)
 80084fe:	4013      	ands	r3, r2
		*pThresholdHigh =
 8008500:	683a      	ldr	r2, [r7, #0]
 8008502:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008504:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008508:	4618      	mov	r0, r3
 800850a:	3718      	adds	r7, #24
 800850c:	46bd      	mov	sp, r7
 800850e:	bd80      	pop	{r7, pc}
 8008510:	1ffe0000 	.word	0x1ffe0000

08008514 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b084      	sub	sp, #16
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
 800851c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800851e:	2300      	movs	r3, #0
 8008520:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 8008522:	2300      	movs	r3, #0
 8008524:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8008526:	2201      	movs	r2, #1
 8008528:	210b      	movs	r1, #11
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f003 fa7a 	bl	800ba24 <VL53L0X_WrByte>
 8008530:	4603      	mov	r3, r0
 8008532:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8008534:	2200      	movs	r2, #0
 8008536:	210b      	movs	r1, #11
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f003 fa73 	bl	800ba24 <VL53L0X_WrByte>
 800853e:	4603      	mov	r3, r0
 8008540:	461a      	mov	r2, r3
 8008542:	7bfb      	ldrb	r3, [r7, #15]
 8008544:	4313      	orrs	r3, r2
 8008546:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8008548:	f107 030d 	add.w	r3, r7, #13
 800854c:	461a      	mov	r2, r3
 800854e:	2113      	movs	r1, #19
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f003 fae9 	bl	800bb28 <VL53L0X_RdByte>
 8008556:	4603      	mov	r3, r0
 8008558:	461a      	mov	r2, r3
 800855a:	7bfb      	ldrb	r3, [r7, #15]
 800855c:	4313      	orrs	r3, r2
 800855e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8008560:	7bbb      	ldrb	r3, [r7, #14]
 8008562:	3301      	adds	r3, #1
 8008564:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8008566:	7b7b      	ldrb	r3, [r7, #13]
 8008568:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800856c:	2b00      	cmp	r3, #0
 800856e:	d006      	beq.n	800857e <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8008570:	7bbb      	ldrb	r3, [r7, #14]
 8008572:	2b02      	cmp	r3, #2
 8008574:	d803      	bhi.n	800857e <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8008576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d0d3      	beq.n	8008526 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800857e:	7bbb      	ldrb	r3, [r7, #14]
 8008580:	2b02      	cmp	r3, #2
 8008582:	d901      	bls.n	8008588 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8008584:	23f4      	movs	r3, #244	; 0xf4
 8008586:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8008588:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800858c:	4618      	mov	r0, r3
 800858e:	3710      	adds	r7, #16
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}

08008594 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b084      	sub	sp, #16
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800859e:	2300      	movs	r3, #0
 80085a0:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80085a2:	f107 030e 	add.w	r3, r7, #14
 80085a6:	461a      	mov	r2, r3
 80085a8:	2113      	movs	r1, #19
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f003 fabc 	bl	800bb28 <VL53L0X_RdByte>
 80085b0:	4603      	mov	r3, r0
 80085b2:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 80085b4:	7bbb      	ldrb	r3, [r7, #14]
 80085b6:	f003 0207 	and.w	r2, r3, #7
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 80085be:	7bbb      	ldrb	r3, [r7, #14]
 80085c0:	f003 0318 	and.w	r3, r3, #24
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d001      	beq.n	80085cc <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 80085c8:	23fa      	movs	r3, #250	; 0xfa
 80085ca:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80085cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b086      	sub	sp, #24
 80085dc:	af00      	add	r7, sp, #0
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80085e4:	2300      	movs	r3, #0
 80085e6:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 80085e8:	687a      	ldr	r2, [r7, #4]
 80085ea:	68b9      	ldr	r1, [r7, #8]
 80085ec:	68f8      	ldr	r0, [r7, #12]
 80085ee:	f000 fa03 	bl	80089f8 <VL53L0X_perform_ref_spad_management>
 80085f2:	4603      	mov	r3, r0
 80085f4:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 80085f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	3718      	adds	r7, #24
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}

08008602 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8008602:	b580      	push	{r7, lr}
 8008604:	b084      	sub	sp, #16
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
 800860a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800860c:	2300      	movs	r3, #0
 800860e:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 8008610:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8008614:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8008616:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800861a:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 800861c:	f107 0308 	add.w	r3, r7, #8
 8008620:	461a      	mov	r2, r3
 8008622:	2128      	movs	r1, #40	; 0x28
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f003 faa9 	bl	800bb7c <VL53L0X_RdWord>
 800862a:	4603      	mov	r3, r0
 800862c:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800862e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d11e      	bne.n	8008674 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8008636:	893b      	ldrh	r3, [r7, #8]
 8008638:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800863c:	b29b      	uxth	r3, r3
 800863e:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8008640:	893b      	ldrh	r3, [r7, #8]
 8008642:	461a      	mov	r2, r3
 8008644:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008648:	429a      	cmp	r2, r3
 800864a:	dd0b      	ble.n	8008664 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 800864c:	893a      	ldrh	r2, [r7, #8]
 800864e:	897b      	ldrh	r3, [r7, #10]
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	b29b      	uxth	r3, r3
 8008654:	b21b      	sxth	r3, r3
 8008656:	461a      	mov	r2, r3
					* 250;
 8008658:	23fa      	movs	r3, #250	; 0xfa
 800865a:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	601a      	str	r2, [r3, #0]
 8008662:	e007      	b.n	8008674 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8008664:	893b      	ldrh	r3, [r7, #8]
 8008666:	b21b      	sxth	r3, r3
 8008668:	461a      	mov	r2, r3
 800866a:	23fa      	movs	r3, #250	; 0xfa
 800866c:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8008674:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008678:	4618      	mov	r0, r3
 800867a:	3710      	adds	r7, #16
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}

08008680 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8008680:	b480      	push	{r7}
 8008682:	b08b      	sub	sp, #44	; 0x2c
 8008684:	af00      	add	r7, sp, #0
 8008686:	60f8      	str	r0, [r7, #12]
 8008688:	60b9      	str	r1, [r7, #8]
 800868a:	607a      	str	r2, [r7, #4]
 800868c:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800868e:	2308      	movs	r3, #8
 8008690:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 8008692:	2300      	movs	r3, #0
 8008694:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	f04f 32ff 	mov.w	r2, #4294967295
 800869c:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	69bb      	ldr	r3, [r7, #24]
 80086a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80086a6:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	69ba      	ldr	r2, [r7, #24]
 80086ac:	fbb3 f2f2 	udiv	r2, r3, r2
 80086b0:	69b9      	ldr	r1, [r7, #24]
 80086b2:	fb01 f202 	mul.w	r2, r1, r2
 80086b6:	1a9b      	subs	r3, r3, r2
 80086b8:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	627b      	str	r3, [r7, #36]	; 0x24
 80086be:	e030      	b.n	8008722 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 80086c0:	2300      	movs	r3, #0
 80086c2:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 80086c4:	68fa      	ldr	r2, [r7, #12]
 80086c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086c8:	4413      	add	r3, r2
 80086ca:	781b      	ldrb	r3, [r3, #0]
 80086cc:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 80086ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	429a      	cmp	r2, r3
 80086d4:	d11e      	bne.n	8008714 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 80086d6:	7ffa      	ldrb	r2, [r7, #31]
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	fa42 f303 	asr.w	r3, r2, r3
 80086de:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 80086e0:	693b      	ldr	r3, [r7, #16]
 80086e2:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 80086e4:	e016      	b.n	8008714 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 80086e6:	7ffb      	ldrb	r3, [r7, #31]
 80086e8:	f003 0301 	and.w	r3, r3, #1
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d00b      	beq.n	8008708 <get_next_good_spad+0x88>
				success = 1;
 80086f0:	2301      	movs	r3, #1
 80086f2:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 80086f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086f6:	69ba      	ldr	r2, [r7, #24]
 80086f8:	fb03 f202 	mul.w	r2, r3, r2
 80086fc:	6a3b      	ldr	r3, [r7, #32]
 80086fe:	4413      	add	r3, r2
 8008700:	461a      	mov	r2, r3
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	601a      	str	r2, [r3, #0]
				break;
 8008706:	e009      	b.n	800871c <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8008708:	7ffb      	ldrb	r3, [r7, #31]
 800870a:	085b      	lsrs	r3, r3, #1
 800870c:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800870e:	6a3b      	ldr	r3, [r7, #32]
 8008710:	3301      	adds	r3, #1
 8008712:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8008714:	6a3a      	ldr	r2, [r7, #32]
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	429a      	cmp	r2, r3
 800871a:	d3e4      	bcc.n	80086e6 <get_next_good_spad+0x66>
				coarseIndex++) {
 800871c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800871e:	3301      	adds	r3, #1
 8008720:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8008722:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	429a      	cmp	r2, r3
 8008728:	d202      	bcs.n	8008730 <get_next_good_spad+0xb0>
 800872a:	7fbb      	ldrb	r3, [r7, #30]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d0c7      	beq.n	80086c0 <get_next_good_spad+0x40>
		}
	}
}
 8008730:	bf00      	nop
 8008732:	372c      	adds	r7, #44	; 0x2c
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr

0800873c <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 800873c:	b480      	push	{r7}
 800873e:	b085      	sub	sp, #20
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8008744:	2301      	movs	r3, #1
 8008746:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	099b      	lsrs	r3, r3, #6
 800874c:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800874e:	4a07      	ldr	r2, [pc, #28]	; (800876c <is_aperture+0x30>)
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d101      	bne.n	800875e <is_aperture+0x22>
		isAperture = 0;
 800875a:	2300      	movs	r3, #0
 800875c:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800875e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008760:	4618      	mov	r0, r3
 8008762:	3714      	adds	r7, #20
 8008764:	46bd      	mov	sp, r7
 8008766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876a:	4770      	bx	lr
 800876c:	200002bc 	.word	0x200002bc

08008770 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8008770:	b480      	push	{r7}
 8008772:	b089      	sub	sp, #36	; 0x24
 8008774:	af00      	add	r7, sp, #0
 8008776:	60f8      	str	r0, [r7, #12]
 8008778:	60b9      	str	r1, [r7, #8]
 800877a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800877c:	2300      	movs	r3, #0
 800877e:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8008780:	2308      	movs	r3, #8
 8008782:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8008784:	687a      	ldr	r2, [r7, #4]
 8008786:	69bb      	ldr	r3, [r7, #24]
 8008788:	fbb2 f3f3 	udiv	r3, r2, r3
 800878c:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	69ba      	ldr	r2, [r7, #24]
 8008792:	fbb3 f2f2 	udiv	r2, r3, r2
 8008796:	69b9      	ldr	r1, [r7, #24]
 8008798:	fb01 f202 	mul.w	r2, r1, r2
 800879c:	1a9b      	subs	r3, r3, r2
 800879e:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 80087a0:	697a      	ldr	r2, [r7, #20]
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d302      	bcc.n	80087ae <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 80087a8:	23ce      	movs	r3, #206	; 0xce
 80087aa:	77fb      	strb	r3, [r7, #31]
 80087ac:	e010      	b.n	80087d0 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 80087ae:	68fa      	ldr	r2, [r7, #12]
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	4413      	add	r3, r2
 80087b4:	781b      	ldrb	r3, [r3, #0]
 80087b6:	b25a      	sxtb	r2, r3
 80087b8:	2101      	movs	r1, #1
 80087ba:	693b      	ldr	r3, [r7, #16]
 80087bc:	fa01 f303 	lsl.w	r3, r1, r3
 80087c0:	b25b      	sxtb	r3, r3
 80087c2:	4313      	orrs	r3, r2
 80087c4:	b259      	sxtb	r1, r3
 80087c6:	68fa      	ldr	r2, [r7, #12]
 80087c8:	697b      	ldr	r3, [r7, #20]
 80087ca:	4413      	add	r3, r2
 80087cc:	b2ca      	uxtb	r2, r1
 80087ce:	701a      	strb	r2, [r3, #0]

	return status;
 80087d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	3724      	adds	r7, #36	; 0x24
 80087d8:	46bd      	mov	sp, r7
 80087da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087de:	4770      	bx	lr

080087e0 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b084      	sub	sp, #16
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 80087ea:	2306      	movs	r3, #6
 80087ec:	683a      	ldr	r2, [r7, #0]
 80087ee:	21b0      	movs	r1, #176	; 0xb0
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f003 f8bb 	bl	800b96c <VL53L0X_WriteMulti>
 80087f6:	4603      	mov	r3, r0
 80087f8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 80087fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3710      	adds	r7, #16
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}

08008806 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8008806:	b580      	push	{r7, lr}
 8008808:	b084      	sub	sp, #16
 800880a:	af00      	add	r7, sp, #0
 800880c:	6078      	str	r0, [r7, #4]
 800880e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8008810:	2306      	movs	r3, #6
 8008812:	683a      	ldr	r2, [r7, #0]
 8008814:	21b0      	movs	r1, #176	; 0xb0
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f003 f8d8 	bl	800b9cc <VL53L0X_ReadMulti>
 800881c:	4603      	mov	r3, r0
 800881e:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 8008820:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008824:	4618      	mov	r0, r3
 8008826:	3710      	adds	r7, #16
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}

0800882c <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b08c      	sub	sp, #48	; 0x30
 8008830:	af00      	add	r7, sp, #0
 8008832:	60f8      	str	r0, [r7, #12]
 8008834:	607a      	str	r2, [r7, #4]
 8008836:	603b      	str	r3, [r7, #0]
 8008838:	460b      	mov	r3, r1
 800883a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800883c:	2300      	movs	r3, #0
 800883e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 8008842:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008844:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8008846:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008848:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800884a:	2300      	movs	r3, #0
 800884c:	62bb      	str	r3, [r7, #40]	; 0x28
 800884e:	e02b      	b.n	80088a8 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8008850:	f107 031c 	add.w	r3, r7, #28
 8008854:	6a3a      	ldr	r2, [r7, #32]
 8008856:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f7ff ff11 	bl	8008680 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800885e:	69fb      	ldr	r3, [r7, #28]
 8008860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008864:	d103      	bne.n	800886e <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008866:	23ce      	movs	r3, #206	; 0xce
 8008868:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800886c:	e020      	b.n	80088b0 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800886e:	69fb      	ldr	r3, [r7, #28]
 8008870:	461a      	mov	r2, r3
 8008872:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008874:	4413      	add	r3, r2
 8008876:	4618      	mov	r0, r3
 8008878:	f7ff ff60 	bl	800873c <is_aperture>
 800887c:	4603      	mov	r3, r0
 800887e:	461a      	mov	r2, r3
 8008880:	7afb      	ldrb	r3, [r7, #11]
 8008882:	4293      	cmp	r3, r2
 8008884:	d003      	beq.n	800888e <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008886:	23ce      	movs	r3, #206	; 0xce
 8008888:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800888c:	e010      	b.n	80088b0 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 800888e:	69fb      	ldr	r3, [r7, #28]
 8008890:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 8008892:	6a3a      	ldr	r2, [r7, #32]
 8008894:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008896:	6838      	ldr	r0, [r7, #0]
 8008898:	f7ff ff6a 	bl	8008770 <enable_spad_bit>
		currentSpad++;
 800889c:	6a3b      	ldr	r3, [r7, #32]
 800889e:	3301      	adds	r3, #1
 80088a0:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80088a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088a4:	3301      	adds	r3, #1
 80088a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80088a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80088aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d3cf      	bcc.n	8008850 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 80088b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80088b2:	6a3a      	ldr	r2, [r7, #32]
 80088b4:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 80088b6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d106      	bne.n	80088cc <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 80088be:	6839      	ldr	r1, [r7, #0]
 80088c0:	68f8      	ldr	r0, [r7, #12]
 80088c2:	f7ff ff8d 	bl	80087e0 <set_ref_spad_map>
 80088c6:	4603      	mov	r3, r0
 80088c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 80088cc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d121      	bne.n	8008918 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 80088d4:	f107 0314 	add.w	r3, r7, #20
 80088d8:	4619      	mov	r1, r3
 80088da:	68f8      	ldr	r0, [r7, #12]
 80088dc:	f7ff ff93 	bl	8008806 <get_ref_spad_map>
 80088e0:	4603      	mov	r3, r0
 80088e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 80088e6:	2300      	movs	r3, #0
 80088e8:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 80088ea:	e011      	b.n	8008910 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 80088ec:	683a      	ldr	r2, [r7, #0]
 80088ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f0:	4413      	add	r3, r2
 80088f2:	781a      	ldrb	r2, [r3, #0]
 80088f4:	f107 0114 	add.w	r1, r7, #20
 80088f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088fa:	440b      	add	r3, r1
 80088fc:	781b      	ldrb	r3, [r3, #0]
 80088fe:	429a      	cmp	r2, r3
 8008900:	d003      	beq.n	800890a <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008902:	23ce      	movs	r3, #206	; 0xce
 8008904:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8008908:	e006      	b.n	8008918 <enable_ref_spads+0xec>
			}
			i++;
 800890a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800890c:	3301      	adds	r3, #1
 800890e:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 8008910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008914:	429a      	cmp	r2, r3
 8008916:	d3e9      	bcc.n	80088ec <enable_ref_spads+0xc0>
		}
	}
	return status;
 8008918:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800891c:	4618      	mov	r0, r3
 800891e:	3730      	adds	r7, #48	; 0x30
 8008920:	46bd      	mov	sp, r7
 8008922:	bd80      	pop	{r7, pc}

08008924 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b08a      	sub	sp, #40	; 0x28
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
 800892c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800892e:	2300      	movs	r3, #0
 8008930:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8008934:	2300      	movs	r3, #0
 8008936:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8008940:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8008944:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008948:	2b00      	cmp	r3, #0
 800894a:	d107      	bne.n	800895c <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 800894c:	22c0      	movs	r2, #192	; 0xc0
 800894e:	2101      	movs	r1, #1
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f003 f867 	bl	800ba24 <VL53L0X_WrByte>
 8008956:	4603      	mov	r3, r0
 8008958:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 800895c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008960:	2b00      	cmp	r3, #0
 8008962:	d108      	bne.n	8008976 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8008964:	f107 0308 	add.w	r3, r7, #8
 8008968:	4619      	mov	r1, r3
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f7ff fc48 	bl	8008200 <VL53L0X_PerformSingleRangingMeasurement>
 8008970:	4603      	mov	r3, r0
 8008972:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8008976:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800897a:	2b00      	cmp	r3, #0
 800897c:	d107      	bne.n	800898e <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800897e:	2201      	movs	r2, #1
 8008980:	21ff      	movs	r1, #255	; 0xff
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f003 f84e 	bl	800ba24 <VL53L0X_WrByte>
 8008988:	4603      	mov	r3, r0
 800898a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 800898e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008992:	2b00      	cmp	r3, #0
 8008994:	d107      	bne.n	80089a6 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8008996:	683a      	ldr	r2, [r7, #0]
 8008998:	21b6      	movs	r1, #182	; 0xb6
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f003 f8ee 	bl	800bb7c <VL53L0X_RdWord>
 80089a0:	4603      	mov	r3, r0
 80089a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 80089a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d107      	bne.n	80089be <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80089ae:	2200      	movs	r2, #0
 80089b0:	21ff      	movs	r1, #255	; 0xff
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	f003 f836 	bl	800ba24 <VL53L0X_WrByte>
 80089b8:	4603      	mov	r3, r0
 80089ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 80089be:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d112      	bne.n	80089ec <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80089c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80089ca:	461a      	mov	r2, r3
 80089cc:	2101      	movs	r1, #1
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f003 f828 	bl	800ba24 <VL53L0X_WrByte>
 80089d4:	4603      	mov	r3, r0
 80089d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 80089da:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d104      	bne.n	80089ec <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80089e8:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 80089ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	3728      	adds	r7, #40	; 0x28
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}

080089f8 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 80089f8:	b590      	push	{r4, r7, lr}
 80089fa:	b09d      	sub	sp, #116	; 0x74
 80089fc:	af06      	add	r7, sp, #24
 80089fe:	60f8      	str	r0, [r7, #12]
 8008a00:	60b9      	str	r1, [r7, #8]
 8008a02:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008a04:	2300      	movs	r3, #0
 8008a06:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8008a0a:	23b4      	movs	r3, #180	; 0xb4
 8008a0c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 8008a10:	2303      	movs	r3, #3
 8008a12:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 8008a14:	232c      	movs	r3, #44	; 0x2c
 8008a16:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8008a20:	2300      	movs	r3, #0
 8008a22:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8008a24:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8008a28:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 8008a32:	2306      	movs	r3, #6
 8008a34:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 8008a36:	2300      	movs	r3, #0
 8008a38:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 8008a44:	2300      	movs	r3, #0
 8008a46:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8008a50:	2300      	movs	r3, #0
 8008a52:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 8008a5c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8008a5e:	2300      	movs	r3, #0
 8008a60:	64bb      	str	r3, [r7, #72]	; 0x48
 8008a62:	e009      	b.n	8008a78 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008a64:	68fa      	ldr	r2, [r7, #12]
 8008a66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a68:	4413      	add	r3, r2
 8008a6a:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8008a6e:	2200      	movs	r2, #0
 8008a70:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8008a72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a74:	3301      	adds	r3, #1
 8008a76:	64bb      	str	r3, [r7, #72]	; 0x48
 8008a78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d3f1      	bcc.n	8008a64 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008a80:	2201      	movs	r2, #1
 8008a82:	21ff      	movs	r1, #255	; 0xff
 8008a84:	68f8      	ldr	r0, [r7, #12]
 8008a86:	f002 ffcd 	bl	800ba24 <VL53L0X_WrByte>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8008a90:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d107      	bne.n	8008aa8 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8008a98:	2200      	movs	r2, #0
 8008a9a:	214f      	movs	r1, #79	; 0x4f
 8008a9c:	68f8      	ldr	r0, [r7, #12]
 8008a9e:	f002 ffc1 	bl	800ba24 <VL53L0X_WrByte>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8008aa8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d107      	bne.n	8008ac0 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8008ab0:	222c      	movs	r2, #44	; 0x2c
 8008ab2:	214e      	movs	r1, #78	; 0x4e
 8008ab4:	68f8      	ldr	r0, [r7, #12]
 8008ab6:	f002 ffb5 	bl	800ba24 <VL53L0X_WrByte>
 8008aba:	4603      	mov	r3, r0
 8008abc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8008ac0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d107      	bne.n	8008ad8 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008ac8:	2200      	movs	r2, #0
 8008aca:	21ff      	movs	r1, #255	; 0xff
 8008acc:	68f8      	ldr	r0, [r7, #12]
 8008ace:	f002 ffa9 	bl	800ba24 <VL53L0X_WrByte>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8008ad8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d109      	bne.n	8008af4 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8008ae0:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	21b6      	movs	r1, #182	; 0xb6
 8008ae8:	68f8      	ldr	r0, [r7, #12]
 8008aea:	f002 ff9b 	bl	800ba24 <VL53L0X_WrByte>
 8008aee:	4603      	mov	r3, r0
 8008af0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8008af4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d107      	bne.n	8008b0c <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8008afc:	2200      	movs	r2, #0
 8008afe:	2180      	movs	r1, #128	; 0x80
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f002 ff8f 	bl	800ba24 <VL53L0X_WrByte>
 8008b06:	4603      	mov	r3, r0
 8008b08:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8008b0c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d10a      	bne.n	8008b2a <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8008b14:	f107 0210 	add.w	r2, r7, #16
 8008b18:	f107 0111 	add.w	r1, r7, #17
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	68f8      	ldr	r0, [r7, #12]
 8008b20:	f000 fbbb 	bl	800929a <VL53L0X_perform_ref_calibration>
 8008b24:	4603      	mov	r3, r0
 8008b26:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8008b2a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d121      	bne.n	8008b76 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8008b32:	2300      	movs	r3, #0
 8008b34:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 8008b36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b38:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 8008b3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b40:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 8008b4e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8008b52:	f107 0218 	add.w	r2, r7, #24
 8008b56:	9204      	str	r2, [sp, #16]
 8008b58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b5a:	9203      	str	r2, [sp, #12]
 8008b5c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008b5e:	9202      	str	r2, [sp, #8]
 8008b60:	9301      	str	r3, [sp, #4]
 8008b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b64:	9300      	str	r3, [sp, #0]
 8008b66:	4623      	mov	r3, r4
 8008b68:	4602      	mov	r2, r0
 8008b6a:	68f8      	ldr	r0, [r7, #12]
 8008b6c:	f7ff fe5e 	bl	800882c <enable_ref_spads>
 8008b70:	4603      	mov	r3, r0
 8008b72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008b76:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d174      	bne.n	8008c68 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8008b7e:	69bb      	ldr	r3, [r7, #24]
 8008b80:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 8008b82:	f107 0312 	add.w	r3, r7, #18
 8008b86:	4619      	mov	r1, r3
 8008b88:	68f8      	ldr	r0, [r7, #12]
 8008b8a:	f7ff fecb 	bl	8008924 <perform_ref_signal_measurement>
 8008b8e:	4603      	mov	r3, r0
 8008b90:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8008b94:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d161      	bne.n	8008c60 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8008b9c:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8008b9e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	d25d      	bcs.n	8008c60 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	64bb      	str	r3, [r7, #72]	; 0x48
 8008ba8:	e009      	b.n	8008bbe <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008baa:	68fa      	ldr	r2, [r7, #12]
 8008bac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008bae:	4413      	add	r3, r2
 8008bb0:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8008bb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008bba:	3301      	adds	r3, #1
 8008bbc:	64bb      	str	r3, [r7, #72]	; 0x48
 8008bbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bc2:	429a      	cmp	r2, r3
 8008bc4:	d3f1      	bcc.n	8008baa <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8008bc6:	e002      	b.n	8008bce <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8008bc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008bca:	3301      	adds	r3, #1
 8008bcc:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8008bce:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8008bd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008bd4:	4413      	add	r3, r2
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f7ff fdb0 	bl	800873c <is_aperture>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d103      	bne.n	8008bea <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8008be2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008be6:	429a      	cmp	r2, r3
 8008be8:	d3ee      	bcc.n	8008bc8 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8008bea:	2301      	movs	r3, #1
 8008bec:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 8008bee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bf0:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 8008bfe:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8008c02:	f107 0218 	add.w	r2, r7, #24
 8008c06:	9204      	str	r2, [sp, #16]
 8008c08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c0a:	9203      	str	r2, [sp, #12]
 8008c0c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008c0e:	9202      	str	r2, [sp, #8]
 8008c10:	9301      	str	r3, [sp, #4]
 8008c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c14:	9300      	str	r3, [sp, #0]
 8008c16:	4623      	mov	r3, r4
 8008c18:	4602      	mov	r2, r0
 8008c1a:	68f8      	ldr	r0, [r7, #12]
 8008c1c:	f7ff fe06 	bl	800882c <enable_ref_spads>
 8008c20:	4603      	mov	r3, r0
 8008c22:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8008c26:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d11b      	bne.n	8008c66 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 8008c32:	f107 0312 	add.w	r3, r7, #18
 8008c36:	4619      	mov	r1, r3
 8008c38:	68f8      	ldr	r0, [r7, #12]
 8008c3a:	f7ff fe73 	bl	8008924 <perform_ref_signal_measurement>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8008c44:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d10c      	bne.n	8008c66 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8008c4c:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8008c4e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008c50:	429a      	cmp	r2, r3
 8008c52:	d208      	bcs.n	8008c66 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8008c54:	2301      	movs	r3, #1
 8008c56:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 8008c5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c5c:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8008c5e:	e002      	b.n	8008c66 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8008c60:	2300      	movs	r3, #0
 8008c62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008c64:	e000      	b.n	8008c68 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8008c66:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8008c68:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	f040 80af 	bne.w	8008dd0 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8008c72:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8008c74:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008c76:	429a      	cmp	r2, r3
 8008c78:	f240 80aa 	bls.w	8008dd0 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8008c7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c7e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 8008c82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c84:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	f503 7192 	add.w	r1, r3, #292	; 0x124
 8008c8c:	f107 031c 	add.w	r3, r7, #28
 8008c90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c92:	4618      	mov	r0, r3
 8008c94:	f003 f820 	bl	800bcd8 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8008c98:	8a7b      	ldrh	r3, [r7, #18]
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008c9e:	1ad3      	subs	r3, r2, r3
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	bfb8      	it	lt
 8008ca4:	425b      	neglt	r3, r3
 8008ca6:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8008ca8:	2300      	movs	r3, #0
 8008caa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 8008cae:	e086      	b.n	8008dbe <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 8008cb6:	f107 0314 	add.w	r3, r7, #20
 8008cba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008cbc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008cbe:	f7ff fcdf 	bl	8008680 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8008cc2:	697b      	ldr	r3, [r7, #20]
 8008cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cc8:	d103      	bne.n	8008cd2 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008cca:	23ce      	movs	r3, #206	; 0xce
 8008ccc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8008cd0:	e07e      	b.n	8008dd0 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8008cd2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8008cd6:	697a      	ldr	r2, [r7, #20]
 8008cd8:	4413      	add	r3, r2
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f7ff fd2e 	bl	800873c <is_aperture>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d003      	beq.n	8008cf2 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8008cea:	2301      	movs	r3, #1
 8008cec:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 8008cf0:	e06e      	b.n	8008dd0 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8008cf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cf4:	3301      	adds	r3, #1
 8008cf6:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 8008d02:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008d04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d06:	4618      	mov	r0, r3
 8008d08:	f7ff fd32 	bl	8008770 <enable_spad_bit>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8008d12:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d10c      	bne.n	8008d34 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8008d1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d1c:	3301      	adds	r3, #1
 8008d1e:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 8008d26:	4619      	mov	r1, r3
 8008d28:	68f8      	ldr	r0, [r7, #12]
 8008d2a:	f7ff fd59 	bl	80087e0 <set_ref_spad_map>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8008d34:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d146      	bne.n	8008dca <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8008d3c:	f107 0312 	add.w	r3, r7, #18
 8008d40:	4619      	mov	r1, r3
 8008d42:	68f8      	ldr	r0, [r7, #12]
 8008d44:	f7ff fdee 	bl	8008924 <perform_ref_signal_measurement>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8008d4e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d13b      	bne.n	8008dce <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8008d56:	8a7b      	ldrh	r3, [r7, #18]
 8008d58:	461a      	mov	r2, r3
 8008d5a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008d5c:	1ad3      	subs	r3, r2, r3
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	bfb8      	it	lt
 8008d62:	425b      	neglt	r3, r3
 8008d64:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 8008d66:	8a7b      	ldrh	r3, [r7, #18]
 8008d68:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d21c      	bcs.n	8008da8 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8008d6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d72:	429a      	cmp	r2, r3
 8008d74:	d914      	bls.n	8008da0 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8008d76:	f107 031c 	add.w	r3, r7, #28
 8008d7a:	4619      	mov	r1, r3
 8008d7c:	68f8      	ldr	r0, [r7, #12]
 8008d7e:	f7ff fd2f 	bl	80087e0 <set_ref_spad_map>
 8008d82:	4603      	mov	r3, r0
 8008d84:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 8008d8e:	f107 011c 	add.w	r1, r7, #28
 8008d92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d94:	4618      	mov	r0, r3
 8008d96:	f002 ff9f 	bl	800bcd8 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8008d9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d9c:	3b01      	subs	r3, #1
 8008d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 8008da0:	2301      	movs	r3, #1
 8008da2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008da6:	e00a      	b.n	8008dbe <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8008da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008daa:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 8008db2:	f107 031c 	add.w	r3, r7, #28
 8008db6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008db8:	4618      	mov	r0, r3
 8008dba:	f002 ff8d 	bl	800bcd8 <memcpy>
		while (!complete) {
 8008dbe:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	f43f af74 	beq.w	8008cb0 <VL53L0X_perform_ref_spad_management+0x2b8>
 8008dc8:	e002      	b.n	8008dd0 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8008dca:	bf00      	nop
 8008dcc:	e000      	b.n	8008dd0 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8008dce:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008dd0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d115      	bne.n	8008e04 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008ddc:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8008de4:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	2201      	movs	r2, #1
 8008dea:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	b2da      	uxtb	r2, r3
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	781a      	ldrb	r2, [r3, #0]
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8008e04:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	375c      	adds	r7, #92	; 0x5c
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd90      	pop	{r4, r7, pc}

08008e10 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8008e10:	b590      	push	{r4, r7, lr}
 8008e12:	b093      	sub	sp, #76	; 0x4c
 8008e14:	af06      	add	r7, sp, #24
 8008e16:	60f8      	str	r0, [r7, #12]
 8008e18:	60b9      	str	r1, [r7, #8]
 8008e1a:	4613      	mov	r3, r2
 8008e1c:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 8008e24:	2300      	movs	r3, #0
 8008e26:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 8008e28:	23b4      	movs	r3, #180	; 0xb4
 8008e2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 8008e2e:	2306      	movs	r3, #6
 8008e30:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8008e32:	232c      	movs	r3, #44	; 0x2c
 8008e34:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008e36:	2201      	movs	r2, #1
 8008e38:	21ff      	movs	r1, #255	; 0xff
 8008e3a:	68f8      	ldr	r0, [r7, #12]
 8008e3c:	f002 fdf2 	bl	800ba24 <VL53L0X_WrByte>
 8008e40:	4603      	mov	r3, r0
 8008e42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8008e46:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d107      	bne.n	8008e5e <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8008e4e:	2200      	movs	r2, #0
 8008e50:	214f      	movs	r1, #79	; 0x4f
 8008e52:	68f8      	ldr	r0, [r7, #12]
 8008e54:	f002 fde6 	bl	800ba24 <VL53L0X_WrByte>
 8008e58:	4603      	mov	r3, r0
 8008e5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8008e5e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d107      	bne.n	8008e76 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8008e66:	222c      	movs	r2, #44	; 0x2c
 8008e68:	214e      	movs	r1, #78	; 0x4e
 8008e6a:	68f8      	ldr	r0, [r7, #12]
 8008e6c:	f002 fdda 	bl	800ba24 <VL53L0X_WrByte>
 8008e70:	4603      	mov	r3, r0
 8008e72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8008e76:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d107      	bne.n	8008e8e <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008e7e:	2200      	movs	r2, #0
 8008e80:	21ff      	movs	r1, #255	; 0xff
 8008e82:	68f8      	ldr	r0, [r7, #12]
 8008e84:	f002 fdce 	bl	800ba24 <VL53L0X_WrByte>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8008e8e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d109      	bne.n	8008eaa <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8008e96:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	21b6      	movs	r1, #182	; 0xb6
 8008e9e:	68f8      	ldr	r0, [r7, #12]
 8008ea0:	f002 fdc0 	bl	800ba24 <VL53L0X_WrByte>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8008eaa:	2300      	movs	r3, #0
 8008eac:	627b      	str	r3, [r7, #36]	; 0x24
 8008eae:	e009      	b.n	8008ec4 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008eb0:	68fa      	ldr	r2, [r7, #12]
 8008eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eb4:	4413      	add	r3, r2
 8008eb6:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8008eba:	2200      	movs	r2, #0
 8008ebc:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8008ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec0:	3301      	adds	r3, #1
 8008ec2:	627b      	str	r3, [r7, #36]	; 0x24
 8008ec4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ec6:	69fb      	ldr	r3, [r7, #28]
 8008ec8:	429a      	cmp	r2, r3
 8008eca:	d3f1      	bcc.n	8008eb0 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8008ecc:	79fb      	ldrb	r3, [r7, #7]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d011      	beq.n	8008ef6 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8008ed2:	e002      	b.n	8008eda <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8008ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ed6:	3301      	adds	r3, #1
 8008ed8:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8008eda:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8008ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ee0:	4413      	add	r3, r2
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f7ff fc2a 	bl	800873c <is_aperture>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d103      	bne.n	8008ef6 <VL53L0X_set_reference_spads+0xe6>
 8008eee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ef0:	69bb      	ldr	r3, [r7, #24]
 8008ef2:	429a      	cmp	r2, r3
 8008ef4:	d3ee      	bcc.n	8008ed4 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 8008f02:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008f06:	79f9      	ldrb	r1, [r7, #7]
 8008f08:	f107 0214 	add.w	r2, r7, #20
 8008f0c:	9204      	str	r2, [sp, #16]
 8008f0e:	68ba      	ldr	r2, [r7, #8]
 8008f10:	9203      	str	r2, [sp, #12]
 8008f12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f14:	9202      	str	r2, [sp, #8]
 8008f16:	9301      	str	r3, [sp, #4]
 8008f18:	69fb      	ldr	r3, [r7, #28]
 8008f1a:	9300      	str	r3, [sp, #0]
 8008f1c:	4623      	mov	r3, r4
 8008f1e:	4602      	mov	r2, r0
 8008f20:	68f8      	ldr	r0, [r7, #12]
 8008f22:	f7ff fc83 	bl	800882c <enable_ref_spads>
 8008f26:	4603      	mov	r3, r0
 8008f28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8008f2c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d10c      	bne.n	8008f4e <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2201      	movs	r2, #1
 8008f38:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	b2da      	uxtb	r2, r3
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	79fa      	ldrb	r2, [r7, #7]
 8008f4a:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8008f4e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3734      	adds	r7, #52	; 0x34
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd90      	pop	{r4, r7, pc}

08008f5a <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8008f5a:	b580      	push	{r7, lr}
 8008f5c:	b084      	sub	sp, #16
 8008f5e:	af00      	add	r7, sp, #0
 8008f60:	6078      	str	r0, [r7, #4]
 8008f62:	460b      	mov	r3, r1
 8008f64:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008f66:	2300      	movs	r3, #0
 8008f68:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8008f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d10a      	bne.n	8008f88 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8008f72:	78fb      	ldrb	r3, [r7, #3]
 8008f74:	f043 0301 	orr.w	r3, r3, #1
 8008f78:	b2db      	uxtb	r3, r3
 8008f7a:	461a      	mov	r2, r3
 8008f7c:	2100      	movs	r1, #0
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f002 fd50 	bl	800ba24 <VL53L0X_WrByte>
 8008f84:	4603      	mov	r3, r0
 8008f86:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8008f88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d104      	bne.n	8008f9a <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f000 f9bf 	bl	8009314 <VL53L0X_measurement_poll_for_completion>
 8008f96:	4603      	mov	r3, r0
 8008f98:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8008f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d105      	bne.n	8008fae <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8008fa2:	2100      	movs	r1, #0
 8008fa4:	6878      	ldr	r0, [r7, #4]
 8008fa6:	f7ff fab5 	bl	8008514 <VL53L0X_ClearInterruptMask>
 8008faa:	4603      	mov	r3, r0
 8008fac:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8008fae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d106      	bne.n	8008fc4 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	2100      	movs	r1, #0
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f002 fd32 	bl	800ba24 <VL53L0X_WrByte>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	73fb      	strb	r3, [r7, #15]

	return Status;
 8008fc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3710      	adds	r7, #16
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}

08008fd0 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b084      	sub	sp, #16
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
 8008fd8:	4608      	mov	r0, r1
 8008fda:	4611      	mov	r1, r2
 8008fdc:	461a      	mov	r2, r3
 8008fde:	4603      	mov	r3, r0
 8008fe0:	70fb      	strb	r3, [r7, #3]
 8008fe2:	460b      	mov	r3, r1
 8008fe4:	70bb      	strb	r3, [r7, #2]
 8008fe6:	4613      	mov	r3, r2
 8008fe8:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008fea:	2300      	movs	r3, #0
 8008fec:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	21ff      	movs	r1, #255	; 0xff
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f002 fd14 	bl	800ba24 <VL53L0X_WrByte>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	461a      	mov	r2, r3
 8009000:	7bfb      	ldrb	r3, [r7, #15]
 8009002:	4313      	orrs	r3, r2
 8009004:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009006:	2200      	movs	r2, #0
 8009008:	2100      	movs	r1, #0
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f002 fd0a 	bl	800ba24 <VL53L0X_WrByte>
 8009010:	4603      	mov	r3, r0
 8009012:	461a      	mov	r2, r3
 8009014:	7bfb      	ldrb	r3, [r7, #15]
 8009016:	4313      	orrs	r3, r2
 8009018:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800901a:	2200      	movs	r2, #0
 800901c:	21ff      	movs	r1, #255	; 0xff
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f002 fd00 	bl	800ba24 <VL53L0X_WrByte>
 8009024:	4603      	mov	r3, r0
 8009026:	461a      	mov	r2, r3
 8009028:	7bfb      	ldrb	r3, [r7, #15]
 800902a:	4313      	orrs	r3, r2
 800902c:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800902e:	78fb      	ldrb	r3, [r7, #3]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d01e      	beq.n	8009072 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8009034:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d009      	beq.n	8009050 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800903c:	69ba      	ldr	r2, [r7, #24]
 800903e:	21cb      	movs	r1, #203	; 0xcb
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f002 fd71 	bl	800bb28 <VL53L0X_RdByte>
 8009046:	4603      	mov	r3, r0
 8009048:	461a      	mov	r2, r3
 800904a:	7bfb      	ldrb	r3, [r7, #15]
 800904c:	4313      	orrs	r3, r2
 800904e:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8009050:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009054:	2b00      	cmp	r3, #0
 8009056:	d02a      	beq.n	80090ae <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8009058:	f107 030e 	add.w	r3, r7, #14
 800905c:	461a      	mov	r2, r3
 800905e:	21ee      	movs	r1, #238	; 0xee
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f002 fd61 	bl	800bb28 <VL53L0X_RdByte>
 8009066:	4603      	mov	r3, r0
 8009068:	461a      	mov	r2, r3
 800906a:	7bfb      	ldrb	r3, [r7, #15]
 800906c:	4313      	orrs	r3, r2
 800906e:	73fb      	strb	r3, [r7, #15]
 8009070:	e01d      	b.n	80090ae <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8009072:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d00a      	beq.n	8009090 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800907a:	78bb      	ldrb	r3, [r7, #2]
 800907c:	461a      	mov	r2, r3
 800907e:	21cb      	movs	r1, #203	; 0xcb
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f002 fccf 	bl	800ba24 <VL53L0X_WrByte>
 8009086:	4603      	mov	r3, r0
 8009088:	461a      	mov	r2, r3
 800908a:	7bfb      	ldrb	r3, [r7, #15]
 800908c:	4313      	orrs	r3, r2
 800908e:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8009090:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009094:	2b00      	cmp	r3, #0
 8009096:	d00a      	beq.n	80090ae <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8009098:	787b      	ldrb	r3, [r7, #1]
 800909a:	2280      	movs	r2, #128	; 0x80
 800909c:	21ee      	movs	r1, #238	; 0xee
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f002 fd0e 	bl	800bac0 <VL53L0X_UpdateByte>
 80090a4:	4603      	mov	r3, r0
 80090a6:	461a      	mov	r2, r3
 80090a8:	7bfb      	ldrb	r3, [r7, #15]
 80090aa:	4313      	orrs	r3, r2
 80090ac:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80090ae:	2201      	movs	r2, #1
 80090b0:	21ff      	movs	r1, #255	; 0xff
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f002 fcb6 	bl	800ba24 <VL53L0X_WrByte>
 80090b8:	4603      	mov	r3, r0
 80090ba:	461a      	mov	r2, r3
 80090bc:	7bfb      	ldrb	r3, [r7, #15]
 80090be:	4313      	orrs	r3, r2
 80090c0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 80090c2:	2201      	movs	r2, #1
 80090c4:	2100      	movs	r1, #0
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f002 fcac 	bl	800ba24 <VL53L0X_WrByte>
 80090cc:	4603      	mov	r3, r0
 80090ce:	461a      	mov	r2, r3
 80090d0:	7bfb      	ldrb	r3, [r7, #15]
 80090d2:	4313      	orrs	r3, r2
 80090d4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80090d6:	2200      	movs	r2, #0
 80090d8:	21ff      	movs	r1, #255	; 0xff
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f002 fca2 	bl	800ba24 <VL53L0X_WrByte>
 80090e0:	4603      	mov	r3, r0
 80090e2:	461a      	mov	r2, r3
 80090e4:	7bfb      	ldrb	r3, [r7, #15]
 80090e6:	4313      	orrs	r3, r2
 80090e8:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 80090ea:	7bbb      	ldrb	r3, [r7, #14]
 80090ec:	f023 0310 	bic.w	r3, r3, #16
 80090f0:	b2da      	uxtb	r2, r3
 80090f2:	69fb      	ldr	r3, [r7, #28]
 80090f4:	701a      	strb	r2, [r3, #0]

	return Status;
 80090f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	3710      	adds	r7, #16
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}

08009102 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8009102:	b580      	push	{r7, lr}
 8009104:	b08a      	sub	sp, #40	; 0x28
 8009106:	af04      	add	r7, sp, #16
 8009108:	60f8      	str	r0, [r7, #12]
 800910a:	60b9      	str	r1, [r7, #8]
 800910c:	4611      	mov	r1, r2
 800910e:	461a      	mov	r2, r3
 8009110:	460b      	mov	r3, r1
 8009112:	71fb      	strb	r3, [r7, #7]
 8009114:	4613      	mov	r3, r2
 8009116:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009118:	2300      	movs	r3, #0
 800911a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800911c:	2300      	movs	r3, #0
 800911e:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8009120:	2300      	movs	r3, #0
 8009122:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8009124:	2300      	movs	r3, #0
 8009126:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8009128:	2300      	movs	r3, #0
 800912a:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800912c:	79bb      	ldrb	r3, [r7, #6]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d003      	beq.n	800913a <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8009138:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800913a:	2201      	movs	r2, #1
 800913c:	2101      	movs	r1, #1
 800913e:	68f8      	ldr	r0, [r7, #12]
 8009140:	f002 fc70 	bl	800ba24 <VL53L0X_WrByte>
 8009144:	4603      	mov	r3, r0
 8009146:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8009148:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d105      	bne.n	800915c <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8009150:	2140      	movs	r1, #64	; 0x40
 8009152:	68f8      	ldr	r0, [r7, #12]
 8009154:	f7ff ff01 	bl	8008f5a <VL53L0X_perform_single_ref_calibration>
 8009158:	4603      	mov	r3, r0
 800915a:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800915c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d115      	bne.n	8009190 <VL53L0X_perform_vhv_calibration+0x8e>
 8009164:	79fb      	ldrb	r3, [r7, #7]
 8009166:	2b01      	cmp	r3, #1
 8009168:	d112      	bne.n	8009190 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800916a:	7d39      	ldrb	r1, [r7, #20]
 800916c:	7d7a      	ldrb	r2, [r7, #21]
 800916e:	2300      	movs	r3, #0
 8009170:	9303      	str	r3, [sp, #12]
 8009172:	2301      	movs	r3, #1
 8009174:	9302      	str	r3, [sp, #8]
 8009176:	f107 0313 	add.w	r3, r7, #19
 800917a:	9301      	str	r3, [sp, #4]
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	9300      	str	r3, [sp, #0]
 8009180:	460b      	mov	r3, r1
 8009182:	2101      	movs	r1, #1
 8009184:	68f8      	ldr	r0, [r7, #12]
 8009186:	f7ff ff23 	bl	8008fd0 <VL53L0X_ref_calibration_io>
 800918a:	4603      	mov	r3, r0
 800918c:	75fb      	strb	r3, [r7, #23]
 800918e:	e002      	b.n	8009196 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	2200      	movs	r2, #0
 8009194:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8009196:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d112      	bne.n	80091c4 <VL53L0X_perform_vhv_calibration+0xc2>
 800919e:	79bb      	ldrb	r3, [r7, #6]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d00f      	beq.n	80091c4 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80091a4:	7dbb      	ldrb	r3, [r7, #22]
 80091a6:	461a      	mov	r2, r3
 80091a8:	2101      	movs	r1, #1
 80091aa:	68f8      	ldr	r0, [r7, #12]
 80091ac:	f002 fc3a 	bl	800ba24 <VL53L0X_WrByte>
 80091b0:	4603      	mov	r3, r0
 80091b2:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80091b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d103      	bne.n	80091c4 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	7dba      	ldrb	r2, [r7, #22]
 80091c0:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 80091c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3718      	adds	r7, #24
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b08a      	sub	sp, #40	; 0x28
 80091d4:	af04      	add	r7, sp, #16
 80091d6:	60f8      	str	r0, [r7, #12]
 80091d8:	60b9      	str	r1, [r7, #8]
 80091da:	4611      	mov	r1, r2
 80091dc:	461a      	mov	r2, r3
 80091de:	460b      	mov	r3, r1
 80091e0:	71fb      	strb	r3, [r7, #7]
 80091e2:	4613      	mov	r3, r2
 80091e4:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80091e6:	2300      	movs	r3, #0
 80091e8:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80091ea:	2300      	movs	r3, #0
 80091ec:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 80091ee:	2300      	movs	r3, #0
 80091f0:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 80091f2:	2300      	movs	r3, #0
 80091f4:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80091f6:	79bb      	ldrb	r3, [r7, #6]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d003      	beq.n	8009204 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8009202:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8009204:	2202      	movs	r2, #2
 8009206:	2101      	movs	r1, #1
 8009208:	68f8      	ldr	r0, [r7, #12]
 800920a:	f002 fc0b 	bl	800ba24 <VL53L0X_WrByte>
 800920e:	4603      	mov	r3, r0
 8009210:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8009212:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d105      	bne.n	8009226 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800921a:	2100      	movs	r1, #0
 800921c:	68f8      	ldr	r0, [r7, #12]
 800921e:	f7ff fe9c 	bl	8008f5a <VL53L0X_perform_single_ref_calibration>
 8009222:	4603      	mov	r3, r0
 8009224:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8009226:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d115      	bne.n	800925a <VL53L0X_perform_phase_calibration+0x8a>
 800922e:	79fb      	ldrb	r3, [r7, #7]
 8009230:	2b01      	cmp	r3, #1
 8009232:	d112      	bne.n	800925a <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8009234:	7d39      	ldrb	r1, [r7, #20]
 8009236:	7d7a      	ldrb	r2, [r7, #21]
 8009238:	2301      	movs	r3, #1
 800923a:	9303      	str	r3, [sp, #12]
 800923c:	2300      	movs	r3, #0
 800923e:	9302      	str	r3, [sp, #8]
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	9301      	str	r3, [sp, #4]
 8009244:	f107 0313 	add.w	r3, r7, #19
 8009248:	9300      	str	r3, [sp, #0]
 800924a:	460b      	mov	r3, r1
 800924c:	2101      	movs	r1, #1
 800924e:	68f8      	ldr	r0, [r7, #12]
 8009250:	f7ff febe 	bl	8008fd0 <VL53L0X_ref_calibration_io>
 8009254:	4603      	mov	r3, r0
 8009256:	75fb      	strb	r3, [r7, #23]
 8009258:	e002      	b.n	8009260 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	2200      	movs	r2, #0
 800925e:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8009260:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d112      	bne.n	800928e <VL53L0X_perform_phase_calibration+0xbe>
 8009268:	79bb      	ldrb	r3, [r7, #6]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d00f      	beq.n	800928e <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800926e:	7dbb      	ldrb	r3, [r7, #22]
 8009270:	461a      	mov	r2, r3
 8009272:	2101      	movs	r1, #1
 8009274:	68f8      	ldr	r0, [r7, #12]
 8009276:	f002 fbd5 	bl	800ba24 <VL53L0X_WrByte>
 800927a:	4603      	mov	r3, r0
 800927c:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800927e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d103      	bne.n	800928e <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	7dba      	ldrb	r2, [r7, #22]
 800928a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800928e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009292:	4618      	mov	r0, r3
 8009294:	3718      	adds	r7, #24
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}

0800929a <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800929a:	b580      	push	{r7, lr}
 800929c:	b086      	sub	sp, #24
 800929e:	af00      	add	r7, sp, #0
 80092a0:	60f8      	str	r0, [r7, #12]
 80092a2:	60b9      	str	r1, [r7, #8]
 80092a4:	607a      	str	r2, [r7, #4]
 80092a6:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80092a8:	2300      	movs	r3, #0
 80092aa:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80092ac:	2300      	movs	r3, #0
 80092ae:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80092b6:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 80092b8:	78fa      	ldrb	r2, [r7, #3]
 80092ba:	2300      	movs	r3, #0
 80092bc:	68b9      	ldr	r1, [r7, #8]
 80092be:	68f8      	ldr	r0, [r7, #12]
 80092c0:	f7ff ff1f 	bl	8009102 <VL53L0X_perform_vhv_calibration>
 80092c4:	4603      	mov	r3, r0
 80092c6:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 80092c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d107      	bne.n	80092e0 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 80092d0:	78fa      	ldrb	r2, [r7, #3]
 80092d2:	2300      	movs	r3, #0
 80092d4:	6879      	ldr	r1, [r7, #4]
 80092d6:	68f8      	ldr	r0, [r7, #12]
 80092d8:	f7ff ff7a 	bl	80091d0 <VL53L0X_perform_phase_calibration>
 80092dc:	4603      	mov	r3, r0
 80092de:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 80092e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d10f      	bne.n	8009308 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80092e8:	7dbb      	ldrb	r3, [r7, #22]
 80092ea:	461a      	mov	r2, r3
 80092ec:	2101      	movs	r1, #1
 80092ee:	68f8      	ldr	r0, [r7, #12]
 80092f0:	f002 fb98 	bl	800ba24 <VL53L0X_WrByte>
 80092f4:	4603      	mov	r3, r0
 80092f6:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80092f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d103      	bne.n	8009308 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	7dba      	ldrb	r2, [r7, #22]
 8009304:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8009308:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800930c:	4618      	mov	r0, r3
 800930e:	3718      	adds	r7, #24
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b086      	sub	sp, #24
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800931c:	2300      	movs	r3, #0
 800931e:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8009320:	2300      	movs	r3, #0
 8009322:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8009324:	2300      	movs	r3, #0
 8009326:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8009328:	f107 030f 	add.w	r3, r7, #15
 800932c:	4619      	mov	r1, r3
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f7fe fe02 	bl	8007f38 <VL53L0X_GetMeasurementDataReady>
 8009334:	4603      	mov	r3, r0
 8009336:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8009338:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d110      	bne.n	8009362 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 8009340:	7bfb      	ldrb	r3, [r7, #15]
 8009342:	2b01      	cmp	r3, #1
 8009344:	d00f      	beq.n	8009366 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8009346:	693b      	ldr	r3, [r7, #16]
 8009348:	3301      	adds	r3, #1
 800934a:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009352:	d302      	bcc.n	800935a <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 8009354:	23f9      	movs	r3, #249	; 0xf9
 8009356:	75fb      	strb	r3, [r7, #23]
			break;
 8009358:	e006      	b.n	8009368 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f002 fc82 	bl	800bc64 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8009360:	e7e2      	b.n	8009328 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8009362:	bf00      	nop
 8009364:	e000      	b.n	8009368 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8009366:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8009368:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800936c:	4618      	mov	r0, r3
 800936e:	3718      	adds	r7, #24
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}

08009374 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8009374:	b480      	push	{r7}
 8009376:	b085      	sub	sp, #20
 8009378:	af00      	add	r7, sp, #0
 800937a:	4603      	mov	r3, r0
 800937c:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800937e:	2300      	movs	r3, #0
 8009380:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8009382:	79fb      	ldrb	r3, [r7, #7]
 8009384:	3301      	adds	r3, #1
 8009386:	b2db      	uxtb	r3, r3
 8009388:	005b      	lsls	r3, r3, #1
 800938a:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800938c:	7bfb      	ldrb	r3, [r7, #15]
}
 800938e:	4618      	mov	r0, r3
 8009390:	3714      	adds	r7, #20
 8009392:	46bd      	mov	sp, r7
 8009394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009398:	4770      	bx	lr

0800939a <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 800939a:	b480      	push	{r7}
 800939c:	b085      	sub	sp, #20
 800939e:	af00      	add	r7, sp, #0
 80093a0:	4603      	mov	r3, r0
 80093a2:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 80093a4:	2300      	movs	r3, #0
 80093a6:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 80093a8:	79fb      	ldrb	r3, [r7, #7]
 80093aa:	085b      	lsrs	r3, r3, #1
 80093ac:	b2db      	uxtb	r3, r3
 80093ae:	3b01      	subs	r3, #1
 80093b0:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 80093b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3714      	adds	r7, #20
 80093b8:	46bd      	mov	sp, r7
 80093ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093be:	4770      	bx	lr

080093c0 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b085      	sub	sp, #20
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 80093c8:	2300      	movs	r3, #0
 80093ca:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 80093cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80093d0:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 80093d2:	e002      	b.n	80093da <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	089b      	lsrs	r3, r3, #2
 80093d8:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 80093da:	68ba      	ldr	r2, [r7, #8]
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	429a      	cmp	r2, r3
 80093e0:	d8f8      	bhi.n	80093d4 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 80093e2:	e017      	b.n	8009414 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 80093e4:	68fa      	ldr	r2, [r7, #12]
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	4413      	add	r3, r2
 80093ea:	687a      	ldr	r2, [r7, #4]
 80093ec:	429a      	cmp	r2, r3
 80093ee:	d30b      	bcc.n	8009408 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 80093f0:	68fa      	ldr	r2, [r7, #12]
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	4413      	add	r3, r2
 80093f6:	687a      	ldr	r2, [r7, #4]
 80093f8:	1ad3      	subs	r3, r2, r3
 80093fa:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	085b      	lsrs	r3, r3, #1
 8009400:	68ba      	ldr	r2, [r7, #8]
 8009402:	4413      	add	r3, r2
 8009404:	60fb      	str	r3, [r7, #12]
 8009406:	e002      	b.n	800940e <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	085b      	lsrs	r3, r3, #1
 800940c:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	089b      	lsrs	r3, r3, #2
 8009412:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d1e4      	bne.n	80093e4 <VL53L0X_isqrt+0x24>
	}

	return res;
 800941a:	68fb      	ldr	r3, [r7, #12]
}
 800941c:	4618      	mov	r0, r3
 800941e:	3714      	adds	r7, #20
 8009420:	46bd      	mov	sp, r7
 8009422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009426:	4770      	bx	lr

08009428 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b086      	sub	sp, #24
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009430:	2300      	movs	r3, #0
 8009432:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8009434:	2200      	movs	r2, #0
 8009436:	2183      	movs	r1, #131	; 0x83
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f002 faf3 	bl	800ba24 <VL53L0X_WrByte>
 800943e:	4603      	mov	r3, r0
 8009440:	461a      	mov	r2, r3
 8009442:	7dfb      	ldrb	r3, [r7, #23]
 8009444:	4313      	orrs	r3, r2
 8009446:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8009448:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d11e      	bne.n	800948e <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 8009450:	2300      	movs	r3, #0
 8009452:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8009454:	f107 030f 	add.w	r3, r7, #15
 8009458:	461a      	mov	r2, r3
 800945a:	2183      	movs	r1, #131	; 0x83
 800945c:	6878      	ldr	r0, [r7, #4]
 800945e:	f002 fb63 	bl	800bb28 <VL53L0X_RdByte>
 8009462:	4603      	mov	r3, r0
 8009464:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8009466:	7bfb      	ldrb	r3, [r7, #15]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d10a      	bne.n	8009482 <VL53L0X_device_read_strobe+0x5a>
 800946c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d106      	bne.n	8009482 <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	3301      	adds	r3, #1
 8009478:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800947a:	693b      	ldr	r3, [r7, #16]
 800947c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009480:	d3e8      	bcc.n	8009454 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8009482:	693b      	ldr	r3, [r7, #16]
 8009484:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009488:	d301      	bcc.n	800948e <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800948a:	23f9      	movs	r3, #249	; 0xf9
 800948c:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800948e:	2201      	movs	r2, #1
 8009490:	2183      	movs	r1, #131	; 0x83
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f002 fac6 	bl	800ba24 <VL53L0X_WrByte>
 8009498:	4603      	mov	r3, r0
 800949a:	461a      	mov	r2, r3
 800949c:	7dfb      	ldrb	r3, [r7, #23]
 800949e:	4313      	orrs	r3, r2
 80094a0:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 80094a2:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3718      	adds	r7, #24
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}

080094ae <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b098      	sub	sp, #96	; 0x60
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	6078      	str	r0, [r7, #4]
 80094b6:	460b      	mov	r3, r1
 80094b8:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80094ba:	2300      	movs	r3, #0
 80094bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 80094c0:	2300      	movs	r3, #0
 80094c2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 80094c6:	2300      	movs	r3, #0
 80094c8:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 80094cc:	2300      	movs	r3, #0
 80094ce:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 80094d0:	2300      	movs	r3, #0
 80094d2:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 80094d4:	2300      	movs	r3, #0
 80094d6:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 80094d8:	2300      	movs	r3, #0
 80094da:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 80094de:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80094e2:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 80094e4:	2300      	movs	r3, #0
 80094e6:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 80094e8:	2300      	movs	r3, #0
 80094ea:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 80094ec:	2300      	movs	r3, #0
 80094ee:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80094f6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 80094fa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80094fe:	2b07      	cmp	r3, #7
 8009500:	f000 8408 	beq.w	8009d14 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009504:	2201      	movs	r2, #1
 8009506:	2180      	movs	r1, #128	; 0x80
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f002 fa8b 	bl	800ba24 <VL53L0X_WrByte>
 800950e:	4603      	mov	r3, r0
 8009510:	461a      	mov	r2, r3
 8009512:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009516:	4313      	orrs	r3, r2
 8009518:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800951c:	2201      	movs	r2, #1
 800951e:	21ff      	movs	r1, #255	; 0xff
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f002 fa7f 	bl	800ba24 <VL53L0X_WrByte>
 8009526:	4603      	mov	r3, r0
 8009528:	461a      	mov	r2, r3
 800952a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800952e:	4313      	orrs	r3, r2
 8009530:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009534:	2200      	movs	r2, #0
 8009536:	2100      	movs	r1, #0
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	f002 fa73 	bl	800ba24 <VL53L0X_WrByte>
 800953e:	4603      	mov	r3, r0
 8009540:	461a      	mov	r2, r3
 8009542:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009546:	4313      	orrs	r3, r2
 8009548:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800954c:	2206      	movs	r2, #6
 800954e:	21ff      	movs	r1, #255	; 0xff
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f002 fa67 	bl	800ba24 <VL53L0X_WrByte>
 8009556:	4603      	mov	r3, r0
 8009558:	461a      	mov	r2, r3
 800955a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800955e:	4313      	orrs	r3, r2
 8009560:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8009564:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8009568:	461a      	mov	r2, r3
 800956a:	2183      	movs	r1, #131	; 0x83
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f002 fadb 	bl	800bb28 <VL53L0X_RdByte>
 8009572:	4603      	mov	r3, r0
 8009574:	461a      	mov	r2, r3
 8009576:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800957a:	4313      	orrs	r3, r2
 800957c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8009580:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009584:	f043 0304 	orr.w	r3, r3, #4
 8009588:	b2db      	uxtb	r3, r3
 800958a:	461a      	mov	r2, r3
 800958c:	2183      	movs	r1, #131	; 0x83
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f002 fa48 	bl	800ba24 <VL53L0X_WrByte>
 8009594:	4603      	mov	r3, r0
 8009596:	461a      	mov	r2, r3
 8009598:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800959c:	4313      	orrs	r3, r2
 800959e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 80095a2:	2207      	movs	r2, #7
 80095a4:	21ff      	movs	r1, #255	; 0xff
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f002 fa3c 	bl	800ba24 <VL53L0X_WrByte>
 80095ac:	4603      	mov	r3, r0
 80095ae:	461a      	mov	r2, r3
 80095b0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80095b4:	4313      	orrs	r3, r2
 80095b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 80095ba:	2201      	movs	r2, #1
 80095bc:	2181      	movs	r1, #129	; 0x81
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f002 fa30 	bl	800ba24 <VL53L0X_WrByte>
 80095c4:	4603      	mov	r3, r0
 80095c6:	461a      	mov	r2, r3
 80095c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80095cc:	4313      	orrs	r3, r2
 80095ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f002 fb46 	bl	800bc64 <VL53L0X_PollingDelay>
 80095d8:	4603      	mov	r3, r0
 80095da:	461a      	mov	r2, r3
 80095dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80095e0:	4313      	orrs	r3, r2
 80095e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80095e6:	2201      	movs	r2, #1
 80095e8:	2180      	movs	r1, #128	; 0x80
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f002 fa1a 	bl	800ba24 <VL53L0X_WrByte>
 80095f0:	4603      	mov	r3, r0
 80095f2:	461a      	mov	r2, r3
 80095f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80095f8:	4313      	orrs	r3, r2
 80095fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 80095fe:	78fb      	ldrb	r3, [r7, #3]
 8009600:	f003 0301 	and.w	r3, r3, #1
 8009604:	2b00      	cmp	r3, #0
 8009606:	f000 8098 	beq.w	800973a <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800960a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800960e:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8009612:	2b00      	cmp	r3, #0
 8009614:	f040 8091 	bne.w	800973a <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8009618:	226b      	movs	r2, #107	; 0x6b
 800961a:	2194      	movs	r1, #148	; 0x94
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f002 fa01 	bl	800ba24 <VL53L0X_WrByte>
 8009622:	4603      	mov	r3, r0
 8009624:	461a      	mov	r2, r3
 8009626:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800962a:	4313      	orrs	r3, r2
 800962c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f7ff fef9 	bl	8009428 <VL53L0X_device_read_strobe>
 8009636:	4603      	mov	r3, r0
 8009638:	461a      	mov	r2, r3
 800963a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800963e:	4313      	orrs	r3, r2
 8009640:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009644:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009648:	461a      	mov	r2, r3
 800964a:	2190      	movs	r1, #144	; 0x90
 800964c:	6878      	ldr	r0, [r7, #4]
 800964e:	f002 facd 	bl	800bbec <VL53L0X_RdDWord>
 8009652:	4603      	mov	r3, r0
 8009654:	461a      	mov	r2, r3
 8009656:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800965a:	4313      	orrs	r3, r2
 800965c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8009660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009662:	0a1b      	lsrs	r3, r3, #8
 8009664:	b2db      	uxtb	r3, r3
 8009666:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800966a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800966e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009670:	0bdb      	lsrs	r3, r3, #15
 8009672:	b2db      	uxtb	r3, r3
 8009674:	f003 0301 	and.w	r3, r3, #1
 8009678:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800967c:	2224      	movs	r2, #36	; 0x24
 800967e:	2194      	movs	r1, #148	; 0x94
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f002 f9cf 	bl	800ba24 <VL53L0X_WrByte>
 8009686:	4603      	mov	r3, r0
 8009688:	461a      	mov	r2, r3
 800968a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800968e:	4313      	orrs	r3, r2
 8009690:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f7ff fec7 	bl	8009428 <VL53L0X_device_read_strobe>
 800969a:	4603      	mov	r3, r0
 800969c:	461a      	mov	r2, r3
 800969e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80096a2:	4313      	orrs	r3, r2
 80096a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80096a8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80096ac:	461a      	mov	r2, r3
 80096ae:	2190      	movs	r1, #144	; 0x90
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	f002 fa9b 	bl	800bbec <VL53L0X_RdDWord>
 80096b6:	4603      	mov	r3, r0
 80096b8:	461a      	mov	r2, r3
 80096ba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80096be:	4313      	orrs	r3, r2
 80096c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 80096c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096c6:	0e1b      	lsrs	r3, r3, #24
 80096c8:	b2db      	uxtb	r3, r3
 80096ca:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 80096cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096ce:	0c1b      	lsrs	r3, r3, #16
 80096d0:	b2db      	uxtb	r3, r3
 80096d2:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 80096d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096d6:	0a1b      	lsrs	r3, r3, #8
 80096d8:	b2db      	uxtb	r3, r3
 80096da:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 80096dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096de:	b2db      	uxtb	r3, r3
 80096e0:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 80096e2:	2225      	movs	r2, #37	; 0x25
 80096e4:	2194      	movs	r1, #148	; 0x94
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f002 f99c 	bl	800ba24 <VL53L0X_WrByte>
 80096ec:	4603      	mov	r3, r0
 80096ee:	461a      	mov	r2, r3
 80096f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80096f4:	4313      	orrs	r3, r2
 80096f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f7ff fe94 	bl	8009428 <VL53L0X_device_read_strobe>
 8009700:	4603      	mov	r3, r0
 8009702:	461a      	mov	r2, r3
 8009704:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009708:	4313      	orrs	r3, r2
 800970a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800970e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009712:	461a      	mov	r2, r3
 8009714:	2190      	movs	r1, #144	; 0x90
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f002 fa68 	bl	800bbec <VL53L0X_RdDWord>
 800971c:	4603      	mov	r3, r0
 800971e:	461a      	mov	r2, r3
 8009720:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009724:	4313      	orrs	r3, r2
 8009726:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800972a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800972c:	0e1b      	lsrs	r3, r3, #24
 800972e:	b2db      	uxtb	r3, r3
 8009730:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8009732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009734:	0c1b      	lsrs	r3, r3, #16
 8009736:	b2db      	uxtb	r3, r3
 8009738:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800973a:	78fb      	ldrb	r3, [r7, #3]
 800973c:	f003 0302 	and.w	r3, r3, #2
 8009740:	2b00      	cmp	r3, #0
 8009742:	f000 8189 	beq.w	8009a58 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8009746:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800974a:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800974e:	2b00      	cmp	r3, #0
 8009750:	f040 8182 	bne.w	8009a58 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8009754:	2202      	movs	r2, #2
 8009756:	2194      	movs	r1, #148	; 0x94
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f002 f963 	bl	800ba24 <VL53L0X_WrByte>
 800975e:	4603      	mov	r3, r0
 8009760:	461a      	mov	r2, r3
 8009762:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009766:	4313      	orrs	r3, r2
 8009768:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	f7ff fe5b 	bl	8009428 <VL53L0X_device_read_strobe>
 8009772:	4603      	mov	r3, r0
 8009774:	461a      	mov	r2, r3
 8009776:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800977a:	4313      	orrs	r3, r2
 800977c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8009780:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8009784:	461a      	mov	r2, r3
 8009786:	2190      	movs	r1, #144	; 0x90
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f002 f9cd 	bl	800bb28 <VL53L0X_RdByte>
 800978e:	4603      	mov	r3, r0
 8009790:	461a      	mov	r2, r3
 8009792:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009796:	4313      	orrs	r3, r2
 8009798:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800979c:	227b      	movs	r2, #123	; 0x7b
 800979e:	2194      	movs	r1, #148	; 0x94
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f002 f93f 	bl	800ba24 <VL53L0X_WrByte>
 80097a6:	4603      	mov	r3, r0
 80097a8:	461a      	mov	r2, r3
 80097aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80097ae:	4313      	orrs	r3, r2
 80097b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f7ff fe37 	bl	8009428 <VL53L0X_device_read_strobe>
 80097ba:	4603      	mov	r3, r0
 80097bc:	461a      	mov	r2, r3
 80097be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80097c2:	4313      	orrs	r3, r2
 80097c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 80097c8:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80097cc:	461a      	mov	r2, r3
 80097ce:	2190      	movs	r1, #144	; 0x90
 80097d0:	6878      	ldr	r0, [r7, #4]
 80097d2:	f002 f9a9 	bl	800bb28 <VL53L0X_RdByte>
 80097d6:	4603      	mov	r3, r0
 80097d8:	461a      	mov	r2, r3
 80097da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80097de:	4313      	orrs	r3, r2
 80097e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 80097e4:	2277      	movs	r2, #119	; 0x77
 80097e6:	2194      	movs	r1, #148	; 0x94
 80097e8:	6878      	ldr	r0, [r7, #4]
 80097ea:	f002 f91b 	bl	800ba24 <VL53L0X_WrByte>
 80097ee:	4603      	mov	r3, r0
 80097f0:	461a      	mov	r2, r3
 80097f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80097f6:	4313      	orrs	r3, r2
 80097f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f7ff fe13 	bl	8009428 <VL53L0X_device_read_strobe>
 8009802:	4603      	mov	r3, r0
 8009804:	461a      	mov	r2, r3
 8009806:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800980a:	4313      	orrs	r3, r2
 800980c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009810:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009814:	461a      	mov	r2, r3
 8009816:	2190      	movs	r1, #144	; 0x90
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	f002 f9e7 	bl	800bbec <VL53L0X_RdDWord>
 800981e:	4603      	mov	r3, r0
 8009820:	461a      	mov	r2, r3
 8009822:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009826:	4313      	orrs	r3, r2
 8009828:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800982c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800982e:	0e5b      	lsrs	r3, r3, #25
 8009830:	b2db      	uxtb	r3, r3
 8009832:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009836:	b2db      	uxtb	r3, r3
 8009838:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800983a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800983c:	0c9b      	lsrs	r3, r3, #18
 800983e:	b2db      	uxtb	r3, r3
 8009840:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009844:	b2db      	uxtb	r3, r3
 8009846:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8009848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800984a:	0adb      	lsrs	r3, r3, #11
 800984c:	b2db      	uxtb	r3, r3
 800984e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009852:	b2db      	uxtb	r3, r3
 8009854:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8009856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009858:	091b      	lsrs	r3, r3, #4
 800985a:	b2db      	uxtb	r3, r3
 800985c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009860:	b2db      	uxtb	r3, r3
 8009862:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8009864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009866:	b2db      	uxtb	r3, r3
 8009868:	00db      	lsls	r3, r3, #3
 800986a:	b2db      	uxtb	r3, r3
 800986c:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8009870:	b2db      	uxtb	r3, r3
 8009872:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8009876:	2278      	movs	r2, #120	; 0x78
 8009878:	2194      	movs	r1, #148	; 0x94
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f002 f8d2 	bl	800ba24 <VL53L0X_WrByte>
 8009880:	4603      	mov	r3, r0
 8009882:	461a      	mov	r2, r3
 8009884:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009888:	4313      	orrs	r3, r2
 800988a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f7ff fdca 	bl	8009428 <VL53L0X_device_read_strobe>
 8009894:	4603      	mov	r3, r0
 8009896:	461a      	mov	r2, r3
 8009898:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800989c:	4313      	orrs	r3, r2
 800989e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80098a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80098a6:	461a      	mov	r2, r3
 80098a8:	2190      	movs	r1, #144	; 0x90
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f002 f99e 	bl	800bbec <VL53L0X_RdDWord>
 80098b0:	4603      	mov	r3, r0
 80098b2:	461a      	mov	r2, r3
 80098b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80098b8:	4313      	orrs	r3, r2
 80098ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 80098be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098c0:	0f5b      	lsrs	r3, r3, #29
 80098c2:	b2db      	uxtb	r3, r3
 80098c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80098c8:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 80098ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80098ce:	4413      	add	r3, r2
 80098d0:	b2db      	uxtb	r3, r3
 80098d2:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 80098d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098d6:	0d9b      	lsrs	r3, r3, #22
 80098d8:	b2db      	uxtb	r3, r3
 80098da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80098de:	b2db      	uxtb	r3, r3
 80098e0:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 80098e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098e4:	0bdb      	lsrs	r3, r3, #15
 80098e6:	b2db      	uxtb	r3, r3
 80098e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80098ec:	b2db      	uxtb	r3, r3
 80098ee:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 80098f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098f2:	0a1b      	lsrs	r3, r3, #8
 80098f4:	b2db      	uxtb	r3, r3
 80098f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80098fa:	b2db      	uxtb	r3, r3
 80098fc:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 80098fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009900:	085b      	lsrs	r3, r3, #1
 8009902:	b2db      	uxtb	r3, r3
 8009904:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009908:	b2db      	uxtb	r3, r3
 800990a:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800990c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800990e:	b2db      	uxtb	r3, r3
 8009910:	019b      	lsls	r3, r3, #6
 8009912:	b2db      	uxtb	r3, r3
 8009914:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009918:	b2db      	uxtb	r3, r3
 800991a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800991e:	2279      	movs	r2, #121	; 0x79
 8009920:	2194      	movs	r1, #148	; 0x94
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f002 f87e 	bl	800ba24 <VL53L0X_WrByte>
 8009928:	4603      	mov	r3, r0
 800992a:	461a      	mov	r2, r3
 800992c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009930:	4313      	orrs	r3, r2
 8009932:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	f7ff fd76 	bl	8009428 <VL53L0X_device_read_strobe>
 800993c:	4603      	mov	r3, r0
 800993e:	461a      	mov	r2, r3
 8009940:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009944:	4313      	orrs	r3, r2
 8009946:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800994a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800994e:	461a      	mov	r2, r3
 8009950:	2190      	movs	r1, #144	; 0x90
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f002 f94a 	bl	800bbec <VL53L0X_RdDWord>
 8009958:	4603      	mov	r3, r0
 800995a:	461a      	mov	r2, r3
 800995c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009960:	4313      	orrs	r3, r2
 8009962:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8009966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009968:	0e9b      	lsrs	r3, r3, #26
 800996a:	b2db      	uxtb	r3, r3
 800996c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009970:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 8009972:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009976:	4413      	add	r3, r2
 8009978:	b2db      	uxtb	r3, r3
 800997a:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800997c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800997e:	0cdb      	lsrs	r3, r3, #19
 8009980:	b2db      	uxtb	r3, r3
 8009982:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009986:	b2db      	uxtb	r3, r3
 8009988:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800998a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800998c:	0b1b      	lsrs	r3, r3, #12
 800998e:	b2db      	uxtb	r3, r3
 8009990:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009994:	b2db      	uxtb	r3, r3
 8009996:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8009998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800999a:	095b      	lsrs	r3, r3, #5
 800999c:	b2db      	uxtb	r3, r3
 800999e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80099a2:	b2db      	uxtb	r3, r3
 80099a4:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 80099a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099a8:	b2db      	uxtb	r3, r3
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	b2db      	uxtb	r3, r3
 80099ae:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 80099b2:	b2db      	uxtb	r3, r3
 80099b4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 80099b8:	227a      	movs	r2, #122	; 0x7a
 80099ba:	2194      	movs	r1, #148	; 0x94
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f002 f831 	bl	800ba24 <VL53L0X_WrByte>
 80099c2:	4603      	mov	r3, r0
 80099c4:	461a      	mov	r2, r3
 80099c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099ca:	4313      	orrs	r3, r2
 80099cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 80099d0:	6878      	ldr	r0, [r7, #4]
 80099d2:	f7ff fd29 	bl	8009428 <VL53L0X_device_read_strobe>
 80099d6:	4603      	mov	r3, r0
 80099d8:	461a      	mov	r2, r3
 80099da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099de:	4313      	orrs	r3, r2
 80099e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80099e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80099e8:	461a      	mov	r2, r3
 80099ea:	2190      	movs	r1, #144	; 0x90
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	f002 f8fd 	bl	800bbec <VL53L0X_RdDWord>
 80099f2:	4603      	mov	r3, r0
 80099f4:	461a      	mov	r2, r3
 80099f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099fa:	4313      	orrs	r3, r2
 80099fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8009a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a02:	0f9b      	lsrs	r3, r3, #30
 8009a04:	b2db      	uxtb	r3, r3
 8009a06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a0a:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8009a0c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009a10:	4413      	add	r3, r2
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8009a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a18:	0ddb      	lsrs	r3, r3, #23
 8009a1a:	b2db      	uxtb	r3, r3
 8009a1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a20:	b2db      	uxtb	r3, r3
 8009a22:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8009a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a26:	0c1b      	lsrs	r3, r3, #16
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a2e:	b2db      	uxtb	r3, r3
 8009a30:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8009a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a34:	0a5b      	lsrs	r3, r3, #9
 8009a36:	b2db      	uxtb	r3, r3
 8009a38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a3c:	b2db      	uxtb	r3, r3
 8009a3e:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8009a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a44:	089b      	lsrs	r3, r3, #2
 8009a46:	b2db      	uxtb	r3, r3
 8009a48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a4c:	b2db      	uxtb	r3, r3
 8009a4e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 8009a52:	2300      	movs	r3, #0
 8009a54:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 8009a58:	78fb      	ldrb	r3, [r7, #3]
 8009a5a:	f003 0304 	and.w	r3, r3, #4
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	f000 80f1 	beq.w	8009c46 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8009a64:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009a68:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	f040 80ea 	bne.w	8009c46 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8009a72:	227b      	movs	r2, #123	; 0x7b
 8009a74:	2194      	movs	r1, #148	; 0x94
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f001 ffd4 	bl	800ba24 <VL53L0X_WrByte>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	461a      	mov	r2, r3
 8009a80:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a84:	4313      	orrs	r3, r2
 8009a86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	f7ff fccc 	bl	8009428 <VL53L0X_device_read_strobe>
 8009a90:	4603      	mov	r3, r0
 8009a92:	461a      	mov	r2, r3
 8009a94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a98:	4313      	orrs	r3, r2
 8009a9a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8009a9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	2190      	movs	r1, #144	; 0x90
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f002 f8a0 	bl	800bbec <VL53L0X_RdDWord>
 8009aac:	4603      	mov	r3, r0
 8009aae:	461a      	mov	r2, r3
 8009ab0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009ab4:	4313      	orrs	r3, r2
 8009ab6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8009aba:	227c      	movs	r2, #124	; 0x7c
 8009abc:	2194      	movs	r1, #148	; 0x94
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	f001 ffb0 	bl	800ba24 <VL53L0X_WrByte>
 8009ac4:	4603      	mov	r3, r0
 8009ac6:	461a      	mov	r2, r3
 8009ac8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009acc:	4313      	orrs	r3, r2
 8009ace:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f7ff fca8 	bl	8009428 <VL53L0X_device_read_strobe>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	461a      	mov	r2, r3
 8009adc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8009ae6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009aea:	461a      	mov	r2, r3
 8009aec:	2190      	movs	r1, #144	; 0x90
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f002 f87c 	bl	800bbec <VL53L0X_RdDWord>
 8009af4:	4603      	mov	r3, r0
 8009af6:	461a      	mov	r2, r3
 8009af8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009afc:	4313      	orrs	r3, r2
 8009afe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8009b02:	2273      	movs	r2, #115	; 0x73
 8009b04:	2194      	movs	r1, #148	; 0x94
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f001 ff8c 	bl	800ba24 <VL53L0X_WrByte>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	461a      	mov	r2, r3
 8009b10:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b14:	4313      	orrs	r3, r2
 8009b16:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f7ff fc84 	bl	8009428 <VL53L0X_device_read_strobe>
 8009b20:	4603      	mov	r3, r0
 8009b22:	461a      	mov	r2, r3
 8009b24:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b28:	4313      	orrs	r3, r2
 8009b2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009b2e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009b32:	461a      	mov	r2, r3
 8009b34:	2190      	movs	r1, #144	; 0x90
 8009b36:	6878      	ldr	r0, [r7, #4]
 8009b38:	f002 f858 	bl	800bbec <VL53L0X_RdDWord>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	461a      	mov	r2, r3
 8009b40:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b44:	4313      	orrs	r3, r2
 8009b46:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 8009b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b4c:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8009b4e:	b29b      	uxth	r3, r3
 8009b50:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8009b52:	2274      	movs	r2, #116	; 0x74
 8009b54:	2194      	movs	r1, #148	; 0x94
 8009b56:	6878      	ldr	r0, [r7, #4]
 8009b58:	f001 ff64 	bl	800ba24 <VL53L0X_WrByte>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	461a      	mov	r2, r3
 8009b60:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b64:	4313      	orrs	r3, r2
 8009b66:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f7ff fc5c 	bl	8009428 <VL53L0X_device_read_strobe>
 8009b70:	4603      	mov	r3, r0
 8009b72:	461a      	mov	r2, r3
 8009b74:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b78:	4313      	orrs	r3, r2
 8009b7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009b7e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009b82:	461a      	mov	r2, r3
 8009b84:	2190      	movs	r1, #144	; 0x90
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f002 f830 	bl	800bbec <VL53L0X_RdDWord>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	461a      	mov	r2, r3
 8009b90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b94:	4313      	orrs	r3, r2
 8009b96:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8009b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b9c:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8009b9e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8009ba4:	2275      	movs	r2, #117	; 0x75
 8009ba6:	2194      	movs	r1, #148	; 0x94
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f001 ff3b 	bl	800ba24 <VL53L0X_WrByte>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	461a      	mov	r2, r3
 8009bb2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f7ff fc33 	bl	8009428 <VL53L0X_device_read_strobe>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	461a      	mov	r2, r3
 8009bc6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009bd0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009bd4:	461a      	mov	r2, r3
 8009bd6:	2190      	movs	r1, #144	; 0x90
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f002 f807 	bl	800bbec <VL53L0X_RdDWord>
 8009bde:	4603      	mov	r3, r0
 8009be0:	461a      	mov	r2, r3
 8009be2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009be6:	4313      	orrs	r3, r2
 8009be8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8009bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bee:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8009bf0:	b29b      	uxth	r3, r3
 8009bf2:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8009bf4:	2276      	movs	r2, #118	; 0x76
 8009bf6:	2194      	movs	r1, #148	; 0x94
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f001 ff13 	bl	800ba24 <VL53L0X_WrByte>
 8009bfe:	4603      	mov	r3, r0
 8009c00:	461a      	mov	r2, r3
 8009c02:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c06:	4313      	orrs	r3, r2
 8009c08:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f7ff fc0b 	bl	8009428 <VL53L0X_device_read_strobe>
 8009c12:	4603      	mov	r3, r0
 8009c14:	461a      	mov	r2, r3
 8009c16:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c1a:	4313      	orrs	r3, r2
 8009c1c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009c20:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009c24:	461a      	mov	r2, r3
 8009c26:	2190      	movs	r1, #144	; 0x90
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f001 ffdf 	bl	800bbec <VL53L0X_RdDWord>
 8009c2e:	4603      	mov	r3, r0
 8009c30:	461a      	mov	r2, r3
 8009c32:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c36:	4313      	orrs	r3, r2
 8009c38:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8009c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c3e:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8009c40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009c42:	4313      	orrs	r3, r2
 8009c44:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8009c46:	2200      	movs	r2, #0
 8009c48:	2181      	movs	r1, #129	; 0x81
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f001 feea 	bl	800ba24 <VL53L0X_WrByte>
 8009c50:	4603      	mov	r3, r0
 8009c52:	461a      	mov	r2, r3
 8009c54:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8009c5e:	2206      	movs	r2, #6
 8009c60:	21ff      	movs	r1, #255	; 0xff
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	f001 fede 	bl	800ba24 <VL53L0X_WrByte>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	461a      	mov	r2, r3
 8009c6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c70:	4313      	orrs	r3, r2
 8009c72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8009c76:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8009c7a:	461a      	mov	r2, r3
 8009c7c:	2183      	movs	r1, #131	; 0x83
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f001 ff52 	bl	800bb28 <VL53L0X_RdByte>
 8009c84:	4603      	mov	r3, r0
 8009c86:	461a      	mov	r2, r3
 8009c88:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c8c:	4313      	orrs	r3, r2
 8009c8e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8009c92:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009c96:	f023 0304 	bic.w	r3, r3, #4
 8009c9a:	b2db      	uxtb	r3, r3
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	2183      	movs	r1, #131	; 0x83
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f001 febf 	bl	800ba24 <VL53L0X_WrByte>
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	461a      	mov	r2, r3
 8009caa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009cae:	4313      	orrs	r3, r2
 8009cb0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009cb4:	2201      	movs	r2, #1
 8009cb6:	21ff      	movs	r1, #255	; 0xff
 8009cb8:	6878      	ldr	r0, [r7, #4]
 8009cba:	f001 feb3 	bl	800ba24 <VL53L0X_WrByte>
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	461a      	mov	r2, r3
 8009cc2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009cc6:	4313      	orrs	r3, r2
 8009cc8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009ccc:	2201      	movs	r2, #1
 8009cce:	2100      	movs	r1, #0
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	f001 fea7 	bl	800ba24 <VL53L0X_WrByte>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	461a      	mov	r2, r3
 8009cda:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	21ff      	movs	r1, #255	; 0xff
 8009ce8:	6878      	ldr	r0, [r7, #4]
 8009cea:	f001 fe9b 	bl	800ba24 <VL53L0X_WrByte>
 8009cee:	4603      	mov	r3, r0
 8009cf0:	461a      	mov	r2, r3
 8009cf2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009cf6:	4313      	orrs	r3, r2
 8009cf8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	2180      	movs	r1, #128	; 0x80
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f001 fe8f 	bl	800ba24 <VL53L0X_WrByte>
 8009d06:	4603      	mov	r3, r0
 8009d08:	461a      	mov	r2, r3
 8009d0a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009d0e:	4313      	orrs	r3, r2
 8009d10:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8009d14:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	f040 808f 	bne.w	8009e3c <VL53L0X_get_info_from_device+0x98e>
 8009d1e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009d22:	2b07      	cmp	r3, #7
 8009d24:	f000 808a 	beq.w	8009e3c <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8009d28:	78fb      	ldrb	r3, [r7, #3]
 8009d2a:	f003 0301 	and.w	r3, r3, #1
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d024      	beq.n	8009d7c <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8009d32:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009d36:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d11e      	bne.n	8009d7c <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8009d44:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 8009d4e:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8009d52:	2300      	movs	r3, #0
 8009d54:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d56:	e00e      	b.n	8009d76 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8009d58:	f107 0208 	add.w	r2, r7, #8
 8009d5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d5e:	4413      	add	r3, r2
 8009d60:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8009d62:	687a      	ldr	r2, [r7, #4]
 8009d64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d66:	4413      	add	r3, r2
 8009d68:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8009d6c:	460a      	mov	r2, r1
 8009d6e:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8009d70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d72:	3301      	adds	r3, #1
 8009d74:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d78:	2b05      	cmp	r3, #5
 8009d7a:	dded      	ble.n	8009d58 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8009d7c:	78fb      	ldrb	r3, [r7, #3]
 8009d7e:	f003 0302 	and.w	r3, r3, #2
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d018      	beq.n	8009db8 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8009d86:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009d8a:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d112      	bne.n	8009db8 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009d92:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009d9c:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	33f3      	adds	r3, #243	; 0xf3
 8009daa:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8009dac:	f107 0310 	add.w	r3, r7, #16
 8009db0:	4619      	mov	r1, r3
 8009db2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009db4:	f002 fe46 	bl	800ca44 <strcpy>

		}

		if (((option & 4) == 4) &&
 8009db8:	78fb      	ldrb	r3, [r7, #3]
 8009dba:	f003 0304 	and.w	r3, r3, #4
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d030      	beq.n	8009e24 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8009dc2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009dc6:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d12a      	bne.n	8009e24 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009dce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8009dde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009de0:	025b      	lsls	r3, r3, #9
 8009de2:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009de8:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8009dec:	2300      	movs	r3, #0
 8009dee:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8009df2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d011      	beq.n	8009e1c <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8009df8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009dfa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009dfc:	1ad3      	subs	r3, r2, r3
 8009dfe:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8009e00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e02:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009e06:	fb02 f303 	mul.w	r3, r2, r3
 8009e0a:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8009e0c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 8009e10:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8009e14:	425b      	negs	r3, r3
 8009e16:	b29b      	uxth	r3, r3
 8009e18:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 8009e1c:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8009e24:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8009e28:	78fb      	ldrb	r3, [r7, #3]
 8009e2a:	4313      	orrs	r3, r2
 8009e2c:	b2db      	uxtb	r3, r3
 8009e2e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8009e32:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009e3c:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	3760      	adds	r7, #96	; 0x60
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}

08009e48 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b087      	sub	sp, #28
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	460b      	mov	r3, r1
 8009e52:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 8009e54:	f240 6277 	movw	r2, #1655	; 0x677
 8009e58:	f04f 0300 	mov.w	r3, #0
 8009e5c:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8009e60:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8009e64:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8009e66:	78fb      	ldrb	r3, [r7, #3]
 8009e68:	68fa      	ldr	r2, [r7, #12]
 8009e6a:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8009e6e:	693a      	ldr	r2, [r7, #16]
 8009e70:	fb02 f303 	mul.w	r3, r2, r3
 8009e74:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8009e76:	68bb      	ldr	r3, [r7, #8]
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	371c      	adds	r7, #28
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr

08009e84 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b087      	sub	sp, #28
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8009e90:	2300      	movs	r3, #0
 8009e92:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8009e94:	2300      	movs	r3, #0
 8009e96:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d017      	beq.n	8009ece <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	3b01      	subs	r3, #1
 8009ea2:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8009ea4:	e005      	b.n	8009eb2 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8009ea6:	693b      	ldr	r3, [r7, #16]
 8009ea8:	085b      	lsrs	r3, r3, #1
 8009eaa:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8009eac:	89fb      	ldrh	r3, [r7, #14]
 8009eae:	3301      	adds	r3, #1
 8009eb0:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d1f4      	bne.n	8009ea6 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8009ebc:	89fb      	ldrh	r3, [r7, #14]
 8009ebe:	021b      	lsls	r3, r3, #8
 8009ec0:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8009ec2:	693b      	ldr	r3, [r7, #16]
 8009ec4:	b29b      	uxth	r3, r3
 8009ec6:	b2db      	uxtb	r3, r3
 8009ec8:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8009eca:	4413      	add	r3, r2
 8009ecc:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8009ece:	8afb      	ldrh	r3, [r7, #22]

}
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	371c      	adds	r7, #28
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eda:	4770      	bx	lr

08009edc <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8009edc:	b480      	push	{r7}
 8009ede:	b085      	sub	sp, #20
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8009eea:	88fb      	ldrh	r3, [r7, #6]
 8009eec:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8009eee:	88fa      	ldrh	r2, [r7, #6]
 8009ef0:	0a12      	lsrs	r2, r2, #8
 8009ef2:	b292      	uxth	r2, r2
 8009ef4:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8009ef6:	3301      	adds	r3, #1
 8009ef8:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8009efa:	68fb      	ldr	r3, [r7, #12]
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3714      	adds	r7, #20
 8009f00:	46bd      	mov	sp, r7
 8009f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f06:	4770      	bx	lr

08009f08 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b088      	sub	sp, #32
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	60f8      	str	r0, [r7, #12]
 8009f10:	60b9      	str	r1, [r7, #8]
 8009f12:	4613      	mov	r3, r2
 8009f14:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8009f16:	2300      	movs	r3, #0
 8009f18:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8009f1a:	79fb      	ldrb	r3, [r7, #7]
 8009f1c:	4619      	mov	r1, r3
 8009f1e:	68f8      	ldr	r0, [r7, #12]
 8009f20:	f7ff ff92 	bl	8009e48 <VL53L0X_calc_macro_period_ps>
 8009f24:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8009f26:	69bb      	ldr	r3, [r7, #24]
 8009f28:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009f2c:	4a0a      	ldr	r2, [pc, #40]	; (8009f58 <VL53L0X_calc_timeout_mclks+0x50>)
 8009f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8009f32:	099b      	lsrs	r3, r3, #6
 8009f34:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009f3c:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 8009f40:	697b      	ldr	r3, [r7, #20]
 8009f42:	085b      	lsrs	r3, r3, #1
 8009f44:	441a      	add	r2, r3
	timeout_period_mclks =
 8009f46:	697b      	ldr	r3, [r7, #20]
 8009f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f4c:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 8009f4e:	69fb      	ldr	r3, [r7, #28]
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3720      	adds	r7, #32
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}
 8009f58:	10624dd3 	.word	0x10624dd3

08009f5c <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b086      	sub	sp, #24
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	460b      	mov	r3, r1
 8009f66:	807b      	strh	r3, [r7, #2]
 8009f68:	4613      	mov	r3, r2
 8009f6a:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8009f70:	787b      	ldrb	r3, [r7, #1]
 8009f72:	4619      	mov	r1, r3
 8009f74:	6878      	ldr	r0, [r7, #4]
 8009f76:	f7ff ff67 	bl	8009e48 <VL53L0X_calc_macro_period_ps>
 8009f7a:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009f82:	4a0a      	ldr	r2, [pc, #40]	; (8009fac <VL53L0X_calc_timeout_us+0x50>)
 8009f84:	fba2 2303 	umull	r2, r3, r2, r3
 8009f88:	099b      	lsrs	r3, r3, #6
 8009f8a:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8009f8c:	887b      	ldrh	r3, [r7, #2]
 8009f8e:	68fa      	ldr	r2, [r7, #12]
 8009f90:	fb02 f303 	mul.w	r3, r2, r3
 8009f94:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 8009f98:	4a04      	ldr	r2, [pc, #16]	; (8009fac <VL53L0X_calc_timeout_us+0x50>)
 8009f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8009f9e:	099b      	lsrs	r3, r3, #6
 8009fa0:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8009fa2:	697b      	ldr	r3, [r7, #20]
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3718      	adds	r7, #24
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}
 8009fac:	10624dd3 	.word	0x10624dd3

08009fb0 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b08c      	sub	sp, #48	; 0x30
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	60f8      	str	r0, [r7, #12]
 8009fb8:	460b      	mov	r3, r1
 8009fba:	607a      	str	r2, [r7, #4]
 8009fbc:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8009fca:	2300      	movs	r3, #0
 8009fcc:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8009fce:	2300      	movs	r3, #0
 8009fd0:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8009fd6:	7afb      	ldrb	r3, [r7, #11]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d005      	beq.n	8009fe8 <get_sequence_step_timeout+0x38>
 8009fdc:	7afb      	ldrb	r3, [r7, #11]
 8009fde:	2b01      	cmp	r3, #1
 8009fe0:	d002      	beq.n	8009fe8 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8009fe2:	7afb      	ldrb	r3, [r7, #11]
 8009fe4:	2b02      	cmp	r3, #2
 8009fe6:	d128      	bne.n	800a03a <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009fe8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8009fec:	461a      	mov	r2, r3
 8009fee:	2100      	movs	r1, #0
 8009ff0:	68f8      	ldr	r0, [r7, #12]
 8009ff2:	f7fd fa7d 	bl	80074f0 <VL53L0X_GetVcselPulsePeriod>
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8009ffc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a000:	2b00      	cmp	r3, #0
 800a002:	d109      	bne.n	800a018 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800a004:	f107 0320 	add.w	r3, r7, #32
 800a008:	461a      	mov	r2, r3
 800a00a:	2146      	movs	r1, #70	; 0x46
 800a00c:	68f8      	ldr	r0, [r7, #12]
 800a00e:	f001 fd8b 	bl	800bb28 <VL53L0X_RdByte>
 800a012:	4603      	mov	r3, r0
 800a014:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800a018:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a01c:	b29b      	uxth	r3, r3
 800a01e:	4618      	mov	r0, r3
 800a020:	f7ff ff5c 	bl	8009edc <VL53L0X_decode_timeout>
 800a024:	4603      	mov	r3, r0
 800a026:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a028:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a02c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a02e:	4619      	mov	r1, r3
 800a030:	68f8      	ldr	r0, [r7, #12]
 800a032:	f7ff ff93 	bl	8009f5c <VL53L0X_calc_timeout_us>
 800a036:	62b8      	str	r0, [r7, #40]	; 0x28
 800a038:	e092      	b.n	800a160 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800a03a:	7afb      	ldrb	r3, [r7, #11]
 800a03c:	2b03      	cmp	r3, #3
 800a03e:	d135      	bne.n	800a0ac <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a040:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800a044:	461a      	mov	r2, r3
 800a046:	2100      	movs	r1, #0
 800a048:	68f8      	ldr	r0, [r7, #12]
 800a04a:	f7fd fa51 	bl	80074f0 <VL53L0X_GetVcselPulsePeriod>
 800a04e:	4603      	mov	r3, r0
 800a050:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800a054:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a058:	2b00      	cmp	r3, #0
 800a05a:	f040 8081 	bne.w	800a160 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a05e:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800a062:	461a      	mov	r2, r3
 800a064:	2100      	movs	r1, #0
 800a066:	68f8      	ldr	r0, [r7, #12]
 800a068:	f7fd fa42 	bl	80074f0 <VL53L0X_GetVcselPulsePeriod>
 800a06c:	4603      	mov	r3, r0
 800a06e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800a072:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a076:	2b00      	cmp	r3, #0
 800a078:	d109      	bne.n	800a08e <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800a07a:	f107 031e 	add.w	r3, r7, #30
 800a07e:	461a      	mov	r2, r3
 800a080:	2151      	movs	r1, #81	; 0x51
 800a082:	68f8      	ldr	r0, [r7, #12]
 800a084:	f001 fd7a 	bl	800bb7c <VL53L0X_RdWord>
 800a088:	4603      	mov	r3, r0
 800a08a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a08e:	8bfb      	ldrh	r3, [r7, #30]
 800a090:	4618      	mov	r0, r3
 800a092:	f7ff ff23 	bl	8009edc <VL53L0X_decode_timeout>
 800a096:	4603      	mov	r3, r0
 800a098:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a09a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a09e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a0a0:	4619      	mov	r1, r3
 800a0a2:	68f8      	ldr	r0, [r7, #12]
 800a0a4:	f7ff ff5a 	bl	8009f5c <VL53L0X_calc_timeout_us>
 800a0a8:	62b8      	str	r0, [r7, #40]	; 0x28
 800a0aa:	e059      	b.n	800a160 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800a0ac:	7afb      	ldrb	r3, [r7, #11]
 800a0ae:	2b04      	cmp	r3, #4
 800a0b0:	d156      	bne.n	800a160 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800a0b2:	f107 0314 	add.w	r3, r7, #20
 800a0b6:	4619      	mov	r1, r3
 800a0b8:	68f8      	ldr	r0, [r7, #12]
 800a0ba:	f7fd fb25 	bl	8007708 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800a0c2:	7dfb      	ldrb	r3, [r7, #23]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d01d      	beq.n	800a104 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a0c8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800a0cc:	461a      	mov	r2, r3
 800a0ce:	2100      	movs	r1, #0
 800a0d0:	68f8      	ldr	r0, [r7, #12]
 800a0d2:	f7fd fa0d 	bl	80074f0 <VL53L0X_GetVcselPulsePeriod>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800a0dc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d10f      	bne.n	800a104 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 800a0e4:	f107 031e 	add.w	r3, r7, #30
 800a0e8:	461a      	mov	r2, r3
 800a0ea:	2151      	movs	r1, #81	; 0x51
 800a0ec:	68f8      	ldr	r0, [r7, #12]
 800a0ee:	f001 fd45 	bl	800bb7c <VL53L0X_RdWord>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a0f8:	8bfb      	ldrh	r3, [r7, #30]
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	f7ff feee 	bl	8009edc <VL53L0X_decode_timeout>
 800a100:	4603      	mov	r3, r0
 800a102:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800a104:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d109      	bne.n	800a120 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a10c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800a110:	461a      	mov	r2, r3
 800a112:	2101      	movs	r1, #1
 800a114:	68f8      	ldr	r0, [r7, #12]
 800a116:	f7fd f9eb 	bl	80074f0 <VL53L0X_GetVcselPulsePeriod>
 800a11a:	4603      	mov	r3, r0
 800a11c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800a120:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a124:	2b00      	cmp	r3, #0
 800a126:	d10f      	bne.n	800a148 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800a128:	f107 031c 	add.w	r3, r7, #28
 800a12c:	461a      	mov	r2, r3
 800a12e:	2171      	movs	r1, #113	; 0x71
 800a130:	68f8      	ldr	r0, [r7, #12]
 800a132:	f001 fd23 	bl	800bb7c <VL53L0X_RdWord>
 800a136:	4603      	mov	r3, r0
 800a138:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a13c:	8bbb      	ldrh	r3, [r7, #28]
 800a13e:	4618      	mov	r0, r3
 800a140:	f7ff fecc 	bl	8009edc <VL53L0X_decode_timeout>
 800a144:	4603      	mov	r3, r0
 800a146:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800a148:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a14a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a14c:	1ad3      	subs	r3, r2, r3
 800a14e:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a150:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a154:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a156:	4619      	mov	r1, r3
 800a158:	68f8      	ldr	r0, [r7, #12]
 800a15a:	f7ff feff 	bl	8009f5c <VL53L0X_calc_timeout_us>
 800a15e:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a164:	601a      	str	r2, [r3, #0]

	return Status;
 800a166:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3730      	adds	r7, #48	; 0x30
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}

0800a172 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800a172:	b580      	push	{r7, lr}
 800a174:	b08a      	sub	sp, #40	; 0x28
 800a176:	af00      	add	r7, sp, #0
 800a178:	60f8      	str	r0, [r7, #12]
 800a17a:	460b      	mov	r3, r1
 800a17c:	607a      	str	r2, [r7, #4]
 800a17e:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a180:	2300      	movs	r3, #0
 800a182:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800a186:	7afb      	ldrb	r3, [r7, #11]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d005      	beq.n	800a198 <set_sequence_step_timeout+0x26>
 800a18c:	7afb      	ldrb	r3, [r7, #11]
 800a18e:	2b01      	cmp	r3, #1
 800a190:	d002      	beq.n	800a198 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800a192:	7afb      	ldrb	r3, [r7, #11]
 800a194:	2b02      	cmp	r3, #2
 800a196:	d138      	bne.n	800a20a <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a198:	f107 031b 	add.w	r3, r7, #27
 800a19c:	461a      	mov	r2, r3
 800a19e:	2100      	movs	r1, #0
 800a1a0:	68f8      	ldr	r0, [r7, #12]
 800a1a2:	f7fd f9a5 	bl	80074f0 <VL53L0X_GetVcselPulsePeriod>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800a1ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d11a      	bne.n	800a1ea <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800a1b4:	7efb      	ldrb	r3, [r7, #27]
 800a1b6:	461a      	mov	r2, r3
 800a1b8:	6879      	ldr	r1, [r7, #4]
 800a1ba:	68f8      	ldr	r0, [r7, #12]
 800a1bc:	f7ff fea4 	bl	8009f08 <VL53L0X_calc_timeout_mclks>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800a1c4:	8bbb      	ldrh	r3, [r7, #28]
 800a1c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a1ca:	d903      	bls.n	800a1d4 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800a1cc:	23ff      	movs	r3, #255	; 0xff
 800a1ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a1d2:	e004      	b.n	800a1de <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800a1d4:	8bbb      	ldrh	r3, [r7, #28]
 800a1d6:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800a1d8:	3b01      	subs	r3, #1
 800a1da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a1de:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a1e2:	b29a      	uxth	r2, r3
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800a1ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	f040 80ab 	bne.w	800a34a <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800a1f4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a1f8:	461a      	mov	r2, r3
 800a1fa:	2146      	movs	r1, #70	; 0x46
 800a1fc:	68f8      	ldr	r0, [r7, #12]
 800a1fe:	f001 fc11 	bl	800ba24 <VL53L0X_WrByte>
 800a202:	4603      	mov	r3, r0
 800a204:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800a208:	e09f      	b.n	800a34a <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800a20a:	7afb      	ldrb	r3, [r7, #11]
 800a20c:	2b03      	cmp	r3, #3
 800a20e:	d135      	bne.n	800a27c <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800a210:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a214:	2b00      	cmp	r3, #0
 800a216:	d11b      	bne.n	800a250 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a218:	f107 031b 	add.w	r3, r7, #27
 800a21c:	461a      	mov	r2, r3
 800a21e:	2100      	movs	r1, #0
 800a220:	68f8      	ldr	r0, [r7, #12]
 800a222:	f7fd f965 	bl	80074f0 <VL53L0X_GetVcselPulsePeriod>
 800a226:	4603      	mov	r3, r0
 800a228:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800a22c:	7efb      	ldrb	r3, [r7, #27]
 800a22e:	461a      	mov	r2, r3
 800a230:	6879      	ldr	r1, [r7, #4]
 800a232:	68f8      	ldr	r0, [r7, #12]
 800a234:	f7ff fe68 	bl	8009f08 <VL53L0X_calc_timeout_mclks>
 800a238:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800a23a:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800a23c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a23e:	4618      	mov	r0, r3
 800a240:	f7ff fe20 	bl	8009e84 <VL53L0X_encode_timeout>
 800a244:	4603      	mov	r3, r0
 800a246:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a248:	8b3a      	ldrh	r2, [r7, #24]
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800a250:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a254:	2b00      	cmp	r3, #0
 800a256:	d108      	bne.n	800a26a <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800a258:	8b3b      	ldrh	r3, [r7, #24]
 800a25a:	461a      	mov	r2, r3
 800a25c:	2151      	movs	r1, #81	; 0x51
 800a25e:	68f8      	ldr	r0, [r7, #12]
 800a260:	f001 fc04 	bl	800ba6c <VL53L0X_WrWord>
 800a264:	4603      	mov	r3, r0
 800a266:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800a26a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d16b      	bne.n	800a34a <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	687a      	ldr	r2, [r7, #4]
 800a276:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800a27a:	e066      	b.n	800a34a <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800a27c:	7afb      	ldrb	r3, [r7, #11]
 800a27e:	2b04      	cmp	r3, #4
 800a280:	d160      	bne.n	800a344 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800a282:	f107 0310 	add.w	r3, r7, #16
 800a286:	4619      	mov	r1, r3
 800a288:	68f8      	ldr	r0, [r7, #12]
 800a28a:	f7fd fa3d 	bl	8007708 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800a28e:	2300      	movs	r3, #0
 800a290:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800a292:	7cfb      	ldrb	r3, [r7, #19]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d01d      	beq.n	800a2d4 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a298:	f107 031b 	add.w	r3, r7, #27
 800a29c:	461a      	mov	r2, r3
 800a29e:	2100      	movs	r1, #0
 800a2a0:	68f8      	ldr	r0, [r7, #12]
 800a2a2:	f7fd f925 	bl	80074f0 <VL53L0X_GetVcselPulsePeriod>
 800a2a6:	4603      	mov	r3, r0
 800a2a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800a2ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d10f      	bne.n	800a2d4 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800a2b4:	f107 0318 	add.w	r3, r7, #24
 800a2b8:	461a      	mov	r2, r3
 800a2ba:	2151      	movs	r1, #81	; 0x51
 800a2bc:	68f8      	ldr	r0, [r7, #12]
 800a2be:	f001 fc5d 	bl	800bb7c <VL53L0X_RdWord>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800a2c8:	8b3b      	ldrh	r3, [r7, #24]
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f7ff fe06 	bl	8009edc <VL53L0X_decode_timeout>
 800a2d0:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800a2d2:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800a2d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d109      	bne.n	800a2f0 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a2dc:	f107 031b 	add.w	r3, r7, #27
 800a2e0:	461a      	mov	r2, r3
 800a2e2:	2101      	movs	r1, #1
 800a2e4:	68f8      	ldr	r0, [r7, #12]
 800a2e6:	f7fd f903 	bl	80074f0 <VL53L0X_GetVcselPulsePeriod>
 800a2ea:	4603      	mov	r3, r0
 800a2ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800a2f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d128      	bne.n	800a34a <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800a2f8:	7efb      	ldrb	r3, [r7, #27]
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	6879      	ldr	r1, [r7, #4]
 800a2fe:	68f8      	ldr	r0, [r7, #12]
 800a300:	f7ff fe02 	bl	8009f08 <VL53L0X_calc_timeout_mclks>
 800a304:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800a306:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a308:	6a3a      	ldr	r2, [r7, #32]
 800a30a:	4413      	add	r3, r2
 800a30c:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800a30e:	6a38      	ldr	r0, [r7, #32]
 800a310:	f7ff fdb8 	bl	8009e84 <VL53L0X_encode_timeout>
 800a314:	4603      	mov	r3, r0
 800a316:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800a318:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d108      	bne.n	800a332 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800a320:	8bfb      	ldrh	r3, [r7, #30]
 800a322:	461a      	mov	r2, r3
 800a324:	2171      	movs	r1, #113	; 0x71
 800a326:	68f8      	ldr	r0, [r7, #12]
 800a328:	f001 fba0 	bl	800ba6c <VL53L0X_WrWord>
 800a32c:	4603      	mov	r3, r0
 800a32e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800a332:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a336:	2b00      	cmp	r3, #0
 800a338:	d107      	bne.n	800a34a <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	687a      	ldr	r2, [r7, #4]
 800a33e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800a342:	e002      	b.n	800a34a <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a344:	23fc      	movs	r3, #252	; 0xfc
 800a346:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800a34a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800a34e:	4618      	mov	r0, r3
 800a350:	3728      	adds	r7, #40	; 0x28
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}

0800a356 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800a356:	b580      	push	{r7, lr}
 800a358:	b08a      	sub	sp, #40	; 0x28
 800a35a:	af00      	add	r7, sp, #0
 800a35c:	6078      	str	r0, [r7, #4]
 800a35e:	460b      	mov	r3, r1
 800a360:	70fb      	strb	r3, [r7, #3]
 800a362:	4613      	mov	r3, r2
 800a364:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a366:	2300      	movs	r3, #0
 800a368:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800a36c:	230c      	movs	r3, #12
 800a36e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800a372:	2312      	movs	r3, #18
 800a374:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800a378:	2308      	movs	r3, #8
 800a37a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800a37e:	230e      	movs	r3, #14
 800a380:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800a384:	2300      	movs	r3, #0
 800a386:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800a388:	78bb      	ldrb	r3, [r7, #2]
 800a38a:	f003 0301 	and.w	r3, r3, #1
 800a38e:	b2db      	uxtb	r3, r3
 800a390:	2b00      	cmp	r3, #0
 800a392:	d003      	beq.n	800a39c <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a394:	23fc      	movs	r3, #252	; 0xfc
 800a396:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a39a:	e020      	b.n	800a3de <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800a39c:	78fb      	ldrb	r3, [r7, #3]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d10d      	bne.n	800a3be <VL53L0X_set_vcsel_pulse_period+0x68>
 800a3a2:	78ba      	ldrb	r2, [r7, #2]
 800a3a4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a3a8:	429a      	cmp	r2, r3
 800a3aa:	d304      	bcc.n	800a3b6 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800a3ac:	78ba      	ldrb	r2, [r7, #2]
 800a3ae:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800a3b2:	429a      	cmp	r2, r3
 800a3b4:	d903      	bls.n	800a3be <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a3b6:	23fc      	movs	r3, #252	; 0xfc
 800a3b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a3bc:	e00f      	b.n	800a3de <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800a3be:	78fb      	ldrb	r3, [r7, #3]
 800a3c0:	2b01      	cmp	r3, #1
 800a3c2:	d10c      	bne.n	800a3de <VL53L0X_set_vcsel_pulse_period+0x88>
 800a3c4:	78ba      	ldrb	r2, [r7, #2]
 800a3c6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a3ca:	429a      	cmp	r2, r3
 800a3cc:	d304      	bcc.n	800a3d8 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800a3ce:	78ba      	ldrb	r2, [r7, #2]
 800a3d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a3d4:	429a      	cmp	r2, r3
 800a3d6:	d902      	bls.n	800a3de <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a3d8:	23fc      	movs	r3, #252	; 0xfc
 800a3da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800a3de:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d002      	beq.n	800a3ec <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800a3e6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a3ea:	e239      	b.n	800a860 <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800a3ec:	78fb      	ldrb	r3, [r7, #3]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d150      	bne.n	800a494 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800a3f2:	78bb      	ldrb	r3, [r7, #2]
 800a3f4:	2b0c      	cmp	r3, #12
 800a3f6:	d110      	bne.n	800a41a <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800a3f8:	2218      	movs	r2, #24
 800a3fa:	2157      	movs	r1, #87	; 0x57
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f001 fb11 	bl	800ba24 <VL53L0X_WrByte>
 800a402:	4603      	mov	r3, r0
 800a404:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800a408:	2208      	movs	r2, #8
 800a40a:	2156      	movs	r1, #86	; 0x56
 800a40c:	6878      	ldr	r0, [r7, #4]
 800a40e:	f001 fb09 	bl	800ba24 <VL53L0X_WrByte>
 800a412:	4603      	mov	r3, r0
 800a414:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a418:	e17f      	b.n	800a71a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800a41a:	78bb      	ldrb	r3, [r7, #2]
 800a41c:	2b0e      	cmp	r3, #14
 800a41e:	d110      	bne.n	800a442 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800a420:	2230      	movs	r2, #48	; 0x30
 800a422:	2157      	movs	r1, #87	; 0x57
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f001 fafd 	bl	800ba24 <VL53L0X_WrByte>
 800a42a:	4603      	mov	r3, r0
 800a42c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800a430:	2208      	movs	r2, #8
 800a432:	2156      	movs	r1, #86	; 0x56
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f001 faf5 	bl	800ba24 <VL53L0X_WrByte>
 800a43a:	4603      	mov	r3, r0
 800a43c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a440:	e16b      	b.n	800a71a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800a442:	78bb      	ldrb	r3, [r7, #2]
 800a444:	2b10      	cmp	r3, #16
 800a446:	d110      	bne.n	800a46a <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800a448:	2240      	movs	r2, #64	; 0x40
 800a44a:	2157      	movs	r1, #87	; 0x57
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f001 fae9 	bl	800ba24 <VL53L0X_WrByte>
 800a452:	4603      	mov	r3, r0
 800a454:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800a458:	2208      	movs	r2, #8
 800a45a:	2156      	movs	r1, #86	; 0x56
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f001 fae1 	bl	800ba24 <VL53L0X_WrByte>
 800a462:	4603      	mov	r3, r0
 800a464:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a468:	e157      	b.n	800a71a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800a46a:	78bb      	ldrb	r3, [r7, #2]
 800a46c:	2b12      	cmp	r3, #18
 800a46e:	f040 8154 	bne.w	800a71a <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800a472:	2250      	movs	r2, #80	; 0x50
 800a474:	2157      	movs	r1, #87	; 0x57
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f001 fad4 	bl	800ba24 <VL53L0X_WrByte>
 800a47c:	4603      	mov	r3, r0
 800a47e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800a482:	2208      	movs	r2, #8
 800a484:	2156      	movs	r1, #86	; 0x56
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f001 facc 	bl	800ba24 <VL53L0X_WrByte>
 800a48c:	4603      	mov	r3, r0
 800a48e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a492:	e142      	b.n	800a71a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800a494:	78fb      	ldrb	r3, [r7, #3]
 800a496:	2b01      	cmp	r3, #1
 800a498:	f040 813f 	bne.w	800a71a <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800a49c:	78bb      	ldrb	r3, [r7, #2]
 800a49e:	2b08      	cmp	r3, #8
 800a4a0:	d14c      	bne.n	800a53c <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800a4a2:	2210      	movs	r2, #16
 800a4a4:	2148      	movs	r1, #72	; 0x48
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f001 fabc 	bl	800ba24 <VL53L0X_WrByte>
 800a4ac:	4603      	mov	r3, r0
 800a4ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800a4b2:	2208      	movs	r2, #8
 800a4b4:	2147      	movs	r1, #71	; 0x47
 800a4b6:	6878      	ldr	r0, [r7, #4]
 800a4b8:	f001 fab4 	bl	800ba24 <VL53L0X_WrByte>
 800a4bc:	4603      	mov	r3, r0
 800a4be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a4c2:	2202      	movs	r2, #2
 800a4c4:	2132      	movs	r1, #50	; 0x32
 800a4c6:	6878      	ldr	r0, [r7, #4]
 800a4c8:	f001 faac 	bl	800ba24 <VL53L0X_WrByte>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	461a      	mov	r2, r3
 800a4d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a4d4:	4313      	orrs	r3, r2
 800a4d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800a4da:	220c      	movs	r2, #12
 800a4dc:	2130      	movs	r1, #48	; 0x30
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f001 faa0 	bl	800ba24 <VL53L0X_WrByte>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	461a      	mov	r2, r3
 800a4e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a4ec:	4313      	orrs	r3, r2
 800a4ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	21ff      	movs	r1, #255	; 0xff
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f001 fa94 	bl	800ba24 <VL53L0X_WrByte>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	461a      	mov	r2, r3
 800a500:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a504:	4313      	orrs	r3, r2
 800a506:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a50a:	2230      	movs	r2, #48	; 0x30
 800a50c:	2130      	movs	r1, #48	; 0x30
 800a50e:	6878      	ldr	r0, [r7, #4]
 800a510:	f001 fa88 	bl	800ba24 <VL53L0X_WrByte>
 800a514:	4603      	mov	r3, r0
 800a516:	461a      	mov	r2, r3
 800a518:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a51c:	4313      	orrs	r3, r2
 800a51e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a522:	2200      	movs	r2, #0
 800a524:	21ff      	movs	r1, #255	; 0xff
 800a526:	6878      	ldr	r0, [r7, #4]
 800a528:	f001 fa7c 	bl	800ba24 <VL53L0X_WrByte>
 800a52c:	4603      	mov	r3, r0
 800a52e:	461a      	mov	r2, r3
 800a530:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a534:	4313      	orrs	r3, r2
 800a536:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a53a:	e0ee      	b.n	800a71a <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800a53c:	78bb      	ldrb	r3, [r7, #2]
 800a53e:	2b0a      	cmp	r3, #10
 800a540:	d14c      	bne.n	800a5dc <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800a542:	2228      	movs	r2, #40	; 0x28
 800a544:	2148      	movs	r1, #72	; 0x48
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f001 fa6c 	bl	800ba24 <VL53L0X_WrByte>
 800a54c:	4603      	mov	r3, r0
 800a54e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800a552:	2208      	movs	r2, #8
 800a554:	2147      	movs	r1, #71	; 0x47
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f001 fa64 	bl	800ba24 <VL53L0X_WrByte>
 800a55c:	4603      	mov	r3, r0
 800a55e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a562:	2203      	movs	r2, #3
 800a564:	2132      	movs	r1, #50	; 0x32
 800a566:	6878      	ldr	r0, [r7, #4]
 800a568:	f001 fa5c 	bl	800ba24 <VL53L0X_WrByte>
 800a56c:	4603      	mov	r3, r0
 800a56e:	461a      	mov	r2, r3
 800a570:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a574:	4313      	orrs	r3, r2
 800a576:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a57a:	2209      	movs	r2, #9
 800a57c:	2130      	movs	r1, #48	; 0x30
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f001 fa50 	bl	800ba24 <VL53L0X_WrByte>
 800a584:	4603      	mov	r3, r0
 800a586:	461a      	mov	r2, r3
 800a588:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a58c:	4313      	orrs	r3, r2
 800a58e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a592:	2201      	movs	r2, #1
 800a594:	21ff      	movs	r1, #255	; 0xff
 800a596:	6878      	ldr	r0, [r7, #4]
 800a598:	f001 fa44 	bl	800ba24 <VL53L0X_WrByte>
 800a59c:	4603      	mov	r3, r0
 800a59e:	461a      	mov	r2, r3
 800a5a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a5a4:	4313      	orrs	r3, r2
 800a5a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a5aa:	2220      	movs	r2, #32
 800a5ac:	2130      	movs	r1, #48	; 0x30
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f001 fa38 	bl	800ba24 <VL53L0X_WrByte>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	461a      	mov	r2, r3
 800a5b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a5bc:	4313      	orrs	r3, r2
 800a5be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	21ff      	movs	r1, #255	; 0xff
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f001 fa2c 	bl	800ba24 <VL53L0X_WrByte>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	461a      	mov	r2, r3
 800a5d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a5d4:	4313      	orrs	r3, r2
 800a5d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a5da:	e09e      	b.n	800a71a <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800a5dc:	78bb      	ldrb	r3, [r7, #2]
 800a5de:	2b0c      	cmp	r3, #12
 800a5e0:	d14c      	bne.n	800a67c <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800a5e2:	2238      	movs	r2, #56	; 0x38
 800a5e4:	2148      	movs	r1, #72	; 0x48
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	f001 fa1c 	bl	800ba24 <VL53L0X_WrByte>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800a5f2:	2208      	movs	r2, #8
 800a5f4:	2147      	movs	r1, #71	; 0x47
 800a5f6:	6878      	ldr	r0, [r7, #4]
 800a5f8:	f001 fa14 	bl	800ba24 <VL53L0X_WrByte>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a602:	2203      	movs	r2, #3
 800a604:	2132      	movs	r1, #50	; 0x32
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f001 fa0c 	bl	800ba24 <VL53L0X_WrByte>
 800a60c:	4603      	mov	r3, r0
 800a60e:	461a      	mov	r2, r3
 800a610:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a614:	4313      	orrs	r3, r2
 800a616:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a61a:	2208      	movs	r2, #8
 800a61c:	2130      	movs	r1, #48	; 0x30
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f001 fa00 	bl	800ba24 <VL53L0X_WrByte>
 800a624:	4603      	mov	r3, r0
 800a626:	461a      	mov	r2, r3
 800a628:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a62c:	4313      	orrs	r3, r2
 800a62e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a632:	2201      	movs	r2, #1
 800a634:	21ff      	movs	r1, #255	; 0xff
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f001 f9f4 	bl	800ba24 <VL53L0X_WrByte>
 800a63c:	4603      	mov	r3, r0
 800a63e:	461a      	mov	r2, r3
 800a640:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a644:	4313      	orrs	r3, r2
 800a646:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a64a:	2220      	movs	r2, #32
 800a64c:	2130      	movs	r1, #48	; 0x30
 800a64e:	6878      	ldr	r0, [r7, #4]
 800a650:	f001 f9e8 	bl	800ba24 <VL53L0X_WrByte>
 800a654:	4603      	mov	r3, r0
 800a656:	461a      	mov	r2, r3
 800a658:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a65c:	4313      	orrs	r3, r2
 800a65e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a662:	2200      	movs	r2, #0
 800a664:	21ff      	movs	r1, #255	; 0xff
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f001 f9dc 	bl	800ba24 <VL53L0X_WrByte>
 800a66c:	4603      	mov	r3, r0
 800a66e:	461a      	mov	r2, r3
 800a670:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a674:	4313      	orrs	r3, r2
 800a676:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a67a:	e04e      	b.n	800a71a <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800a67c:	78bb      	ldrb	r3, [r7, #2]
 800a67e:	2b0e      	cmp	r3, #14
 800a680:	d14b      	bne.n	800a71a <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800a682:	2248      	movs	r2, #72	; 0x48
 800a684:	2148      	movs	r1, #72	; 0x48
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f001 f9cc 	bl	800ba24 <VL53L0X_WrByte>
 800a68c:	4603      	mov	r3, r0
 800a68e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800a692:	2208      	movs	r2, #8
 800a694:	2147      	movs	r1, #71	; 0x47
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	f001 f9c4 	bl	800ba24 <VL53L0X_WrByte>
 800a69c:	4603      	mov	r3, r0
 800a69e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a6a2:	2203      	movs	r2, #3
 800a6a4:	2132      	movs	r1, #50	; 0x32
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f001 f9bc 	bl	800ba24 <VL53L0X_WrByte>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	461a      	mov	r2, r3
 800a6b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a6ba:	2207      	movs	r2, #7
 800a6bc:	2130      	movs	r1, #48	; 0x30
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f001 f9b0 	bl	800ba24 <VL53L0X_WrByte>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	461a      	mov	r2, r3
 800a6c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a6cc:	4313      	orrs	r3, r2
 800a6ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	21ff      	movs	r1, #255	; 0xff
 800a6d6:	6878      	ldr	r0, [r7, #4]
 800a6d8:	f001 f9a4 	bl	800ba24 <VL53L0X_WrByte>
 800a6dc:	4603      	mov	r3, r0
 800a6de:	461a      	mov	r2, r3
 800a6e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a6ea:	2220      	movs	r2, #32
 800a6ec:	2130      	movs	r1, #48	; 0x30
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f001 f998 	bl	800ba24 <VL53L0X_WrByte>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	461a      	mov	r2, r3
 800a6f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a6fc:	4313      	orrs	r3, r2
 800a6fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a702:	2200      	movs	r2, #0
 800a704:	21ff      	movs	r1, #255	; 0xff
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f001 f98c 	bl	800ba24 <VL53L0X_WrByte>
 800a70c:	4603      	mov	r3, r0
 800a70e:	461a      	mov	r2, r3
 800a710:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a714:	4313      	orrs	r3, r2
 800a716:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800a71a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d17f      	bne.n	800a822 <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800a722:	78bb      	ldrb	r3, [r7, #2]
 800a724:	4618      	mov	r0, r3
 800a726:	f7fe fe38 	bl	800939a <VL53L0X_encode_vcsel_period>
 800a72a:	4603      	mov	r3, r0
 800a72c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800a730:	78fb      	ldrb	r3, [r7, #3]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d002      	beq.n	800a73c <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800a736:	2b01      	cmp	r3, #1
 800a738:	d045      	beq.n	800a7c6 <VL53L0X_set_vcsel_pulse_period+0x470>
 800a73a:	e06e      	b.n	800a81a <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800a73c:	f107 0314 	add.w	r3, r7, #20
 800a740:	461a      	mov	r2, r3
 800a742:	2103      	movs	r1, #3
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	f7ff fc33 	bl	8009fb0 <get_sequence_step_timeout>
 800a74a:	4603      	mov	r3, r0
 800a74c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a750:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a754:	2b00      	cmp	r3, #0
 800a756:	d109      	bne.n	800a76c <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800a758:	f107 0310 	add.w	r3, r7, #16
 800a75c:	461a      	mov	r2, r3
 800a75e:	2102      	movs	r1, #2
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	f7ff fc25 	bl	8009fb0 <get_sequence_step_timeout>
 800a766:	4603      	mov	r3, r0
 800a768:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a76c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a770:	2b00      	cmp	r3, #0
 800a772:	d109      	bne.n	800a788 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800a774:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a778:	461a      	mov	r2, r3
 800a77a:	2150      	movs	r1, #80	; 0x50
 800a77c:	6878      	ldr	r0, [r7, #4]
 800a77e:	f001 f951 	bl	800ba24 <VL53L0X_WrByte>
 800a782:	4603      	mov	r3, r0
 800a784:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800a788:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d108      	bne.n	800a7a2 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800a790:	697b      	ldr	r3, [r7, #20]
 800a792:	461a      	mov	r2, r3
 800a794:	2103      	movs	r1, #3
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f7ff fceb 	bl	800a172 <set_sequence_step_timeout>
 800a79c:	4603      	mov	r3, r0
 800a79e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800a7a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d108      	bne.n	800a7bc <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	461a      	mov	r2, r3
 800a7ae:	2102      	movs	r1, #2
 800a7b0:	6878      	ldr	r0, [r7, #4]
 800a7b2:	f7ff fcde 	bl	800a172 <set_sequence_step_timeout>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	78ba      	ldrb	r2, [r7, #2]
 800a7c0:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800a7c4:	e02e      	b.n	800a824 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800a7c6:	f107 0318 	add.w	r3, r7, #24
 800a7ca:	461a      	mov	r2, r3
 800a7cc:	2104      	movs	r1, #4
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	f7ff fbee 	bl	8009fb0 <get_sequence_step_timeout>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a7da:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d109      	bne.n	800a7f6 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800a7e2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a7e6:	461a      	mov	r2, r3
 800a7e8:	2170      	movs	r1, #112	; 0x70
 800a7ea:	6878      	ldr	r0, [r7, #4]
 800a7ec:	f001 f91a 	bl	800ba24 <VL53L0X_WrByte>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800a7f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d108      	bne.n	800a810 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800a7fe:	69bb      	ldr	r3, [r7, #24]
 800a800:	461a      	mov	r2, r3
 800a802:	2104      	movs	r1, #4
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f7ff fcb4 	bl	800a172 <set_sequence_step_timeout>
 800a80a:	4603      	mov	r3, r0
 800a80c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	78ba      	ldrb	r2, [r7, #2]
 800a814:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800a818:	e004      	b.n	800a824 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a81a:	23fc      	movs	r3, #252	; 0xfc
 800a81c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a820:	e000      	b.n	800a824 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 800a822:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800a824:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d109      	bne.n	800a840 <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	695b      	ldr	r3, [r3, #20]
 800a830:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800a832:	69f9      	ldr	r1, [r7, #28]
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f7fc fe1d 	bl	8007474 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800a83a:	4603      	mov	r3, r0
 800a83c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800a840:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a844:	2b00      	cmp	r3, #0
 800a846:	d109      	bne.n	800a85c <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 800a848:	f107 010f 	add.w	r1, r7, #15
 800a84c:	2301      	movs	r3, #1
 800a84e:	2200      	movs	r2, #0
 800a850:	6878      	ldr	r0, [r7, #4]
 800a852:	f7fe fcbd 	bl	80091d0 <VL53L0X_perform_phase_calibration>
 800a856:	4603      	mov	r3, r0
 800a858:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800a85c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800a860:	4618      	mov	r0, r3
 800a862:	3728      	adds	r7, #40	; 0x28
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}

0800a868 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b086      	sub	sp, #24
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	60f8      	str	r0, [r7, #12]
 800a870:	460b      	mov	r3, r1
 800a872:	607a      	str	r2, [r7, #4]
 800a874:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a876:	2300      	movs	r3, #0
 800a878:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800a87a:	7afb      	ldrb	r3, [r7, #11]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d002      	beq.n	800a886 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800a880:	2b01      	cmp	r3, #1
 800a882:	d00a      	beq.n	800a89a <VL53L0X_get_vcsel_pulse_period+0x32>
 800a884:	e013      	b.n	800a8ae <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800a886:	f107 0316 	add.w	r3, r7, #22
 800a88a:	461a      	mov	r2, r3
 800a88c:	2150      	movs	r1, #80	; 0x50
 800a88e:	68f8      	ldr	r0, [r7, #12]
 800a890:	f001 f94a 	bl	800bb28 <VL53L0X_RdByte>
 800a894:	4603      	mov	r3, r0
 800a896:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800a898:	e00b      	b.n	800a8b2 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800a89a:	f107 0316 	add.w	r3, r7, #22
 800a89e:	461a      	mov	r2, r3
 800a8a0:	2170      	movs	r1, #112	; 0x70
 800a8a2:	68f8      	ldr	r0, [r7, #12]
 800a8a4:	f001 f940 	bl	800bb28 <VL53L0X_RdByte>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800a8ac:	e001      	b.n	800a8b2 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a8ae:	23fc      	movs	r3, #252	; 0xfc
 800a8b0:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800a8b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d107      	bne.n	800a8ca <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800a8ba:	7dbb      	ldrb	r3, [r7, #22]
 800a8bc:	4618      	mov	r0, r3
 800a8be:	f7fe fd59 	bl	8009374 <VL53L0X_decode_vcsel_period>
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	701a      	strb	r2, [r3, #0]

	return Status;
 800a8ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	3718      	adds	r7, #24
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	bd80      	pop	{r7, pc}

0800a8d6 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800a8d6:	b580      	push	{r7, lr}
 800a8d8:	b092      	sub	sp, #72	; 0x48
 800a8da:	af00      	add	r7, sp, #0
 800a8dc:	6078      	str	r0, [r7, #4]
 800a8de:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800a8e6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800a8ea:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800a8ec:	f240 7376 	movw	r3, #1910	; 0x776
 800a8f0:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800a8f2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800a8f6:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800a8f8:	f44f 7325 	mov.w	r3, #660	; 0x294
 800a8fc:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800a8fe:	f240 234e 	movw	r3, #590	; 0x24e
 800a902:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800a904:	f240 23b2 	movw	r3, #690	; 0x2b2
 800a908:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800a90a:	f44f 7325 	mov.w	r3, #660	; 0x294
 800a90e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800a910:	f240 2326 	movw	r3, #550	; 0x226
 800a914:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800a916:	2300      	movs	r3, #0
 800a918:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800a91a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800a91e:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800a920:	2300      	movs	r3, #0
 800a922:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800a924:	683a      	ldr	r2, [r7, #0]
 800a926:	6a3b      	ldr	r3, [r7, #32]
 800a928:	429a      	cmp	r2, r3
 800a92a:	d205      	bcs.n	800a938 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a92c:	23fc      	movs	r3, #252	; 0xfc
 800a92e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800a932:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a936:	e0aa      	b.n	800aa8e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800a938:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a93a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a93c:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800a93e:	683a      	ldr	r2, [r7, #0]
 800a940:	1ad3      	subs	r3, r2, r3
 800a942:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800a944:	f107 0314 	add.w	r3, r7, #20
 800a948:	4619      	mov	r1, r3
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	f7fc fedc 	bl	8007708 <VL53L0X_GetSequenceStepEnables>
 800a950:	4603      	mov	r3, r0
 800a952:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800a956:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d15b      	bne.n	800aa16 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800a95e:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800a960:	2b00      	cmp	r3, #0
 800a962:	d105      	bne.n	800a970 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800a964:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800a966:	2b00      	cmp	r3, #0
 800a968:	d102      	bne.n	800a970 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800a96a:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d052      	beq.n	800aa16 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800a970:	f107 0310 	add.w	r3, r7, #16
 800a974:	461a      	mov	r2, r3
 800a976:	2102      	movs	r1, #2
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f7ff fb19 	bl	8009fb0 <get_sequence_step_timeout>
 800a97e:	4603      	mov	r3, r0
 800a980:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800a984:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d002      	beq.n	800a992 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800a98c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a990:	e07d      	b.n	800aa8e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800a992:	7d3b      	ldrb	r3, [r7, #20]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d00f      	beq.n	800a9b8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800a998:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800a99a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a99c:	4413      	add	r3, r2
 800a99e:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800a9a0:	69fa      	ldr	r2, [r7, #28]
 800a9a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a9a4:	429a      	cmp	r2, r3
 800a9a6:	d204      	bcs.n	800a9b2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800a9a8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a9aa:	69fb      	ldr	r3, [r7, #28]
 800a9ac:	1ad3      	subs	r3, r2, r3
 800a9ae:	643b      	str	r3, [r7, #64]	; 0x40
 800a9b0:	e002      	b.n	800a9b8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a9b2:	23fc      	movs	r3, #252	; 0xfc
 800a9b4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800a9b8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d002      	beq.n	800a9c6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800a9c0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a9c4:	e063      	b.n	800aa8e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800a9c6:	7dbb      	ldrb	r3, [r7, #22]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d011      	beq.n	800a9f0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800a9cc:	693a      	ldr	r2, [r7, #16]
 800a9ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9d0:	4413      	add	r3, r2
 800a9d2:	005b      	lsls	r3, r3, #1
 800a9d4:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800a9d6:	69fa      	ldr	r2, [r7, #28]
 800a9d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a9da:	429a      	cmp	r2, r3
 800a9dc:	d204      	bcs.n	800a9e8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800a9de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a9e0:	69fb      	ldr	r3, [r7, #28]
 800a9e2:	1ad3      	subs	r3, r2, r3
 800a9e4:	643b      	str	r3, [r7, #64]	; 0x40
 800a9e6:	e016      	b.n	800aa16 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a9e8:	23fc      	movs	r3, #252	; 0xfc
 800a9ea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a9ee:	e012      	b.n	800aa16 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800a9f0:	7d7b      	ldrb	r3, [r7, #21]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d00f      	beq.n	800aa16 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800a9f6:	693b      	ldr	r3, [r7, #16]
 800a9f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a9fa:	4413      	add	r3, r2
 800a9fc:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800a9fe:	69fa      	ldr	r2, [r7, #28]
 800aa00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aa02:	429a      	cmp	r2, r3
 800aa04:	d204      	bcs.n	800aa10 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800aa06:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aa08:	69fb      	ldr	r3, [r7, #28]
 800aa0a:	1ad3      	subs	r3, r2, r3
 800aa0c:	643b      	str	r3, [r7, #64]	; 0x40
 800aa0e:	e002      	b.n	800aa16 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aa10:	23fc      	movs	r3, #252	; 0xfc
 800aa12:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800aa16:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d002      	beq.n	800aa24 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800aa1e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800aa22:	e034      	b.n	800aa8e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800aa24:	7dfb      	ldrb	r3, [r7, #23]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d019      	beq.n	800aa5e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800aa2a:	f107 030c 	add.w	r3, r7, #12
 800aa2e:	461a      	mov	r2, r3
 800aa30:	2103      	movs	r1, #3
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f7ff fabc 	bl	8009fb0 <get_sequence_step_timeout>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa42:	4413      	add	r3, r2
 800aa44:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800aa46:	69fa      	ldr	r2, [r7, #28]
 800aa48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d204      	bcs.n	800aa58 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800aa4e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aa50:	69fb      	ldr	r3, [r7, #28]
 800aa52:	1ad3      	subs	r3, r2, r3
 800aa54:	643b      	str	r3, [r7, #64]	; 0x40
 800aa56:	e002      	b.n	800aa5e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aa58:	23fc      	movs	r3, #252	; 0xfc
 800aa5a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800aa5e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d111      	bne.n	800aa8a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800aa66:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d00e      	beq.n	800aa8a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800aa6c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aa6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa70:	1ad3      	subs	r3, r2, r3
 800aa72:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800aa74:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aa76:	2104      	movs	r1, #4
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f7ff fb7a 	bl	800a172 <set_sequence_step_timeout>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	683a      	ldr	r2, [r7, #0]
 800aa88:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800aa8a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 800aa8e:	4618      	mov	r0, r3
 800aa90:	3748      	adds	r7, #72	; 0x48
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}

0800aa96 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800aa96:	b580      	push	{r7, lr}
 800aa98:	b090      	sub	sp, #64	; 0x40
 800aa9a:	af00      	add	r7, sp, #0
 800aa9c:	6078      	str	r0, [r7, #4]
 800aa9e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800aaa6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800aaaa:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800aaac:	f240 7376 	movw	r3, #1910	; 0x776
 800aab0:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800aab2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800aab6:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800aab8:	f44f 7325 	mov.w	r3, #660	; 0x294
 800aabc:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800aabe:	f240 234e 	movw	r3, #590	; 0x24e
 800aac2:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800aac4:	f240 23b2 	movw	r3, #690	; 0x2b2
 800aac8:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800aaca:	f44f 7325 	mov.w	r3, #660	; 0x294
 800aace:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800aad0:	f240 2326 	movw	r3, #550	; 0x226
 800aad4:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800aad6:	2300      	movs	r3, #0
 800aad8:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800aada:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aadc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aade:	441a      	add	r2, r3
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800aae4:	f107 0318 	add.w	r3, r7, #24
 800aae8:	4619      	mov	r1, r3
 800aaea:	6878      	ldr	r0, [r7, #4]
 800aaec:	f7fc fe0c 	bl	8007708 <VL53L0X_GetSequenceStepEnables>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800aaf6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d002      	beq.n	800ab04 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800aafe:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ab02:	e075      	b.n	800abf0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800ab04:	7e3b      	ldrb	r3, [r7, #24]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d105      	bne.n	800ab16 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800ab0a:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d102      	bne.n	800ab16 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800ab10:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d030      	beq.n	800ab78 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800ab16:	f107 0310 	add.w	r3, r7, #16
 800ab1a:	461a      	mov	r2, r3
 800ab1c:	2102      	movs	r1, #2
 800ab1e:	6878      	ldr	r0, [r7, #4]
 800ab20:	f7ff fa46 	bl	8009fb0 <get_sequence_step_timeout>
 800ab24:	4603      	mov	r3, r0
 800ab26:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800ab2a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d122      	bne.n	800ab78 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800ab32:	7e3b      	ldrb	r3, [r7, #24]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d007      	beq.n	800ab48 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800ab3c:	6939      	ldr	r1, [r7, #16]
 800ab3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab40:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ab42:	441a      	add	r2, r3
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800ab48:	7ebb      	ldrb	r3, [r7, #26]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d009      	beq.n	800ab62 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800ab52:	6939      	ldr	r1, [r7, #16]
 800ab54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab56:	440b      	add	r3, r1
 800ab58:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ab5a:	441a      	add	r2, r3
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	601a      	str	r2, [r3, #0]
 800ab60:	e00a      	b.n	800ab78 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800ab62:	7e7b      	ldrb	r3, [r7, #25]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d007      	beq.n	800ab78 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800ab6c:	6939      	ldr	r1, [r7, #16]
 800ab6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab70:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ab72:	441a      	add	r2, r3
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ab78:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d114      	bne.n	800abaa <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800ab80:	7efb      	ldrb	r3, [r7, #27]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d011      	beq.n	800abaa <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800ab86:	f107 030c 	add.w	r3, r7, #12
 800ab8a:	461a      	mov	r2, r3
 800ab8c:	2103      	movs	r1, #3
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	f7ff fa0e 	bl	8009fb0 <get_sequence_step_timeout>
 800ab94:	4603      	mov	r3, r0
 800ab96:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800ab9e:	68f9      	ldr	r1, [r7, #12]
 800aba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aba2:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800aba4:	441a      	add	r2, r3
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800abaa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d114      	bne.n	800abdc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800abb2:	7f3b      	ldrb	r3, [r7, #28]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d011      	beq.n	800abdc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800abb8:	f107 0314 	add.w	r3, r7, #20
 800abbc:	461a      	mov	r2, r3
 800abbe:	2104      	movs	r1, #4
 800abc0:	6878      	ldr	r0, [r7, #4]
 800abc2:	f7ff f9f5 	bl	8009fb0 <get_sequence_step_timeout>
 800abc6:	4603      	mov	r3, r0
 800abc8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800abd0:	6979      	ldr	r1, [r7, #20]
 800abd2:	6a3b      	ldr	r3, [r7, #32]
 800abd4:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800abd6:	441a      	add	r2, r3
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800abdc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d103      	bne.n	800abec <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	681a      	ldr	r2, [r3, #0]
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800abec:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800abf0:	4618      	mov	r0, r3
 800abf2:	3740      	adds	r7, #64	; 0x40
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}

0800abf8 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b088      	sub	sp, #32
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
 800ac00:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ac02:	2300      	movs	r3, #0
 800ac04:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800ac06:	2300      	movs	r3, #0
 800ac08:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800ac0a:	e0c6      	b.n	800ad9a <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800ac0c:	697b      	ldr	r3, [r7, #20]
 800ac0e:	683a      	ldr	r2, [r7, #0]
 800ac10:	4413      	add	r3, r2
 800ac12:	781b      	ldrb	r3, [r3, #0]
 800ac14:	74fb      	strb	r3, [r7, #19]
		Index++;
 800ac16:	697b      	ldr	r3, [r7, #20]
 800ac18:	3301      	adds	r3, #1
 800ac1a:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800ac1c:	7cfb      	ldrb	r3, [r7, #19]
 800ac1e:	2bff      	cmp	r3, #255	; 0xff
 800ac20:	f040 808d 	bne.w	800ad3e <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800ac24:	697b      	ldr	r3, [r7, #20]
 800ac26:	683a      	ldr	r2, [r7, #0]
 800ac28:	4413      	add	r3, r2
 800ac2a:	781b      	ldrb	r3, [r3, #0]
 800ac2c:	747b      	strb	r3, [r7, #17]
			Index++;
 800ac2e:	697b      	ldr	r3, [r7, #20]
 800ac30:	3301      	adds	r3, #1
 800ac32:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800ac34:	7c7b      	ldrb	r3, [r7, #17]
 800ac36:	2b03      	cmp	r3, #3
 800ac38:	d87e      	bhi.n	800ad38 <VL53L0X_load_tuning_settings+0x140>
 800ac3a:	a201      	add	r2, pc, #4	; (adr r2, 800ac40 <VL53L0X_load_tuning_settings+0x48>)
 800ac3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac40:	0800ac51 	.word	0x0800ac51
 800ac44:	0800ac8b 	.word	0x0800ac8b
 800ac48:	0800acc5 	.word	0x0800acc5
 800ac4c:	0800acff 	.word	0x0800acff
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800ac50:	697b      	ldr	r3, [r7, #20]
 800ac52:	683a      	ldr	r2, [r7, #0]
 800ac54:	4413      	add	r3, r2
 800ac56:	781b      	ldrb	r3, [r3, #0]
 800ac58:	743b      	strb	r3, [r7, #16]
				Index++;
 800ac5a:	697b      	ldr	r3, [r7, #20]
 800ac5c:	3301      	adds	r3, #1
 800ac5e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800ac60:	697b      	ldr	r3, [r7, #20]
 800ac62:	683a      	ldr	r2, [r7, #0]
 800ac64:	4413      	add	r3, r2
 800ac66:	781b      	ldrb	r3, [r3, #0]
 800ac68:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ac6a:	697b      	ldr	r3, [r7, #20]
 800ac6c:	3301      	adds	r3, #1
 800ac6e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800ac70:	7c3b      	ldrb	r3, [r7, #16]
 800ac72:	b29b      	uxth	r3, r3
 800ac74:	021b      	lsls	r3, r3, #8
 800ac76:	b29a      	uxth	r2, r3
 800ac78:	7bfb      	ldrb	r3, [r7, #15]
 800ac7a:	b29b      	uxth	r3, r3
 800ac7c:	4413      	add	r3, r2
 800ac7e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	89ba      	ldrh	r2, [r7, #12]
 800ac84:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800ac88:	e087      	b.n	800ad9a <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800ac8a:	697b      	ldr	r3, [r7, #20]
 800ac8c:	683a      	ldr	r2, [r7, #0]
 800ac8e:	4413      	add	r3, r2
 800ac90:	781b      	ldrb	r3, [r3, #0]
 800ac92:	743b      	strb	r3, [r7, #16]
				Index++;
 800ac94:	697b      	ldr	r3, [r7, #20]
 800ac96:	3301      	adds	r3, #1
 800ac98:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	683a      	ldr	r2, [r7, #0]
 800ac9e:	4413      	add	r3, r2
 800aca0:	781b      	ldrb	r3, [r3, #0]
 800aca2:	73fb      	strb	r3, [r7, #15]
				Index++;
 800aca4:	697b      	ldr	r3, [r7, #20]
 800aca6:	3301      	adds	r3, #1
 800aca8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800acaa:	7c3b      	ldrb	r3, [r7, #16]
 800acac:	b29b      	uxth	r3, r3
 800acae:	021b      	lsls	r3, r3, #8
 800acb0:	b29a      	uxth	r2, r3
 800acb2:	7bfb      	ldrb	r3, [r7, #15]
 800acb4:	b29b      	uxth	r3, r3
 800acb6:	4413      	add	r3, r2
 800acb8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	89ba      	ldrh	r2, [r7, #12]
 800acbe:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800acc2:	e06a      	b.n	800ad9a <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800acc4:	697b      	ldr	r3, [r7, #20]
 800acc6:	683a      	ldr	r2, [r7, #0]
 800acc8:	4413      	add	r3, r2
 800acca:	781b      	ldrb	r3, [r3, #0]
 800accc:	743b      	strb	r3, [r7, #16]
				Index++;
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	3301      	adds	r3, #1
 800acd2:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	683a      	ldr	r2, [r7, #0]
 800acd8:	4413      	add	r3, r2
 800acda:	781b      	ldrb	r3, [r3, #0]
 800acdc:	73fb      	strb	r3, [r7, #15]
				Index++;
 800acde:	697b      	ldr	r3, [r7, #20]
 800ace0:	3301      	adds	r3, #1
 800ace2:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800ace4:	7c3b      	ldrb	r3, [r7, #16]
 800ace6:	b29b      	uxth	r3, r3
 800ace8:	021b      	lsls	r3, r3, #8
 800acea:	b29a      	uxth	r2, r3
 800acec:	7bfb      	ldrb	r3, [r7, #15]
 800acee:	b29b      	uxth	r3, r3
 800acf0:	4413      	add	r3, r2
 800acf2:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	89ba      	ldrh	r2, [r7, #12]
 800acf8:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800acfc:	e04d      	b.n	800ad9a <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	683a      	ldr	r2, [r7, #0]
 800ad02:	4413      	add	r3, r2
 800ad04:	781b      	ldrb	r3, [r3, #0]
 800ad06:	743b      	strb	r3, [r7, #16]
				Index++;
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	3301      	adds	r3, #1
 800ad0c:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800ad0e:	697b      	ldr	r3, [r7, #20]
 800ad10:	683a      	ldr	r2, [r7, #0]
 800ad12:	4413      	add	r3, r2
 800ad14:	781b      	ldrb	r3, [r3, #0]
 800ad16:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ad18:	697b      	ldr	r3, [r7, #20]
 800ad1a:	3301      	adds	r3, #1
 800ad1c:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800ad1e:	7c3b      	ldrb	r3, [r7, #16]
 800ad20:	b29b      	uxth	r3, r3
 800ad22:	021b      	lsls	r3, r3, #8
 800ad24:	b29a      	uxth	r2, r3
 800ad26:	7bfb      	ldrb	r3, [r7, #15]
 800ad28:	b29b      	uxth	r3, r3
 800ad2a:	4413      	add	r3, r2
 800ad2c:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	89ba      	ldrh	r2, [r7, #12]
 800ad32:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800ad36:	e030      	b.n	800ad9a <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ad38:	23fc      	movs	r3, #252	; 0xfc
 800ad3a:	77fb      	strb	r3, [r7, #31]
 800ad3c:	e02d      	b.n	800ad9a <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800ad3e:	7cfb      	ldrb	r3, [r7, #19]
 800ad40:	2b04      	cmp	r3, #4
 800ad42:	d828      	bhi.n	800ad96 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800ad44:	697b      	ldr	r3, [r7, #20]
 800ad46:	683a      	ldr	r2, [r7, #0]
 800ad48:	4413      	add	r3, r2
 800ad4a:	781b      	ldrb	r3, [r3, #0]
 800ad4c:	74bb      	strb	r3, [r7, #18]
			Index++;
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	3301      	adds	r3, #1
 800ad52:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800ad54:	2300      	movs	r3, #0
 800ad56:	61bb      	str	r3, [r7, #24]
 800ad58:	e00f      	b.n	800ad7a <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800ad5a:	697b      	ldr	r3, [r7, #20]
 800ad5c:	683a      	ldr	r2, [r7, #0]
 800ad5e:	4413      	add	r3, r2
 800ad60:	7819      	ldrb	r1, [r3, #0]
 800ad62:	f107 0208 	add.w	r2, r7, #8
 800ad66:	69bb      	ldr	r3, [r7, #24]
 800ad68:	4413      	add	r3, r2
 800ad6a:	460a      	mov	r2, r1
 800ad6c:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800ad6e:	697b      	ldr	r3, [r7, #20]
 800ad70:	3301      	adds	r3, #1
 800ad72:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800ad74:	69bb      	ldr	r3, [r7, #24]
 800ad76:	3301      	adds	r3, #1
 800ad78:	61bb      	str	r3, [r7, #24]
 800ad7a:	7cfb      	ldrb	r3, [r7, #19]
 800ad7c:	69ba      	ldr	r2, [r7, #24]
 800ad7e:	429a      	cmp	r2, r3
 800ad80:	dbeb      	blt.n	800ad5a <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800ad82:	7cfb      	ldrb	r3, [r7, #19]
 800ad84:	f107 0208 	add.w	r2, r7, #8
 800ad88:	7cb9      	ldrb	r1, [r7, #18]
 800ad8a:	6878      	ldr	r0, [r7, #4]
 800ad8c:	f000 fdee 	bl	800b96c <VL53L0X_WriteMulti>
 800ad90:	4603      	mov	r3, r0
 800ad92:	77fb      	strb	r3, [r7, #31]
 800ad94:	e001      	b.n	800ad9a <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ad96:	23fc      	movs	r3, #252	; 0xfc
 800ad98:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800ad9a:	697b      	ldr	r3, [r7, #20]
 800ad9c:	683a      	ldr	r2, [r7, #0]
 800ad9e:	4413      	add	r3, r2
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d004      	beq.n	800adb0 <VL53L0X_load_tuning_settings+0x1b8>
 800ada6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	f43f af2e 	beq.w	800ac0c <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800adb0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800adb4:	4618      	mov	r0, r3
 800adb6:	3720      	adds	r7, #32
 800adb8:	46bd      	mov	sp, r7
 800adba:	bd80      	pop	{r7, pc}

0800adbc <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b088      	sub	sp, #32
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	60f8      	str	r0, [r7, #12]
 800adc4:	60b9      	str	r1, [r7, #8]
 800adc6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800adc8:	2300      	movs	r3, #0
 800adca:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	2200      	movs	r2, #0
 800add0:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800add2:	f107 0313 	add.w	r3, r7, #19
 800add6:	4619      	mov	r1, r3
 800add8:	68f8      	ldr	r0, [r7, #12]
 800adda:	f7fc fd21 	bl	8007820 <VL53L0X_GetXTalkCompensationEnable>
 800adde:	4603      	mov	r3, r0
 800ade0:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800ade2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d111      	bne.n	800ae0e <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800adea:	7cfb      	ldrb	r3, [r7, #19]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d00e      	beq.n	800ae0e <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	6a1b      	ldr	r3, [r3, #32]
 800adf4:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800adf6:	68bb      	ldr	r3, [r7, #8]
 800adf8:	8a9b      	ldrh	r3, [r3, #20]
 800adfa:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800adfc:	69bb      	ldr	r3, [r7, #24]
 800adfe:	fb02 f303 	mul.w	r3, r2, r3
 800ae02:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800ae04:	697b      	ldr	r3, [r7, #20]
 800ae06:	3380      	adds	r3, #128	; 0x80
 800ae08:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800ae0e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ae12:	4618      	mov	r0, r3
 800ae14:	3720      	adds	r7, #32
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}

0800ae1a <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800ae1a:	b580      	push	{r7, lr}
 800ae1c:	b086      	sub	sp, #24
 800ae1e:	af00      	add	r7, sp, #0
 800ae20:	60f8      	str	r0, [r7, #12]
 800ae22:	60b9      	str	r1, [r7, #8]
 800ae24:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ae26:	2300      	movs	r3, #0
 800ae28:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800ae32:	f107 0310 	add.w	r3, r7, #16
 800ae36:	461a      	mov	r2, r3
 800ae38:	68b9      	ldr	r1, [r7, #8]
 800ae3a:	68f8      	ldr	r0, [r7, #12]
 800ae3c:	f7ff ffbe 	bl	800adbc <VL53L0X_get_total_xtalk_rate>
 800ae40:	4603      	mov	r3, r0
 800ae42:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800ae44:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d105      	bne.n	800ae58 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681a      	ldr	r2, [r3, #0]
 800ae50:	693b      	ldr	r3, [r7, #16]
 800ae52:	441a      	add	r2, r3
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	601a      	str	r2, [r3, #0]

	return Status;
 800ae58:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	3718      	adds	r7, #24
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}

0800ae64 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b09a      	sub	sp, #104	; 0x68
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	60f8      	str	r0, [r7, #12]
 800ae6c:	60b9      	str	r1, [r7, #8]
 800ae6e:	607a      	str	r2, [r7, #4]
 800ae70:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800ae72:	2312      	movs	r3, #18
 800ae74:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800ae76:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ae7a:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800ae7c:	2342      	movs	r3, #66	; 0x42
 800ae7e:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800ae80:	2306      	movs	r3, #6
 800ae82:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800ae84:	2307      	movs	r3, #7
 800ae86:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800ae94:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800ae9c:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800ae9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aea0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aea2:	fb02 f303 	mul.w	r3, r2, r3
 800aea6:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800aea8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aeaa:	3380      	adds	r3, #128	; 0x80
 800aeac:	0a1b      	lsrs	r3, r3, #8
 800aeae:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800aeb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aeb2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800aeb4:	fb02 f303 	mul.w	r3, r2, r3
 800aeb8:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800aeba:	2300      	movs	r3, #0
 800aebc:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d01a      	beq.n	800aefa <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800aec4:	68bb      	ldr	r3, [r7, #8]
 800aec6:	029b      	lsls	r3, r3, #10
 800aec8:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800aece:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aed0:	4413      	add	r3, r2
 800aed2:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800aed4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	fbb2 f3f3 	udiv	r3, r2, r3
 800aedc:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800aede:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800aee0:	4613      	mov	r3, r2
 800aee2:	005b      	lsls	r3, r3, #1
 800aee4:	4413      	add	r3, r2
 800aee6:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800aee8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800aeea:	fb03 f303 	mul.w	r3, r3, r3
 800aeee:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800aef0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800aef2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800aef6:	0c1b      	lsrs	r3, r3, #16
 800aef8:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800aefe:	fb02 f303 	mul.w	r3, r2, r3
 800af02:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800af04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af06:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800af0a:	0c1b      	lsrs	r3, r3, #16
 800af0c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800af0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af10:	fb03 f303 	mul.w	r3, r3, r3
 800af14:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800af16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800af18:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800af1c:	0c1b      	lsrs	r3, r3, #16
 800af1e:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800af20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af22:	085a      	lsrs	r2, r3, #1
 800af24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af26:	441a      	add	r2, r3
 800af28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af2a:	fbb2 f3f3 	udiv	r3, r2, r3
 800af2e:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800af30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af32:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800af34:	fb02 f303 	mul.w	r3, r2, r3
 800af38:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800af3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800af40:	d302      	bcc.n	800af48 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800af42:	4b54      	ldr	r3, [pc, #336]	; (800b094 <VL53L0X_calc_dmax+0x230>)
 800af44:	663b      	str	r3, [r7, #96]	; 0x60
 800af46:	e015      	b.n	800af74 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800af48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af4a:	085a      	lsrs	r2, r3, #1
 800af4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800af4e:	441a      	add	r2, r3
 800af50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af52:	fbb2 f3f3 	udiv	r3, r2, r3
 800af56:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800af58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800af5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800af5c:	fb02 f303 	mul.w	r3, r2, r3
 800af60:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800af62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800af64:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800af68:	0c1b      	lsrs	r3, r3, #16
 800af6a:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800af6c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800af6e:	fb03 f303 	mul.w	r3, r3, r3
 800af72:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800af74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800af76:	039b      	lsls	r3, r3, #14
 800af78:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800af7c:	4a46      	ldr	r2, [pc, #280]	; (800b098 <VL53L0X_calc_dmax+0x234>)
 800af7e:	fba2 2303 	umull	r2, r3, r2, r3
 800af82:	099b      	lsrs	r3, r3, #6
 800af84:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800af86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af88:	fb03 f303 	mul.w	r3, r3, r3
 800af8c:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800af8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af90:	fb03 f303 	mul.w	r3, r3, r3
 800af94:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800af96:	6a3b      	ldr	r3, [r7, #32]
 800af98:	3308      	adds	r3, #8
 800af9a:	091b      	lsrs	r3, r3, #4
 800af9c:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800af9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800afa0:	6a3b      	ldr	r3, [r7, #32]
 800afa2:	1ad3      	subs	r3, r2, r3
 800afa4:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800afa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800afa8:	4613      	mov	r3, r2
 800afaa:	005b      	lsls	r3, r3, #1
 800afac:	4413      	add	r3, r2
 800afae:	011b      	lsls	r3, r3, #4
 800afb0:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800afb2:	69fb      	ldr	r3, [r7, #28]
 800afb4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800afb8:	0b9b      	lsrs	r3, r3, #14
 800afba:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800afbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800afbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800afc0:	4413      	add	r3, r2
 800afc2:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800afc4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800afc6:	085b      	lsrs	r3, r3, #1
 800afc8:	69ba      	ldr	r2, [r7, #24]
 800afca:	4413      	add	r3, r2
 800afcc:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800afce:	69ba      	ldr	r2, [r7, #24]
 800afd0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800afd2:	fbb2 f3f3 	udiv	r3, r2, r3
 800afd6:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800afd8:	69bb      	ldr	r3, [r7, #24]
 800afda:	039b      	lsls	r3, r3, #14
 800afdc:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800afde:	69fb      	ldr	r3, [r7, #28]
 800afe0:	085b      	lsrs	r3, r3, #1
 800afe2:	69ba      	ldr	r2, [r7, #24]
 800afe4:	4413      	add	r3, r2
 800afe6:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800afe8:	69ba      	ldr	r2, [r7, #24]
 800afea:	69fb      	ldr	r3, [r7, #28]
 800afec:	fbb2 f3f3 	udiv	r3, r2, r3
 800aff0:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800aff2:	69bb      	ldr	r3, [r7, #24]
 800aff4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800aff6:	fb02 f303 	mul.w	r3, r2, r3
 800affa:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800affc:	69bb      	ldr	r3, [r7, #24]
 800affe:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b002:	4a25      	ldr	r2, [pc, #148]	; (800b098 <VL53L0X_calc_dmax+0x234>)
 800b004:	fba2 2303 	umull	r2, r3, r2, r3
 800b008:	099b      	lsrs	r3, r3, #6
 800b00a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800b00c:	69bb      	ldr	r3, [r7, #24]
 800b00e:	011b      	lsls	r3, r3, #4
 800b010:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b012:	69bb      	ldr	r3, [r7, #24]
 800b014:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b018:	4a1f      	ldr	r2, [pc, #124]	; (800b098 <VL53L0X_calc_dmax+0x234>)
 800b01a:	fba2 2303 	umull	r2, r3, r2, r3
 800b01e:	099b      	lsrs	r3, r3, #6
 800b020:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800b022:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b024:	3380      	adds	r3, #128	; 0x80
 800b026:	0a1b      	lsrs	r3, r3, #8
 800b028:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d008      	beq.n	800b042 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800b030:	697b      	ldr	r3, [r7, #20]
 800b032:	085a      	lsrs	r2, r3, #1
 800b034:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b036:	441a      	add	r2, r3
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b03e:	65bb      	str	r3, [r7, #88]	; 0x58
 800b040:	e001      	b.n	800b046 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800b042:	2300      	movs	r3, #0
 800b044:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800b046:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b048:	f7fe f9ba 	bl	80093c0 <VL53L0X_isqrt>
 800b04c:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800b04e:	69bb      	ldr	r3, [r7, #24]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d008      	beq.n	800b066 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800b054:	69bb      	ldr	r3, [r7, #24]
 800b056:	085a      	lsrs	r2, r3, #1
 800b058:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b05a:	441a      	add	r2, r3
 800b05c:	69bb      	ldr	r3, [r7, #24]
 800b05e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b062:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b064:	e001      	b.n	800b06a <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800b066:	2300      	movs	r3, #0
 800b068:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800b06a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800b06c:	f7fe f9a8 	bl	80093c0 <VL53L0X_isqrt>
 800b070:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800b072:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b074:	693a      	ldr	r2, [r7, #16]
 800b076:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800b078:	693a      	ldr	r2, [r7, #16]
 800b07a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b07c:	429a      	cmp	r2, r3
 800b07e:	d902      	bls.n	800b086 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800b080:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b082:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b084:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800b086:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	3768      	adds	r7, #104	; 0x68
 800b08e:	46bd      	mov	sp, r7
 800b090:	bd80      	pop	{r7, pc}
 800b092:	bf00      	nop
 800b094:	fff00000 	.word	0xfff00000
 800b098:	10624dd3 	.word	0x10624dd3

0800b09c <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b0b4      	sub	sp, #208	; 0xd0
 800b0a0:	af04      	add	r7, sp, #16
 800b0a2:	60f8      	str	r0, [r7, #12]
 800b0a4:	60b9      	str	r1, [r7, #8]
 800b0a6:	607a      	str	r2, [r7, #4]
 800b0a8:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800b0aa:	f44f 7348 	mov.w	r3, #800	; 0x320
 800b0ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800b0b2:	f44f 7316 	mov.w	r3, #600	; 0x258
 800b0b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800b0ba:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 800b0be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800b0c2:	f241 235c 	movw	r3, #4700	; 0x125c
 800b0c6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800b0ca:	4b9e      	ldr	r3, [pc, #632]	; (800b344 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800b0cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800b0d0:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800b0d4:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800b0d6:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800b0da:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b0de:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0e2:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800b0e4:	4b98      	ldr	r3, [pc, #608]	; (800b348 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800b0e6:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800b0e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b0ec:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800b0ee:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800b0f2:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800b0f4:	f240 6377 	movw	r3, #1655	; 0x677
 800b0f8:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	6a1b      	ldr	r3, [r3, #32]
 800b104:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	691b      	ldr	r3, [r3, #16]
 800b10a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b10e:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800b112:	0c1b      	lsrs	r3, r3, #16
 800b114:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 800b116:	68bb      	ldr	r3, [r7, #8]
 800b118:	68db      	ldr	r3, [r3, #12]
 800b11a:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800b11c:	f107 0310 	add.w	r3, r7, #16
 800b120:	461a      	mov	r2, r3
 800b122:	68b9      	ldr	r1, [r7, #8]
 800b124:	68f8      	ldr	r0, [r7, #12]
 800b126:	f7ff fe78 	bl	800ae1a <VL53L0X_get_total_signal_rate>
 800b12a:	4603      	mov	r3, r0
 800b12c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800b130:	f107 0314 	add.w	r3, r7, #20
 800b134:	461a      	mov	r2, r3
 800b136:	68b9      	ldr	r1, [r7, #8]
 800b138:	68f8      	ldr	r0, [r7, #12]
 800b13a:	f7ff fe3f 	bl	800adbc <VL53L0X_get_total_xtalk_rate>
 800b13e:	4603      	mov	r3, r0
 800b140:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b14a:	fb02 f303 	mul.w	r3, r2, r3
 800b14e:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800b150:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b152:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800b156:	0c1b      	lsrs	r3, r3, #16
 800b158:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800b15a:	697b      	ldr	r3, [r7, #20]
 800b15c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b160:	fb02 f303 	mul.w	r3, r2, r3
 800b164:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800b168:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800b16c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b16e:	429a      	cmp	r2, r3
 800b170:	d902      	bls.n	800b178 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800b172:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b174:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800b178:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d168      	bne.n	800b252 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800b186:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800b190:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800b194:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800b198:	461a      	mov	r2, r3
 800b19a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800b19e:	68f8      	ldr	r0, [r7, #12]
 800b1a0:	f7fe feb2 	bl	8009f08 <VL53L0X_calc_timeout_mclks>
 800b1a4:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b1ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800b1b6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800b1ba:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800b1be:	461a      	mov	r2, r3
 800b1c0:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800b1c4:	68f8      	ldr	r0, [r7, #12]
 800b1c6:	f7fe fe9f 	bl	8009f08 <VL53L0X_calc_timeout_mclks>
 800b1ca:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800b1cc:	2303      	movs	r3, #3
 800b1ce:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 800b1d2:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800b1d6:	2b08      	cmp	r3, #8
 800b1d8:	d102      	bne.n	800b1e0 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800b1da:	2302      	movs	r3, #2
 800b1dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800b1e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b1e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b1e4:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800b1e6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800b1ea:	fb02 f303 	mul.w	r3, r2, r3
 800b1ee:	02db      	lsls	r3, r3, #11
 800b1f0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800b1f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b1f8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b1fc:	4a53      	ldr	r2, [pc, #332]	; (800b34c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b1fe:	fba2 2303 	umull	r2, r3, r2, r3
 800b202:	099b      	lsrs	r3, r3, #6
 800b204:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800b208:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b20c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b20e:	fb02 f303 	mul.w	r3, r2, r3
 800b212:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800b216:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b21a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b21e:	4a4b      	ldr	r2, [pc, #300]	; (800b34c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b220:	fba2 2303 	umull	r2, r3, r2, r3
 800b224:	099b      	lsrs	r3, r3, #6
 800b226:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800b22a:	693b      	ldr	r3, [r7, #16]
 800b22c:	3380      	adds	r3, #128	; 0x80
 800b22e:	0a1b      	lsrs	r3, r3, #8
 800b230:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800b232:	693a      	ldr	r2, [r7, #16]
 800b234:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b238:	fb02 f303 	mul.w	r3, r2, r3
 800b23c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800b240:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b244:	3380      	adds	r3, #128	; 0x80
 800b246:	0a1b      	lsrs	r3, r3, #8
 800b248:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800b24c:	693b      	ldr	r3, [r7, #16]
 800b24e:	021b      	lsls	r3, r3, #8
 800b250:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800b252:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800b256:	2b00      	cmp	r3, #0
 800b258:	d002      	beq.n	800b260 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800b25a:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800b25e:	e15e      	b.n	800b51e <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800b260:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b262:	2b00      	cmp	r3, #0
 800b264:	d10c      	bne.n	800b280 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b26c:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b274:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 800b278:	683b      	ldr	r3, [r7, #0]
 800b27a:	2200      	movs	r2, #0
 800b27c:	601a      	str	r2, [r3, #0]
 800b27e:	e14c      	b.n	800b51a <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800b280:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b284:	2b00      	cmp	r3, #0
 800b286:	d102      	bne.n	800b28e <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800b288:	2301      	movs	r3, #1
 800b28a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800b28e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b292:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800b294:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b296:	041a      	lsls	r2, r3, #16
 800b298:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b29a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b29e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800b2a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b2a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b2a8:	429a      	cmp	r2, r3
 800b2aa:	d902      	bls.n	800b2b2 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800b2ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b2ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800b2b2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b2b6:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800b2ba:	fb02 f303 	mul.w	r3, r2, r3
 800b2be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800b2c2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b2c6:	4613      	mov	r3, r2
 800b2c8:	005b      	lsls	r3, r3, #1
 800b2ca:	4413      	add	r3, r2
 800b2cc:	009b      	lsls	r3, r3, #2
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	f7fe f876 	bl	80093c0 <VL53L0X_isqrt>
 800b2d4:	4603      	mov	r3, r0
 800b2d6:	005b      	lsls	r3, r3, #1
 800b2d8:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800b2da:	68bb      	ldr	r3, [r7, #8]
 800b2dc:	891b      	ldrh	r3, [r3, #8]
 800b2de:	461a      	mov	r2, r3
 800b2e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b2e2:	fb02 f303 	mul.w	r3, r2, r3
 800b2e6:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b2e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b2ea:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800b2ec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b2f0:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b2f2:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800b2f4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b2f8:	4a14      	ldr	r2, [pc, #80]	; (800b34c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b2fa:	fba2 2303 	umull	r2, r3, r2, r3
 800b2fe:	099b      	lsrs	r3, r3, #6
 800b300:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800b302:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b304:	041b      	lsls	r3, r3, #16
 800b306:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b30a:	4a10      	ldr	r2, [pc, #64]	; (800b34c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b30c:	fba2 2303 	umull	r2, r3, r2, r3
 800b310:	099b      	lsrs	r3, r3, #6
 800b312:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800b314:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b316:	021b      	lsls	r3, r3, #8
 800b318:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800b31a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b31c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b31e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b322:	2b00      	cmp	r3, #0
 800b324:	bfb8      	it	lt
 800b326:	425b      	neglt	r3, r3
 800b328:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800b32a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b32c:	021b      	lsls	r3, r3, #8
 800b32e:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	7e1b      	ldrb	r3, [r3, #24]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d00b      	beq.n	800b350 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800b338:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b33c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b340:	e033      	b.n	800b3aa <VL53L0X_calc_sigma_estimate+0x30e>
 800b342:	bf00      	nop
 800b344:	028f87ae 	.word	0x028f87ae
 800b348:	0006999a 	.word	0x0006999a
 800b34c:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800b350:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b352:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b356:	fbb2 f3f3 	udiv	r3, r2, r3
 800b35a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800b35e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b360:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800b364:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b368:	fb02 f303 	mul.w	r3, r2, r3
 800b36c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800b370:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b374:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b376:	4413      	add	r3, r2
 800b378:	0c1b      	lsrs	r3, r3, #16
 800b37a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800b37e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b382:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800b386:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800b38a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b38e:	085b      	lsrs	r3, r3, #1
 800b390:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800b394:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b398:	fb03 f303 	mul.w	r3, r3, r3
 800b39c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800b3a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b3a4:	0b9b      	lsrs	r3, r3, #14
 800b3a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800b3aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b3ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b3b0:	fb02 f303 	mul.w	r3, r2, r3
 800b3b4:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800b3b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3b8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800b3bc:	0c1b      	lsrs	r3, r3, #16
 800b3be:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800b3c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3c2:	fb03 f303 	mul.w	r3, r3, r3
 800b3c6:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 800b3c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b3cc:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800b3ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3d0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800b3d4:	0c1b      	lsrs	r3, r3, #16
 800b3d6:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800b3d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3da:	fb03 f303 	mul.w	r3, r3, r3
 800b3de:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800b3e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b3e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3e4:	4413      	add	r3, r2
 800b3e6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800b3e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b3ea:	f7fd ffe9 	bl	80093c0 <VL53L0X_isqrt>
 800b3ee:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800b3f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3f2:	041b      	lsls	r3, r3, #16
 800b3f4:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800b3f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3f8:	3332      	adds	r3, #50	; 0x32
 800b3fa:	4a4b      	ldr	r2, [pc, #300]	; (800b528 <VL53L0X_calc_sigma_estimate+0x48c>)
 800b3fc:	fba2 2303 	umull	r2, r3, r2, r3
 800b400:	095a      	lsrs	r2, r3, #5
 800b402:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b404:	fbb2 f3f3 	udiv	r3, r2, r3
 800b408:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800b40c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b410:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800b414:	fb02 f303 	mul.w	r3, r2, r3
 800b418:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800b41c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b420:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800b424:	3308      	adds	r3, #8
 800b426:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 800b42a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b42e:	4a3f      	ldr	r2, [pc, #252]	; (800b52c <VL53L0X_calc_sigma_estimate+0x490>)
 800b430:	fba2 2303 	umull	r2, r3, r2, r3
 800b434:	0b5b      	lsrs	r3, r3, #13
 800b436:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800b43a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b43e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b440:	429a      	cmp	r2, r3
 800b442:	d902      	bls.n	800b44a <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800b444:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b446:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800b44a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800b44e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800b452:	4413      	add	r3, r2
 800b454:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800b458:	4a35      	ldr	r2, [pc, #212]	; (800b530 <VL53L0X_calc_sigma_estimate+0x494>)
 800b45a:	fba2 2303 	umull	r2, r3, r2, r3
 800b45e:	099b      	lsrs	r3, r3, #6
 800b460:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800b462:	6a3b      	ldr	r3, [r7, #32]
 800b464:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800b466:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b46a:	441a      	add	r2, r3
 800b46c:	6a3b      	ldr	r3, [r7, #32]
 800b46e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b472:	4618      	mov	r0, r3
 800b474:	f7fd ffa4 	bl	80093c0 <VL53L0X_isqrt>
 800b478:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800b47a:	69fb      	ldr	r3, [r7, #28]
 800b47c:	021b      	lsls	r3, r3, #8
 800b47e:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800b480:	69fb      	ldr	r3, [r7, #28]
 800b482:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b486:	4a2a      	ldr	r2, [pc, #168]	; (800b530 <VL53L0X_calc_sigma_estimate+0x494>)
 800b488:	fba2 2303 	umull	r2, r3, r2, r3
 800b48c:	099b      	lsrs	r3, r3, #6
 800b48e:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800b490:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b494:	fb03 f303 	mul.w	r3, r3, r3
 800b498:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800b49a:	69fb      	ldr	r3, [r7, #28]
 800b49c:	fb03 f303 	mul.w	r3, r3, r3
 800b4a0:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800b4a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b4a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4a6:	4413      	add	r3, r2
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	f7fd ff89 	bl	80093c0 <VL53L0X_isqrt>
 800b4ae:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800b4b0:	69bb      	ldr	r3, [r7, #24]
 800b4b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b4b6:	fb02 f303 	mul.w	r3, r2, r3
 800b4ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800b4be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d009      	beq.n	800b4d8 <VL53L0X_calc_sigma_estimate+0x43c>
 800b4c4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d005      	beq.n	800b4d8 <VL53L0X_calc_sigma_estimate+0x43c>
 800b4cc:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800b4d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b4d4:	429a      	cmp	r2, r3
 800b4d6:	d903      	bls.n	800b4e0 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800b4d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b4dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800b4e6:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681a      	ldr	r2, [r3, #0]
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 800b4f2:	6939      	ldr	r1, [r7, #16]
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	9303      	str	r3, [sp, #12]
 800b4f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b4fc:	9302      	str	r3, [sp, #8]
 800b4fe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b502:	9301      	str	r3, [sp, #4]
 800b504:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b506:	9300      	str	r3, [sp, #0]
 800b508:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b50c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b50e:	68f8      	ldr	r0, [r7, #12]
 800b510:	f7ff fca8 	bl	800ae64 <VL53L0X_calc_dmax>
 800b514:	4603      	mov	r3, r0
 800b516:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b51a:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 800b51e:	4618      	mov	r0, r3
 800b520:	37c0      	adds	r7, #192	; 0xc0
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}
 800b526:	bf00      	nop
 800b528:	51eb851f 	.word	0x51eb851f
 800b52c:	d1b71759 	.word	0xd1b71759
 800b530:	10624dd3 	.word	0x10624dd3

0800b534 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b090      	sub	sp, #64	; 0x40
 800b538:	af00      	add	r7, sp, #0
 800b53a:	60f8      	str	r0, [r7, #12]
 800b53c:	607a      	str	r2, [r7, #4]
 800b53e:	461a      	mov	r2, r3
 800b540:	460b      	mov	r3, r1
 800b542:	72fb      	strb	r3, [r7, #11]
 800b544:	4613      	mov	r3, r2
 800b546:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b548:	2300      	movs	r3, #0
 800b54a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800b54e:	2300      	movs	r3, #0
 800b550:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800b554:	2300      	movs	r3, #0
 800b556:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800b55a:	2300      	movs	r3, #0
 800b55c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800b560:	2300      	movs	r3, #0
 800b562:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800b566:	2300      	movs	r3, #0
 800b568:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800b56c:	2300      	movs	r3, #0
 800b56e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800b572:	2300      	movs	r3, #0
 800b574:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800b578:	2300      	movs	r3, #0
 800b57a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800b57e:	2300      	movs	r3, #0
 800b580:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800b582:	2300      	movs	r3, #0
 800b584:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800b586:	7afb      	ldrb	r3, [r7, #11]
 800b588:	10db      	asrs	r3, r3, #3
 800b58a:	b2db      	uxtb	r3, r3
 800b58c:	f003 030f 	and.w	r3, r3, #15
 800b590:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800b594:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d017      	beq.n	800b5cc <VL53L0X_get_pal_range_status+0x98>
 800b59c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b5a0:	2b05      	cmp	r3, #5
 800b5a2:	d013      	beq.n	800b5cc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800b5a4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b5a8:	2b07      	cmp	r3, #7
 800b5aa:	d00f      	beq.n	800b5cc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800b5ac:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b5b0:	2b0c      	cmp	r3, #12
 800b5b2:	d00b      	beq.n	800b5cc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800b5b4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b5b8:	2b0d      	cmp	r3, #13
 800b5ba:	d007      	beq.n	800b5cc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800b5bc:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b5c0:	2b0e      	cmp	r3, #14
 800b5c2:	d003      	beq.n	800b5cc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800b5c4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b5c8:	2b0f      	cmp	r3, #15
 800b5ca:	d103      	bne.n	800b5d4 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800b5cc:	2301      	movs	r3, #1
 800b5ce:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800b5d2:	e002      	b.n	800b5da <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b5da:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d109      	bne.n	800b5f6 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b5e2:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800b5e6:	461a      	mov	r2, r3
 800b5e8:	2100      	movs	r1, #0
 800b5ea:	68f8      	ldr	r0, [r7, #12]
 800b5ec:	f7fc f9ec 	bl	80079c8 <VL53L0X_GetLimitCheckEnable>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b5f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d02e      	beq.n	800b65c <VL53L0X_get_pal_range_status+0x128>
 800b5fe:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b602:	2b00      	cmp	r3, #0
 800b604:	d12a      	bne.n	800b65c <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800b606:	f107 0310 	add.w	r3, r7, #16
 800b60a:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800b60e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800b610:	68f8      	ldr	r0, [r7, #12]
 800b612:	f7ff fd43 	bl	800b09c <VL53L0X_calc_sigma_estimate>
 800b616:	4603      	mov	r3, r0
 800b618:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800b61c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b620:	2b00      	cmp	r3, #0
 800b622:	d103      	bne.n	800b62c <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800b624:	693b      	ldr	r3, [r7, #16]
 800b626:	b29a      	uxth	r2, r3
 800b628:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b62a:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800b62c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b630:	2b00      	cmp	r3, #0
 800b632:	d113      	bne.n	800b65c <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800b634:	f107 0320 	add.w	r3, r7, #32
 800b638:	461a      	mov	r2, r3
 800b63a:	2100      	movs	r1, #0
 800b63c:	68f8      	ldr	r0, [r7, #12]
 800b63e:	f7fc fa49 	bl	8007ad4 <VL53L0X_GetLimitCheckValue>
 800b642:	4603      	mov	r3, r0
 800b644:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800b648:	6a3b      	ldr	r3, [r7, #32]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d006      	beq.n	800b65c <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800b64e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b650:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800b652:	429a      	cmp	r2, r3
 800b654:	d902      	bls.n	800b65c <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800b656:	2301      	movs	r3, #1
 800b658:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b65c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b660:	2b00      	cmp	r3, #0
 800b662:	d109      	bne.n	800b678 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b664:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800b668:	461a      	mov	r2, r3
 800b66a:	2102      	movs	r1, #2
 800b66c:	68f8      	ldr	r0, [r7, #12]
 800b66e:	f7fc f9ab 	bl	80079c8 <VL53L0X_GetLimitCheckEnable>
 800b672:	4603      	mov	r3, r0
 800b674:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800b678:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d044      	beq.n	800b70a <VL53L0X_get_pal_range_status+0x1d6>
 800b680:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b684:	2b00      	cmp	r3, #0
 800b686:	d140      	bne.n	800b70a <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800b688:	f107 031c 	add.w	r3, r7, #28
 800b68c:	461a      	mov	r2, r3
 800b68e:	2102      	movs	r1, #2
 800b690:	68f8      	ldr	r0, [r7, #12]
 800b692:	f7fc fa1f 	bl	8007ad4 <VL53L0X_GetLimitCheckValue>
 800b696:	4603      	mov	r3, r0
 800b698:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800b69c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d107      	bne.n	800b6b4 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b6a4:	2201      	movs	r2, #1
 800b6a6:	21ff      	movs	r1, #255	; 0xff
 800b6a8:	68f8      	ldr	r0, [r7, #12]
 800b6aa:	f000 f9bb 	bl	800ba24 <VL53L0X_WrByte>
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800b6b4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d109      	bne.n	800b6d0 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800b6bc:	f107 0316 	add.w	r3, r7, #22
 800b6c0:	461a      	mov	r2, r3
 800b6c2:	21b6      	movs	r1, #182	; 0xb6
 800b6c4:	68f8      	ldr	r0, [r7, #12]
 800b6c6:	f000 fa59 	bl	800bb7c <VL53L0X_RdWord>
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800b6d0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d107      	bne.n	800b6e8 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b6d8:	2200      	movs	r2, #0
 800b6da:	21ff      	movs	r1, #255	; 0xff
 800b6dc:	68f8      	ldr	r0, [r7, #12]
 800b6de:	f000 f9a1 	bl	800ba24 <VL53L0X_WrByte>
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800b6e8:	8afb      	ldrh	r3, [r7, #22]
 800b6ea:	025b      	lsls	r3, r3, #9
 800b6ec:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b6f2:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800b6f6:	69fb      	ldr	r3, [r7, #28]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d006      	beq.n	800b70a <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800b6fc:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800b6fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b700:	429a      	cmp	r2, r3
 800b702:	d902      	bls.n	800b70a <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800b704:	2301      	movs	r3, #1
 800b706:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b70a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d109      	bne.n	800b726 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b712:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b716:	461a      	mov	r2, r3
 800b718:	2103      	movs	r1, #3
 800b71a:	68f8      	ldr	r0, [r7, #12]
 800b71c:	f7fc f954 	bl	80079c8 <VL53L0X_GetLimitCheckEnable>
 800b720:	4603      	mov	r3, r0
 800b722:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800b726:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d023      	beq.n	800b776 <VL53L0X_get_pal_range_status+0x242>
 800b72e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b732:	2b00      	cmp	r3, #0
 800b734:	d11f      	bne.n	800b776 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800b736:	893b      	ldrh	r3, [r7, #8]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d102      	bne.n	800b742 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800b73c:	2300      	movs	r3, #0
 800b73e:	637b      	str	r3, [r7, #52]	; 0x34
 800b740:	e005      	b.n	800b74e <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	021a      	lsls	r2, r3, #8
 800b746:	893b      	ldrh	r3, [r7, #8]
 800b748:	fbb2 f3f3 	udiv	r3, r2, r3
 800b74c:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800b74e:	f107 0318 	add.w	r3, r7, #24
 800b752:	461a      	mov	r2, r3
 800b754:	2103      	movs	r1, #3
 800b756:	68f8      	ldr	r0, [r7, #12]
 800b758:	f7fc f9bc 	bl	8007ad4 <VL53L0X_GetLimitCheckValue>
 800b75c:	4603      	mov	r3, r0
 800b75e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800b762:	69bb      	ldr	r3, [r7, #24]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d006      	beq.n	800b776 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800b768:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800b76a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b76c:	429a      	cmp	r2, r3
 800b76e:	d202      	bcs.n	800b776 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800b770:	2301      	movs	r3, #1
 800b772:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b776:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d14a      	bne.n	800b814 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800b77e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800b782:	2b01      	cmp	r3, #1
 800b784:	d103      	bne.n	800b78e <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800b786:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b788:	22ff      	movs	r2, #255	; 0xff
 800b78a:	701a      	strb	r2, [r3, #0]
 800b78c:	e042      	b.n	800b814 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800b78e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b792:	2b01      	cmp	r3, #1
 800b794:	d007      	beq.n	800b7a6 <VL53L0X_get_pal_range_status+0x272>
 800b796:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b79a:	2b02      	cmp	r3, #2
 800b79c:	d003      	beq.n	800b7a6 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800b79e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b7a2:	2b03      	cmp	r3, #3
 800b7a4:	d103      	bne.n	800b7ae <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800b7a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7a8:	2205      	movs	r2, #5
 800b7aa:	701a      	strb	r2, [r3, #0]
 800b7ac:	e032      	b.n	800b814 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800b7ae:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b7b2:	2b06      	cmp	r3, #6
 800b7b4:	d003      	beq.n	800b7be <VL53L0X_get_pal_range_status+0x28a>
 800b7b6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b7ba:	2b09      	cmp	r3, #9
 800b7bc:	d103      	bne.n	800b7c6 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800b7be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7c0:	2204      	movs	r2, #4
 800b7c2:	701a      	strb	r2, [r3, #0]
 800b7c4:	e026      	b.n	800b814 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800b7c6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b7ca:	2b08      	cmp	r3, #8
 800b7cc:	d007      	beq.n	800b7de <VL53L0X_get_pal_range_status+0x2aa>
 800b7ce:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b7d2:	2b0a      	cmp	r3, #10
 800b7d4:	d003      	beq.n	800b7de <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800b7d6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800b7da:	2b01      	cmp	r3, #1
 800b7dc:	d103      	bne.n	800b7e6 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800b7de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7e0:	2203      	movs	r2, #3
 800b7e2:	701a      	strb	r2, [r3, #0]
 800b7e4:	e016      	b.n	800b814 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800b7e6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b7ea:	2b04      	cmp	r3, #4
 800b7ec:	d003      	beq.n	800b7f6 <VL53L0X_get_pal_range_status+0x2c2>
 800b7ee:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b7f2:	2b01      	cmp	r3, #1
 800b7f4:	d103      	bne.n	800b7fe <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800b7f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7f8:	2202      	movs	r2, #2
 800b7fa:	701a      	strb	r2, [r3, #0]
 800b7fc:	e00a      	b.n	800b814 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800b7fe:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800b802:	2b01      	cmp	r3, #1
 800b804:	d103      	bne.n	800b80e <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800b806:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b808:	2201      	movs	r2, #1
 800b80a:	701a      	strb	r2, [r3, #0]
 800b80c:	e002      	b.n	800b814 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800b80e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b810:	2200      	movs	r2, #0
 800b812:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800b814:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b816:	781b      	ldrb	r3, [r3, #0]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d102      	bne.n	800b822 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800b81c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b81e:	2200      	movs	r2, #0
 800b820:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b822:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800b826:	461a      	mov	r2, r3
 800b828:	2101      	movs	r1, #1
 800b82a:	68f8      	ldr	r0, [r7, #12]
 800b82c:	f7fc f8cc 	bl	80079c8 <VL53L0X_GetLimitCheckEnable>
 800b830:	4603      	mov	r3, r0
 800b832:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800b836:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d14f      	bne.n	800b8de <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800b83e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b842:	2b00      	cmp	r3, #0
 800b844:	d003      	beq.n	800b84e <VL53L0X_get_pal_range_status+0x31a>
 800b846:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800b84a:	2b01      	cmp	r3, #1
 800b84c:	d103      	bne.n	800b856 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800b84e:	2301      	movs	r3, #1
 800b850:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b854:	e002      	b.n	800b85c <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800b856:	2300      	movs	r3, #0
 800b858:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b862:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800b866:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b86a:	2b04      	cmp	r3, #4
 800b86c:	d003      	beq.n	800b876 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800b86e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800b872:	2b00      	cmp	r3, #0
 800b874:	d103      	bne.n	800b87e <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800b876:	2301      	movs	r3, #1
 800b878:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b87c:	e002      	b.n	800b884 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800b87e:	2300      	movs	r3, #0
 800b880:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b88a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800b88e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800b892:	2b00      	cmp	r3, #0
 800b894:	d003      	beq.n	800b89e <VL53L0X_get_pal_range_status+0x36a>
 800b896:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800b89a:	2b01      	cmp	r3, #1
 800b89c:	d103      	bne.n	800b8a6 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800b89e:	2301      	movs	r3, #1
 800b8a0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8a4:	e002      	b.n	800b8ac <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b8b2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800b8b6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d003      	beq.n	800b8c6 <VL53L0X_get_pal_range_status+0x392>
 800b8be:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b8c2:	2b01      	cmp	r3, #1
 800b8c4:	d103      	bne.n	800b8ce <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800b8c6:	2301      	movs	r3, #1
 800b8c8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8cc:	e002      	b.n	800b8d4 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b8da:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b8de:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	3740      	adds	r7, #64	; 0x40
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	bd80      	pop	{r7, pc}

0800b8ea <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800b8ea:	b580      	push	{r7, lr}
 800b8ec:	b088      	sub	sp, #32
 800b8ee:	af02      	add	r7, sp, #8
 800b8f0:	60f8      	str	r0, [r7, #12]
 800b8f2:	60b9      	str	r1, [r7, #8]
 800b8f4:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	330a      	adds	r3, #10
 800b8fa:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800b908:	b299      	uxth	r1, r3
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	b29a      	uxth	r2, r3
 800b90e:	697b      	ldr	r3, [r7, #20]
 800b910:	9300      	str	r3, [sp, #0]
 800b912:	4613      	mov	r3, r2
 800b914:	68ba      	ldr	r2, [r7, #8]
 800b916:	f7f8 fc9f 	bl	8004258 <HAL_I2C_Master_Transmit>
 800b91a:	4603      	mov	r3, r0
 800b91c:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800b91e:	693b      	ldr	r3, [r7, #16]
}
 800b920:	4618      	mov	r0, r3
 800b922:	3718      	adds	r7, #24
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}

0800b928 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800b928:	b580      	push	{r7, lr}
 800b92a:	b088      	sub	sp, #32
 800b92c:	af02      	add	r7, sp, #8
 800b92e:	60f8      	str	r0, [r7, #12]
 800b930:	60b9      	str	r1, [r7, #8]
 800b932:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	330a      	adds	r3, #10
 800b938:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800b946:	f043 0301 	orr.w	r3, r3, #1
 800b94a:	b2db      	uxtb	r3, r3
 800b94c:	b299      	uxth	r1, r3
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	b29a      	uxth	r2, r3
 800b952:	697b      	ldr	r3, [r7, #20]
 800b954:	9300      	str	r3, [sp, #0]
 800b956:	4613      	mov	r3, r2
 800b958:	68ba      	ldr	r2, [r7, #8]
 800b95a:	f7f8 fd7b 	bl	8004454 <HAL_I2C_Master_Receive>
 800b95e:	4603      	mov	r3, r0
 800b960:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800b962:	693b      	ldr	r3, [r7, #16]
}
 800b964:	4618      	mov	r0, r3
 800b966:	3718      	adds	r7, #24
 800b968:	46bd      	mov	sp, r7
 800b96a:	bd80      	pop	{r7, pc}

0800b96c <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b086      	sub	sp, #24
 800b970:	af00      	add	r7, sp, #0
 800b972:	60f8      	str	r0, [r7, #12]
 800b974:	607a      	str	r2, [r7, #4]
 800b976:	603b      	str	r3, [r7, #0]
 800b978:	460b      	mov	r3, r1
 800b97a:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b97c:	2300      	movs	r3, #0
 800b97e:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800b980:	683b      	ldr	r3, [r7, #0]
 800b982:	2b3f      	cmp	r3, #63	; 0x3f
 800b984:	d902      	bls.n	800b98c <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800b986:	f06f 0303 	mvn.w	r3, #3
 800b98a:	e016      	b.n	800b9ba <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800b98c:	4a0d      	ldr	r2, [pc, #52]	; (800b9c4 <VL53L0X_WriteMulti+0x58>)
 800b98e:	7afb      	ldrb	r3, [r7, #11]
 800b990:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800b992:	683a      	ldr	r2, [r7, #0]
 800b994:	6879      	ldr	r1, [r7, #4]
 800b996:	480c      	ldr	r0, [pc, #48]	; (800b9c8 <VL53L0X_WriteMulti+0x5c>)
 800b998:	f000 f99e 	bl	800bcd8 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800b99c:	683b      	ldr	r3, [r7, #0]
 800b99e:	3301      	adds	r3, #1
 800b9a0:	461a      	mov	r2, r3
 800b9a2:	4908      	ldr	r1, [pc, #32]	; (800b9c4 <VL53L0X_WriteMulti+0x58>)
 800b9a4:	68f8      	ldr	r0, [r7, #12]
 800b9a6:	f7ff ffa0 	bl	800b8ea <_I2CWrite>
 800b9aa:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800b9ac:	693b      	ldr	r3, [r7, #16]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d001      	beq.n	800b9b6 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b9b2:	23ec      	movs	r3, #236	; 0xec
 800b9b4:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800b9b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	3718      	adds	r7, #24
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bd80      	pop	{r7, pc}
 800b9c2:	bf00      	nop
 800b9c4:	20000e94 	.word	0x20000e94
 800b9c8:	20000e95 	.word	0x20000e95

0800b9cc <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b086      	sub	sp, #24
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	60f8      	str	r0, [r7, #12]
 800b9d4:	607a      	str	r2, [r7, #4]
 800b9d6:	603b      	str	r3, [r7, #0]
 800b9d8:	460b      	mov	r3, r1
 800b9da:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b9dc:	2300      	movs	r3, #0
 800b9de:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800b9e0:	f107 030b 	add.w	r3, r7, #11
 800b9e4:	2201      	movs	r2, #1
 800b9e6:	4619      	mov	r1, r3
 800b9e8:	68f8      	ldr	r0, [r7, #12]
 800b9ea:	f7ff ff7e 	bl	800b8ea <_I2CWrite>
 800b9ee:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d002      	beq.n	800b9fc <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b9f6:	23ec      	movs	r3, #236	; 0xec
 800b9f8:	75fb      	strb	r3, [r7, #23]
        goto done;
 800b9fa:	e00c      	b.n	800ba16 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800b9fc:	683a      	ldr	r2, [r7, #0]
 800b9fe:	6879      	ldr	r1, [r7, #4]
 800ba00:	68f8      	ldr	r0, [r7, #12]
 800ba02:	f7ff ff91 	bl	800b928 <_I2CRead>
 800ba06:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ba08:	693b      	ldr	r3, [r7, #16]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d002      	beq.n	800ba14 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ba0e:	23ec      	movs	r3, #236	; 0xec
 800ba10:	75fb      	strb	r3, [r7, #23]
 800ba12:	e000      	b.n	800ba16 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800ba14:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800ba16:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3718      	adds	r7, #24
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}
	...

0800ba24 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b084      	sub	sp, #16
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
 800ba2c:	460b      	mov	r3, r1
 800ba2e:	70fb      	strb	r3, [r7, #3]
 800ba30:	4613      	mov	r3, r2
 800ba32:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ba34:	2300      	movs	r3, #0
 800ba36:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800ba38:	4a0b      	ldr	r2, [pc, #44]	; (800ba68 <VL53L0X_WrByte+0x44>)
 800ba3a:	78fb      	ldrb	r3, [r7, #3]
 800ba3c:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800ba3e:	4a0a      	ldr	r2, [pc, #40]	; (800ba68 <VL53L0X_WrByte+0x44>)
 800ba40:	78bb      	ldrb	r3, [r7, #2]
 800ba42:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800ba44:	2202      	movs	r2, #2
 800ba46:	4908      	ldr	r1, [pc, #32]	; (800ba68 <VL53L0X_WrByte+0x44>)
 800ba48:	6878      	ldr	r0, [r7, #4]
 800ba4a:	f7ff ff4e 	bl	800b8ea <_I2CWrite>
 800ba4e:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800ba50:	68bb      	ldr	r3, [r7, #8]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d001      	beq.n	800ba5a <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ba56:	23ec      	movs	r3, #236	; 0xec
 800ba58:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800ba5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	3710      	adds	r7, #16
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bd80      	pop	{r7, pc}
 800ba66:	bf00      	nop
 800ba68:	20000e94 	.word	0x20000e94

0800ba6c <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b084      	sub	sp, #16
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
 800ba74:	460b      	mov	r3, r1
 800ba76:	70fb      	strb	r3, [r7, #3]
 800ba78:	4613      	mov	r3, r2
 800ba7a:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800ba80:	4a0e      	ldr	r2, [pc, #56]	; (800babc <VL53L0X_WrWord+0x50>)
 800ba82:	78fb      	ldrb	r3, [r7, #3]
 800ba84:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800ba86:	883b      	ldrh	r3, [r7, #0]
 800ba88:	0a1b      	lsrs	r3, r3, #8
 800ba8a:	b29b      	uxth	r3, r3
 800ba8c:	b2da      	uxtb	r2, r3
 800ba8e:	4b0b      	ldr	r3, [pc, #44]	; (800babc <VL53L0X_WrWord+0x50>)
 800ba90:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800ba92:	883b      	ldrh	r3, [r7, #0]
 800ba94:	b2da      	uxtb	r2, r3
 800ba96:	4b09      	ldr	r3, [pc, #36]	; (800babc <VL53L0X_WrWord+0x50>)
 800ba98:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800ba9a:	2203      	movs	r2, #3
 800ba9c:	4907      	ldr	r1, [pc, #28]	; (800babc <VL53L0X_WrWord+0x50>)
 800ba9e:	6878      	ldr	r0, [r7, #4]
 800baa0:	f7ff ff23 	bl	800b8ea <_I2CWrite>
 800baa4:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800baa6:	68bb      	ldr	r3, [r7, #8]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d001      	beq.n	800bab0 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800baac:	23ec      	movs	r3, #236	; 0xec
 800baae:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800bab0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bab4:	4618      	mov	r0, r3
 800bab6:	3710      	adds	r7, #16
 800bab8:	46bd      	mov	sp, r7
 800baba:	bd80      	pop	{r7, pc}
 800babc:	20000e94 	.word	0x20000e94

0800bac0 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b084      	sub	sp, #16
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	6078      	str	r0, [r7, #4]
 800bac8:	4608      	mov	r0, r1
 800baca:	4611      	mov	r1, r2
 800bacc:	461a      	mov	r2, r3
 800bace:	4603      	mov	r3, r0
 800bad0:	70fb      	strb	r3, [r7, #3]
 800bad2:	460b      	mov	r3, r1
 800bad4:	70bb      	strb	r3, [r7, #2]
 800bad6:	4613      	mov	r3, r2
 800bad8:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bada:	2300      	movs	r3, #0
 800badc:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800bade:	f107 020e 	add.w	r2, r7, #14
 800bae2:	78fb      	ldrb	r3, [r7, #3]
 800bae4:	4619      	mov	r1, r3
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	f000 f81e 	bl	800bb28 <VL53L0X_RdByte>
 800baec:	4603      	mov	r3, r0
 800baee:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800baf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d110      	bne.n	800bb1a <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800baf8:	7bba      	ldrb	r2, [r7, #14]
 800bafa:	78bb      	ldrb	r3, [r7, #2]
 800bafc:	4013      	ands	r3, r2
 800bafe:	b2da      	uxtb	r2, r3
 800bb00:	787b      	ldrb	r3, [r7, #1]
 800bb02:	4313      	orrs	r3, r2
 800bb04:	b2db      	uxtb	r3, r3
 800bb06:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800bb08:	7bba      	ldrb	r2, [r7, #14]
 800bb0a:	78fb      	ldrb	r3, [r7, #3]
 800bb0c:	4619      	mov	r1, r3
 800bb0e:	6878      	ldr	r0, [r7, #4]
 800bb10:	f7ff ff88 	bl	800ba24 <VL53L0X_WrByte>
 800bb14:	4603      	mov	r3, r0
 800bb16:	73fb      	strb	r3, [r7, #15]
 800bb18:	e000      	b.n	800bb1c <VL53L0X_UpdateByte+0x5c>
        goto done;
 800bb1a:	bf00      	nop
done:
    return Status;
 800bb1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bb20:	4618      	mov	r0, r3
 800bb22:	3710      	adds	r7, #16
 800bb24:	46bd      	mov	sp, r7
 800bb26:	bd80      	pop	{r7, pc}

0800bb28 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b086      	sub	sp, #24
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	60f8      	str	r0, [r7, #12]
 800bb30:	460b      	mov	r3, r1
 800bb32:	607a      	str	r2, [r7, #4]
 800bb34:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bb36:	2300      	movs	r3, #0
 800bb38:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800bb3a:	f107 030b 	add.w	r3, r7, #11
 800bb3e:	2201      	movs	r2, #1
 800bb40:	4619      	mov	r1, r3
 800bb42:	68f8      	ldr	r0, [r7, #12]
 800bb44:	f7ff fed1 	bl	800b8ea <_I2CWrite>
 800bb48:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800bb4a:	693b      	ldr	r3, [r7, #16]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d002      	beq.n	800bb56 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bb50:	23ec      	movs	r3, #236	; 0xec
 800bb52:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bb54:	e00c      	b.n	800bb70 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800bb56:	2201      	movs	r2, #1
 800bb58:	6879      	ldr	r1, [r7, #4]
 800bb5a:	68f8      	ldr	r0, [r7, #12]
 800bb5c:	f7ff fee4 	bl	800b928 <_I2CRead>
 800bb60:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bb62:	693b      	ldr	r3, [r7, #16]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d002      	beq.n	800bb6e <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bb68:	23ec      	movs	r3, #236	; 0xec
 800bb6a:	75fb      	strb	r3, [r7, #23]
 800bb6c:	e000      	b.n	800bb70 <VL53L0X_RdByte+0x48>
    }
done:
 800bb6e:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800bb70:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bb74:	4618      	mov	r0, r3
 800bb76:	3718      	adds	r7, #24
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	bd80      	pop	{r7, pc}

0800bb7c <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b086      	sub	sp, #24
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	60f8      	str	r0, [r7, #12]
 800bb84:	460b      	mov	r3, r1
 800bb86:	607a      	str	r2, [r7, #4]
 800bb88:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800bb8e:	f107 030b 	add.w	r3, r7, #11
 800bb92:	2201      	movs	r2, #1
 800bb94:	4619      	mov	r1, r3
 800bb96:	68f8      	ldr	r0, [r7, #12]
 800bb98:	f7ff fea7 	bl	800b8ea <_I2CWrite>
 800bb9c:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800bb9e:	693b      	ldr	r3, [r7, #16]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d002      	beq.n	800bbaa <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bba4:	23ec      	movs	r3, #236	; 0xec
 800bba6:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bba8:	e017      	b.n	800bbda <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800bbaa:	2202      	movs	r2, #2
 800bbac:	490e      	ldr	r1, [pc, #56]	; (800bbe8 <VL53L0X_RdWord+0x6c>)
 800bbae:	68f8      	ldr	r0, [r7, #12]
 800bbb0:	f7ff feba 	bl	800b928 <_I2CRead>
 800bbb4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bbb6:	693b      	ldr	r3, [r7, #16]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d002      	beq.n	800bbc2 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bbbc:	23ec      	movs	r3, #236	; 0xec
 800bbbe:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bbc0:	e00b      	b.n	800bbda <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800bbc2:	4b09      	ldr	r3, [pc, #36]	; (800bbe8 <VL53L0X_RdWord+0x6c>)
 800bbc4:	781b      	ldrb	r3, [r3, #0]
 800bbc6:	b29b      	uxth	r3, r3
 800bbc8:	021b      	lsls	r3, r3, #8
 800bbca:	b29a      	uxth	r2, r3
 800bbcc:	4b06      	ldr	r3, [pc, #24]	; (800bbe8 <VL53L0X_RdWord+0x6c>)
 800bbce:	785b      	ldrb	r3, [r3, #1]
 800bbd0:	b29b      	uxth	r3, r3
 800bbd2:	4413      	add	r3, r2
 800bbd4:	b29a      	uxth	r2, r3
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800bbda:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bbde:	4618      	mov	r0, r3
 800bbe0:	3718      	adds	r7, #24
 800bbe2:	46bd      	mov	sp, r7
 800bbe4:	bd80      	pop	{r7, pc}
 800bbe6:	bf00      	nop
 800bbe8:	20000e94 	.word	0x20000e94

0800bbec <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800bbec:	b580      	push	{r7, lr}
 800bbee:	b086      	sub	sp, #24
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	60f8      	str	r0, [r7, #12]
 800bbf4:	460b      	mov	r3, r1
 800bbf6:	607a      	str	r2, [r7, #4]
 800bbf8:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800bbfe:	f107 030b 	add.w	r3, r7, #11
 800bc02:	2201      	movs	r2, #1
 800bc04:	4619      	mov	r1, r3
 800bc06:	68f8      	ldr	r0, [r7, #12]
 800bc08:	f7ff fe6f 	bl	800b8ea <_I2CWrite>
 800bc0c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bc0e:	693b      	ldr	r3, [r7, #16]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d002      	beq.n	800bc1a <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bc14:	23ec      	movs	r3, #236	; 0xec
 800bc16:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bc18:	e01b      	b.n	800bc52 <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800bc1a:	2204      	movs	r2, #4
 800bc1c:	4910      	ldr	r1, [pc, #64]	; (800bc60 <VL53L0X_RdDWord+0x74>)
 800bc1e:	68f8      	ldr	r0, [r7, #12]
 800bc20:	f7ff fe82 	bl	800b928 <_I2CRead>
 800bc24:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bc26:	693b      	ldr	r3, [r7, #16]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d002      	beq.n	800bc32 <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bc2c:	23ec      	movs	r3, #236	; 0xec
 800bc2e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bc30:	e00f      	b.n	800bc52 <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800bc32:	4b0b      	ldr	r3, [pc, #44]	; (800bc60 <VL53L0X_RdDWord+0x74>)
 800bc34:	781b      	ldrb	r3, [r3, #0]
 800bc36:	061a      	lsls	r2, r3, #24
 800bc38:	4b09      	ldr	r3, [pc, #36]	; (800bc60 <VL53L0X_RdDWord+0x74>)
 800bc3a:	785b      	ldrb	r3, [r3, #1]
 800bc3c:	041b      	lsls	r3, r3, #16
 800bc3e:	441a      	add	r2, r3
 800bc40:	4b07      	ldr	r3, [pc, #28]	; (800bc60 <VL53L0X_RdDWord+0x74>)
 800bc42:	789b      	ldrb	r3, [r3, #2]
 800bc44:	021b      	lsls	r3, r3, #8
 800bc46:	4413      	add	r3, r2
 800bc48:	4a05      	ldr	r2, [pc, #20]	; (800bc60 <VL53L0X_RdDWord+0x74>)
 800bc4a:	78d2      	ldrb	r2, [r2, #3]
 800bc4c:	441a      	add	r2, r3
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800bc52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc56:	4618      	mov	r0, r3
 800bc58:	3718      	adds	r7, #24
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	bd80      	pop	{r7, pc}
 800bc5e:	bf00      	nop
 800bc60:	20000e94 	.word	0x20000e94

0800bc64 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b084      	sub	sp, #16
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800bc70:	2002      	movs	r0, #2
 800bc72:	f7f6 ff4f 	bl	8002b14 <HAL_Delay>
    return status;
 800bc76:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	3710      	adds	r7, #16
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}
	...

0800bc84 <__errno>:
 800bc84:	4b01      	ldr	r3, [pc, #4]	; (800bc8c <__errno+0x8>)
 800bc86:	6818      	ldr	r0, [r3, #0]
 800bc88:	4770      	bx	lr
 800bc8a:	bf00      	nop
 800bc8c:	200002cc 	.word	0x200002cc

0800bc90 <__libc_init_array>:
 800bc90:	b570      	push	{r4, r5, r6, lr}
 800bc92:	4d0d      	ldr	r5, [pc, #52]	; (800bcc8 <__libc_init_array+0x38>)
 800bc94:	4c0d      	ldr	r4, [pc, #52]	; (800bccc <__libc_init_array+0x3c>)
 800bc96:	1b64      	subs	r4, r4, r5
 800bc98:	10a4      	asrs	r4, r4, #2
 800bc9a:	2600      	movs	r6, #0
 800bc9c:	42a6      	cmp	r6, r4
 800bc9e:	d109      	bne.n	800bcb4 <__libc_init_array+0x24>
 800bca0:	4d0b      	ldr	r5, [pc, #44]	; (800bcd0 <__libc_init_array+0x40>)
 800bca2:	4c0c      	ldr	r4, [pc, #48]	; (800bcd4 <__libc_init_array+0x44>)
 800bca4:	f004 fd16 	bl	80106d4 <_init>
 800bca8:	1b64      	subs	r4, r4, r5
 800bcaa:	10a4      	asrs	r4, r4, #2
 800bcac:	2600      	movs	r6, #0
 800bcae:	42a6      	cmp	r6, r4
 800bcb0:	d105      	bne.n	800bcbe <__libc_init_array+0x2e>
 800bcb2:	bd70      	pop	{r4, r5, r6, pc}
 800bcb4:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcb8:	4798      	blx	r3
 800bcba:	3601      	adds	r6, #1
 800bcbc:	e7ee      	b.n	800bc9c <__libc_init_array+0xc>
 800bcbe:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcc2:	4798      	blx	r3
 800bcc4:	3601      	adds	r6, #1
 800bcc6:	e7f2      	b.n	800bcae <__libc_init_array+0x1e>
 800bcc8:	08011d4c 	.word	0x08011d4c
 800bccc:	08011d4c 	.word	0x08011d4c
 800bcd0:	08011d4c 	.word	0x08011d4c
 800bcd4:	08011d50 	.word	0x08011d50

0800bcd8 <memcpy>:
 800bcd8:	440a      	add	r2, r1
 800bcda:	4291      	cmp	r1, r2
 800bcdc:	f100 33ff 	add.w	r3, r0, #4294967295
 800bce0:	d100      	bne.n	800bce4 <memcpy+0xc>
 800bce2:	4770      	bx	lr
 800bce4:	b510      	push	{r4, lr}
 800bce6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bcea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bcee:	4291      	cmp	r1, r2
 800bcf0:	d1f9      	bne.n	800bce6 <memcpy+0xe>
 800bcf2:	bd10      	pop	{r4, pc}

0800bcf4 <memset>:
 800bcf4:	4402      	add	r2, r0
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	4293      	cmp	r3, r2
 800bcfa:	d100      	bne.n	800bcfe <memset+0xa>
 800bcfc:	4770      	bx	lr
 800bcfe:	f803 1b01 	strb.w	r1, [r3], #1
 800bd02:	e7f9      	b.n	800bcf8 <memset+0x4>

0800bd04 <__cvt>:
 800bd04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd08:	ec55 4b10 	vmov	r4, r5, d0
 800bd0c:	2d00      	cmp	r5, #0
 800bd0e:	460e      	mov	r6, r1
 800bd10:	4619      	mov	r1, r3
 800bd12:	462b      	mov	r3, r5
 800bd14:	bfbb      	ittet	lt
 800bd16:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bd1a:	461d      	movlt	r5, r3
 800bd1c:	2300      	movge	r3, #0
 800bd1e:	232d      	movlt	r3, #45	; 0x2d
 800bd20:	700b      	strb	r3, [r1, #0]
 800bd22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd24:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bd28:	4691      	mov	r9, r2
 800bd2a:	f023 0820 	bic.w	r8, r3, #32
 800bd2e:	bfbc      	itt	lt
 800bd30:	4622      	movlt	r2, r4
 800bd32:	4614      	movlt	r4, r2
 800bd34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bd38:	d005      	beq.n	800bd46 <__cvt+0x42>
 800bd3a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bd3e:	d100      	bne.n	800bd42 <__cvt+0x3e>
 800bd40:	3601      	adds	r6, #1
 800bd42:	2102      	movs	r1, #2
 800bd44:	e000      	b.n	800bd48 <__cvt+0x44>
 800bd46:	2103      	movs	r1, #3
 800bd48:	ab03      	add	r3, sp, #12
 800bd4a:	9301      	str	r3, [sp, #4]
 800bd4c:	ab02      	add	r3, sp, #8
 800bd4e:	9300      	str	r3, [sp, #0]
 800bd50:	ec45 4b10 	vmov	d0, r4, r5
 800bd54:	4653      	mov	r3, sl
 800bd56:	4632      	mov	r2, r6
 800bd58:	f001 fdf2 	bl	800d940 <_dtoa_r>
 800bd5c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bd60:	4607      	mov	r7, r0
 800bd62:	d102      	bne.n	800bd6a <__cvt+0x66>
 800bd64:	f019 0f01 	tst.w	r9, #1
 800bd68:	d022      	beq.n	800bdb0 <__cvt+0xac>
 800bd6a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bd6e:	eb07 0906 	add.w	r9, r7, r6
 800bd72:	d110      	bne.n	800bd96 <__cvt+0x92>
 800bd74:	783b      	ldrb	r3, [r7, #0]
 800bd76:	2b30      	cmp	r3, #48	; 0x30
 800bd78:	d10a      	bne.n	800bd90 <__cvt+0x8c>
 800bd7a:	2200      	movs	r2, #0
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	4620      	mov	r0, r4
 800bd80:	4629      	mov	r1, r5
 800bd82:	f7f4 fea9 	bl	8000ad8 <__aeabi_dcmpeq>
 800bd86:	b918      	cbnz	r0, 800bd90 <__cvt+0x8c>
 800bd88:	f1c6 0601 	rsb	r6, r6, #1
 800bd8c:	f8ca 6000 	str.w	r6, [sl]
 800bd90:	f8da 3000 	ldr.w	r3, [sl]
 800bd94:	4499      	add	r9, r3
 800bd96:	2200      	movs	r2, #0
 800bd98:	2300      	movs	r3, #0
 800bd9a:	4620      	mov	r0, r4
 800bd9c:	4629      	mov	r1, r5
 800bd9e:	f7f4 fe9b 	bl	8000ad8 <__aeabi_dcmpeq>
 800bda2:	b108      	cbz	r0, 800bda8 <__cvt+0xa4>
 800bda4:	f8cd 900c 	str.w	r9, [sp, #12]
 800bda8:	2230      	movs	r2, #48	; 0x30
 800bdaa:	9b03      	ldr	r3, [sp, #12]
 800bdac:	454b      	cmp	r3, r9
 800bdae:	d307      	bcc.n	800bdc0 <__cvt+0xbc>
 800bdb0:	9b03      	ldr	r3, [sp, #12]
 800bdb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bdb4:	1bdb      	subs	r3, r3, r7
 800bdb6:	4638      	mov	r0, r7
 800bdb8:	6013      	str	r3, [r2, #0]
 800bdba:	b004      	add	sp, #16
 800bdbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdc0:	1c59      	adds	r1, r3, #1
 800bdc2:	9103      	str	r1, [sp, #12]
 800bdc4:	701a      	strb	r2, [r3, #0]
 800bdc6:	e7f0      	b.n	800bdaa <__cvt+0xa6>

0800bdc8 <__exponent>:
 800bdc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bdca:	4603      	mov	r3, r0
 800bdcc:	2900      	cmp	r1, #0
 800bdce:	bfb8      	it	lt
 800bdd0:	4249      	neglt	r1, r1
 800bdd2:	f803 2b02 	strb.w	r2, [r3], #2
 800bdd6:	bfb4      	ite	lt
 800bdd8:	222d      	movlt	r2, #45	; 0x2d
 800bdda:	222b      	movge	r2, #43	; 0x2b
 800bddc:	2909      	cmp	r1, #9
 800bdde:	7042      	strb	r2, [r0, #1]
 800bde0:	dd2a      	ble.n	800be38 <__exponent+0x70>
 800bde2:	f10d 0407 	add.w	r4, sp, #7
 800bde6:	46a4      	mov	ip, r4
 800bde8:	270a      	movs	r7, #10
 800bdea:	46a6      	mov	lr, r4
 800bdec:	460a      	mov	r2, r1
 800bdee:	fb91 f6f7 	sdiv	r6, r1, r7
 800bdf2:	fb07 1516 	mls	r5, r7, r6, r1
 800bdf6:	3530      	adds	r5, #48	; 0x30
 800bdf8:	2a63      	cmp	r2, #99	; 0x63
 800bdfa:	f104 34ff 	add.w	r4, r4, #4294967295
 800bdfe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800be02:	4631      	mov	r1, r6
 800be04:	dcf1      	bgt.n	800bdea <__exponent+0x22>
 800be06:	3130      	adds	r1, #48	; 0x30
 800be08:	f1ae 0502 	sub.w	r5, lr, #2
 800be0c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800be10:	1c44      	adds	r4, r0, #1
 800be12:	4629      	mov	r1, r5
 800be14:	4561      	cmp	r1, ip
 800be16:	d30a      	bcc.n	800be2e <__exponent+0x66>
 800be18:	f10d 0209 	add.w	r2, sp, #9
 800be1c:	eba2 020e 	sub.w	r2, r2, lr
 800be20:	4565      	cmp	r5, ip
 800be22:	bf88      	it	hi
 800be24:	2200      	movhi	r2, #0
 800be26:	4413      	add	r3, r2
 800be28:	1a18      	subs	r0, r3, r0
 800be2a:	b003      	add	sp, #12
 800be2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be32:	f804 2f01 	strb.w	r2, [r4, #1]!
 800be36:	e7ed      	b.n	800be14 <__exponent+0x4c>
 800be38:	2330      	movs	r3, #48	; 0x30
 800be3a:	3130      	adds	r1, #48	; 0x30
 800be3c:	7083      	strb	r3, [r0, #2]
 800be3e:	70c1      	strb	r1, [r0, #3]
 800be40:	1d03      	adds	r3, r0, #4
 800be42:	e7f1      	b.n	800be28 <__exponent+0x60>

0800be44 <_printf_float>:
 800be44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be48:	ed2d 8b02 	vpush	{d8}
 800be4c:	b08d      	sub	sp, #52	; 0x34
 800be4e:	460c      	mov	r4, r1
 800be50:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800be54:	4616      	mov	r6, r2
 800be56:	461f      	mov	r7, r3
 800be58:	4605      	mov	r5, r0
 800be5a:	f002 fecf 	bl	800ebfc <_localeconv_r>
 800be5e:	f8d0 a000 	ldr.w	sl, [r0]
 800be62:	4650      	mov	r0, sl
 800be64:	f7f4 f9bc 	bl	80001e0 <strlen>
 800be68:	2300      	movs	r3, #0
 800be6a:	930a      	str	r3, [sp, #40]	; 0x28
 800be6c:	6823      	ldr	r3, [r4, #0]
 800be6e:	9305      	str	r3, [sp, #20]
 800be70:	f8d8 3000 	ldr.w	r3, [r8]
 800be74:	f894 b018 	ldrb.w	fp, [r4, #24]
 800be78:	3307      	adds	r3, #7
 800be7a:	f023 0307 	bic.w	r3, r3, #7
 800be7e:	f103 0208 	add.w	r2, r3, #8
 800be82:	f8c8 2000 	str.w	r2, [r8]
 800be86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be8a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800be8e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800be92:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800be96:	9307      	str	r3, [sp, #28]
 800be98:	f8cd 8018 	str.w	r8, [sp, #24]
 800be9c:	ee08 0a10 	vmov	s16, r0
 800bea0:	4b9f      	ldr	r3, [pc, #636]	; (800c120 <_printf_float+0x2dc>)
 800bea2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bea6:	f04f 32ff 	mov.w	r2, #4294967295
 800beaa:	f7f4 fe47 	bl	8000b3c <__aeabi_dcmpun>
 800beae:	bb88      	cbnz	r0, 800bf14 <_printf_float+0xd0>
 800beb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800beb4:	4b9a      	ldr	r3, [pc, #616]	; (800c120 <_printf_float+0x2dc>)
 800beb6:	f04f 32ff 	mov.w	r2, #4294967295
 800beba:	f7f4 fe21 	bl	8000b00 <__aeabi_dcmple>
 800bebe:	bb48      	cbnz	r0, 800bf14 <_printf_float+0xd0>
 800bec0:	2200      	movs	r2, #0
 800bec2:	2300      	movs	r3, #0
 800bec4:	4640      	mov	r0, r8
 800bec6:	4649      	mov	r1, r9
 800bec8:	f7f4 fe10 	bl	8000aec <__aeabi_dcmplt>
 800becc:	b110      	cbz	r0, 800bed4 <_printf_float+0x90>
 800bece:	232d      	movs	r3, #45	; 0x2d
 800bed0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bed4:	4b93      	ldr	r3, [pc, #588]	; (800c124 <_printf_float+0x2e0>)
 800bed6:	4894      	ldr	r0, [pc, #592]	; (800c128 <_printf_float+0x2e4>)
 800bed8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800bedc:	bf94      	ite	ls
 800bede:	4698      	movls	r8, r3
 800bee0:	4680      	movhi	r8, r0
 800bee2:	2303      	movs	r3, #3
 800bee4:	6123      	str	r3, [r4, #16]
 800bee6:	9b05      	ldr	r3, [sp, #20]
 800bee8:	f023 0204 	bic.w	r2, r3, #4
 800beec:	6022      	str	r2, [r4, #0]
 800beee:	f04f 0900 	mov.w	r9, #0
 800bef2:	9700      	str	r7, [sp, #0]
 800bef4:	4633      	mov	r3, r6
 800bef6:	aa0b      	add	r2, sp, #44	; 0x2c
 800bef8:	4621      	mov	r1, r4
 800befa:	4628      	mov	r0, r5
 800befc:	f000 f9d8 	bl	800c2b0 <_printf_common>
 800bf00:	3001      	adds	r0, #1
 800bf02:	f040 8090 	bne.w	800c026 <_printf_float+0x1e2>
 800bf06:	f04f 30ff 	mov.w	r0, #4294967295
 800bf0a:	b00d      	add	sp, #52	; 0x34
 800bf0c:	ecbd 8b02 	vpop	{d8}
 800bf10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf14:	4642      	mov	r2, r8
 800bf16:	464b      	mov	r3, r9
 800bf18:	4640      	mov	r0, r8
 800bf1a:	4649      	mov	r1, r9
 800bf1c:	f7f4 fe0e 	bl	8000b3c <__aeabi_dcmpun>
 800bf20:	b140      	cbz	r0, 800bf34 <_printf_float+0xf0>
 800bf22:	464b      	mov	r3, r9
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	bfbc      	itt	lt
 800bf28:	232d      	movlt	r3, #45	; 0x2d
 800bf2a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800bf2e:	487f      	ldr	r0, [pc, #508]	; (800c12c <_printf_float+0x2e8>)
 800bf30:	4b7f      	ldr	r3, [pc, #508]	; (800c130 <_printf_float+0x2ec>)
 800bf32:	e7d1      	b.n	800bed8 <_printf_float+0x94>
 800bf34:	6863      	ldr	r3, [r4, #4]
 800bf36:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800bf3a:	9206      	str	r2, [sp, #24]
 800bf3c:	1c5a      	adds	r2, r3, #1
 800bf3e:	d13f      	bne.n	800bfc0 <_printf_float+0x17c>
 800bf40:	2306      	movs	r3, #6
 800bf42:	6063      	str	r3, [r4, #4]
 800bf44:	9b05      	ldr	r3, [sp, #20]
 800bf46:	6861      	ldr	r1, [r4, #4]
 800bf48:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	9303      	str	r3, [sp, #12]
 800bf50:	ab0a      	add	r3, sp, #40	; 0x28
 800bf52:	e9cd b301 	strd	fp, r3, [sp, #4]
 800bf56:	ab09      	add	r3, sp, #36	; 0x24
 800bf58:	ec49 8b10 	vmov	d0, r8, r9
 800bf5c:	9300      	str	r3, [sp, #0]
 800bf5e:	6022      	str	r2, [r4, #0]
 800bf60:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800bf64:	4628      	mov	r0, r5
 800bf66:	f7ff fecd 	bl	800bd04 <__cvt>
 800bf6a:	9b06      	ldr	r3, [sp, #24]
 800bf6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bf6e:	2b47      	cmp	r3, #71	; 0x47
 800bf70:	4680      	mov	r8, r0
 800bf72:	d108      	bne.n	800bf86 <_printf_float+0x142>
 800bf74:	1cc8      	adds	r0, r1, #3
 800bf76:	db02      	blt.n	800bf7e <_printf_float+0x13a>
 800bf78:	6863      	ldr	r3, [r4, #4]
 800bf7a:	4299      	cmp	r1, r3
 800bf7c:	dd41      	ble.n	800c002 <_printf_float+0x1be>
 800bf7e:	f1ab 0b02 	sub.w	fp, fp, #2
 800bf82:	fa5f fb8b 	uxtb.w	fp, fp
 800bf86:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bf8a:	d820      	bhi.n	800bfce <_printf_float+0x18a>
 800bf8c:	3901      	subs	r1, #1
 800bf8e:	465a      	mov	r2, fp
 800bf90:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bf94:	9109      	str	r1, [sp, #36]	; 0x24
 800bf96:	f7ff ff17 	bl	800bdc8 <__exponent>
 800bf9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bf9c:	1813      	adds	r3, r2, r0
 800bf9e:	2a01      	cmp	r2, #1
 800bfa0:	4681      	mov	r9, r0
 800bfa2:	6123      	str	r3, [r4, #16]
 800bfa4:	dc02      	bgt.n	800bfac <_printf_float+0x168>
 800bfa6:	6822      	ldr	r2, [r4, #0]
 800bfa8:	07d2      	lsls	r2, r2, #31
 800bfaa:	d501      	bpl.n	800bfb0 <_printf_float+0x16c>
 800bfac:	3301      	adds	r3, #1
 800bfae:	6123      	str	r3, [r4, #16]
 800bfb0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d09c      	beq.n	800bef2 <_printf_float+0xae>
 800bfb8:	232d      	movs	r3, #45	; 0x2d
 800bfba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bfbe:	e798      	b.n	800bef2 <_printf_float+0xae>
 800bfc0:	9a06      	ldr	r2, [sp, #24]
 800bfc2:	2a47      	cmp	r2, #71	; 0x47
 800bfc4:	d1be      	bne.n	800bf44 <_printf_float+0x100>
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d1bc      	bne.n	800bf44 <_printf_float+0x100>
 800bfca:	2301      	movs	r3, #1
 800bfcc:	e7b9      	b.n	800bf42 <_printf_float+0xfe>
 800bfce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800bfd2:	d118      	bne.n	800c006 <_printf_float+0x1c2>
 800bfd4:	2900      	cmp	r1, #0
 800bfd6:	6863      	ldr	r3, [r4, #4]
 800bfd8:	dd0b      	ble.n	800bff2 <_printf_float+0x1ae>
 800bfda:	6121      	str	r1, [r4, #16]
 800bfdc:	b913      	cbnz	r3, 800bfe4 <_printf_float+0x1a0>
 800bfde:	6822      	ldr	r2, [r4, #0]
 800bfe0:	07d0      	lsls	r0, r2, #31
 800bfe2:	d502      	bpl.n	800bfea <_printf_float+0x1a6>
 800bfe4:	3301      	adds	r3, #1
 800bfe6:	440b      	add	r3, r1
 800bfe8:	6123      	str	r3, [r4, #16]
 800bfea:	65a1      	str	r1, [r4, #88]	; 0x58
 800bfec:	f04f 0900 	mov.w	r9, #0
 800bff0:	e7de      	b.n	800bfb0 <_printf_float+0x16c>
 800bff2:	b913      	cbnz	r3, 800bffa <_printf_float+0x1b6>
 800bff4:	6822      	ldr	r2, [r4, #0]
 800bff6:	07d2      	lsls	r2, r2, #31
 800bff8:	d501      	bpl.n	800bffe <_printf_float+0x1ba>
 800bffa:	3302      	adds	r3, #2
 800bffc:	e7f4      	b.n	800bfe8 <_printf_float+0x1a4>
 800bffe:	2301      	movs	r3, #1
 800c000:	e7f2      	b.n	800bfe8 <_printf_float+0x1a4>
 800c002:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c006:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c008:	4299      	cmp	r1, r3
 800c00a:	db05      	blt.n	800c018 <_printf_float+0x1d4>
 800c00c:	6823      	ldr	r3, [r4, #0]
 800c00e:	6121      	str	r1, [r4, #16]
 800c010:	07d8      	lsls	r0, r3, #31
 800c012:	d5ea      	bpl.n	800bfea <_printf_float+0x1a6>
 800c014:	1c4b      	adds	r3, r1, #1
 800c016:	e7e7      	b.n	800bfe8 <_printf_float+0x1a4>
 800c018:	2900      	cmp	r1, #0
 800c01a:	bfd4      	ite	le
 800c01c:	f1c1 0202 	rsble	r2, r1, #2
 800c020:	2201      	movgt	r2, #1
 800c022:	4413      	add	r3, r2
 800c024:	e7e0      	b.n	800bfe8 <_printf_float+0x1a4>
 800c026:	6823      	ldr	r3, [r4, #0]
 800c028:	055a      	lsls	r2, r3, #21
 800c02a:	d407      	bmi.n	800c03c <_printf_float+0x1f8>
 800c02c:	6923      	ldr	r3, [r4, #16]
 800c02e:	4642      	mov	r2, r8
 800c030:	4631      	mov	r1, r6
 800c032:	4628      	mov	r0, r5
 800c034:	47b8      	blx	r7
 800c036:	3001      	adds	r0, #1
 800c038:	d12c      	bne.n	800c094 <_printf_float+0x250>
 800c03a:	e764      	b.n	800bf06 <_printf_float+0xc2>
 800c03c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c040:	f240 80e0 	bls.w	800c204 <_printf_float+0x3c0>
 800c044:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c048:	2200      	movs	r2, #0
 800c04a:	2300      	movs	r3, #0
 800c04c:	f7f4 fd44 	bl	8000ad8 <__aeabi_dcmpeq>
 800c050:	2800      	cmp	r0, #0
 800c052:	d034      	beq.n	800c0be <_printf_float+0x27a>
 800c054:	4a37      	ldr	r2, [pc, #220]	; (800c134 <_printf_float+0x2f0>)
 800c056:	2301      	movs	r3, #1
 800c058:	4631      	mov	r1, r6
 800c05a:	4628      	mov	r0, r5
 800c05c:	47b8      	blx	r7
 800c05e:	3001      	adds	r0, #1
 800c060:	f43f af51 	beq.w	800bf06 <_printf_float+0xc2>
 800c064:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c068:	429a      	cmp	r2, r3
 800c06a:	db02      	blt.n	800c072 <_printf_float+0x22e>
 800c06c:	6823      	ldr	r3, [r4, #0]
 800c06e:	07d8      	lsls	r0, r3, #31
 800c070:	d510      	bpl.n	800c094 <_printf_float+0x250>
 800c072:	ee18 3a10 	vmov	r3, s16
 800c076:	4652      	mov	r2, sl
 800c078:	4631      	mov	r1, r6
 800c07a:	4628      	mov	r0, r5
 800c07c:	47b8      	blx	r7
 800c07e:	3001      	adds	r0, #1
 800c080:	f43f af41 	beq.w	800bf06 <_printf_float+0xc2>
 800c084:	f04f 0800 	mov.w	r8, #0
 800c088:	f104 091a 	add.w	r9, r4, #26
 800c08c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c08e:	3b01      	subs	r3, #1
 800c090:	4543      	cmp	r3, r8
 800c092:	dc09      	bgt.n	800c0a8 <_printf_float+0x264>
 800c094:	6823      	ldr	r3, [r4, #0]
 800c096:	079b      	lsls	r3, r3, #30
 800c098:	f100 8105 	bmi.w	800c2a6 <_printf_float+0x462>
 800c09c:	68e0      	ldr	r0, [r4, #12]
 800c09e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0a0:	4298      	cmp	r0, r3
 800c0a2:	bfb8      	it	lt
 800c0a4:	4618      	movlt	r0, r3
 800c0a6:	e730      	b.n	800bf0a <_printf_float+0xc6>
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	464a      	mov	r2, r9
 800c0ac:	4631      	mov	r1, r6
 800c0ae:	4628      	mov	r0, r5
 800c0b0:	47b8      	blx	r7
 800c0b2:	3001      	adds	r0, #1
 800c0b4:	f43f af27 	beq.w	800bf06 <_printf_float+0xc2>
 800c0b8:	f108 0801 	add.w	r8, r8, #1
 800c0bc:	e7e6      	b.n	800c08c <_printf_float+0x248>
 800c0be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	dc39      	bgt.n	800c138 <_printf_float+0x2f4>
 800c0c4:	4a1b      	ldr	r2, [pc, #108]	; (800c134 <_printf_float+0x2f0>)
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	4631      	mov	r1, r6
 800c0ca:	4628      	mov	r0, r5
 800c0cc:	47b8      	blx	r7
 800c0ce:	3001      	adds	r0, #1
 800c0d0:	f43f af19 	beq.w	800bf06 <_printf_float+0xc2>
 800c0d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c0d8:	4313      	orrs	r3, r2
 800c0da:	d102      	bne.n	800c0e2 <_printf_float+0x29e>
 800c0dc:	6823      	ldr	r3, [r4, #0]
 800c0de:	07d9      	lsls	r1, r3, #31
 800c0e0:	d5d8      	bpl.n	800c094 <_printf_float+0x250>
 800c0e2:	ee18 3a10 	vmov	r3, s16
 800c0e6:	4652      	mov	r2, sl
 800c0e8:	4631      	mov	r1, r6
 800c0ea:	4628      	mov	r0, r5
 800c0ec:	47b8      	blx	r7
 800c0ee:	3001      	adds	r0, #1
 800c0f0:	f43f af09 	beq.w	800bf06 <_printf_float+0xc2>
 800c0f4:	f04f 0900 	mov.w	r9, #0
 800c0f8:	f104 0a1a 	add.w	sl, r4, #26
 800c0fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0fe:	425b      	negs	r3, r3
 800c100:	454b      	cmp	r3, r9
 800c102:	dc01      	bgt.n	800c108 <_printf_float+0x2c4>
 800c104:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c106:	e792      	b.n	800c02e <_printf_float+0x1ea>
 800c108:	2301      	movs	r3, #1
 800c10a:	4652      	mov	r2, sl
 800c10c:	4631      	mov	r1, r6
 800c10e:	4628      	mov	r0, r5
 800c110:	47b8      	blx	r7
 800c112:	3001      	adds	r0, #1
 800c114:	f43f aef7 	beq.w	800bf06 <_printf_float+0xc2>
 800c118:	f109 0901 	add.w	r9, r9, #1
 800c11c:	e7ee      	b.n	800c0fc <_printf_float+0x2b8>
 800c11e:	bf00      	nop
 800c120:	7fefffff 	.word	0x7fefffff
 800c124:	080118a0 	.word	0x080118a0
 800c128:	080118a4 	.word	0x080118a4
 800c12c:	080118ac 	.word	0x080118ac
 800c130:	080118a8 	.word	0x080118a8
 800c134:	080118b0 	.word	0x080118b0
 800c138:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c13a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c13c:	429a      	cmp	r2, r3
 800c13e:	bfa8      	it	ge
 800c140:	461a      	movge	r2, r3
 800c142:	2a00      	cmp	r2, #0
 800c144:	4691      	mov	r9, r2
 800c146:	dc37      	bgt.n	800c1b8 <_printf_float+0x374>
 800c148:	f04f 0b00 	mov.w	fp, #0
 800c14c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c150:	f104 021a 	add.w	r2, r4, #26
 800c154:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c156:	9305      	str	r3, [sp, #20]
 800c158:	eba3 0309 	sub.w	r3, r3, r9
 800c15c:	455b      	cmp	r3, fp
 800c15e:	dc33      	bgt.n	800c1c8 <_printf_float+0x384>
 800c160:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c164:	429a      	cmp	r2, r3
 800c166:	db3b      	blt.n	800c1e0 <_printf_float+0x39c>
 800c168:	6823      	ldr	r3, [r4, #0]
 800c16a:	07da      	lsls	r2, r3, #31
 800c16c:	d438      	bmi.n	800c1e0 <_printf_float+0x39c>
 800c16e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c170:	9a05      	ldr	r2, [sp, #20]
 800c172:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c174:	1a9a      	subs	r2, r3, r2
 800c176:	eba3 0901 	sub.w	r9, r3, r1
 800c17a:	4591      	cmp	r9, r2
 800c17c:	bfa8      	it	ge
 800c17e:	4691      	movge	r9, r2
 800c180:	f1b9 0f00 	cmp.w	r9, #0
 800c184:	dc35      	bgt.n	800c1f2 <_printf_float+0x3ae>
 800c186:	f04f 0800 	mov.w	r8, #0
 800c18a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c18e:	f104 0a1a 	add.w	sl, r4, #26
 800c192:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c196:	1a9b      	subs	r3, r3, r2
 800c198:	eba3 0309 	sub.w	r3, r3, r9
 800c19c:	4543      	cmp	r3, r8
 800c19e:	f77f af79 	ble.w	800c094 <_printf_float+0x250>
 800c1a2:	2301      	movs	r3, #1
 800c1a4:	4652      	mov	r2, sl
 800c1a6:	4631      	mov	r1, r6
 800c1a8:	4628      	mov	r0, r5
 800c1aa:	47b8      	blx	r7
 800c1ac:	3001      	adds	r0, #1
 800c1ae:	f43f aeaa 	beq.w	800bf06 <_printf_float+0xc2>
 800c1b2:	f108 0801 	add.w	r8, r8, #1
 800c1b6:	e7ec      	b.n	800c192 <_printf_float+0x34e>
 800c1b8:	4613      	mov	r3, r2
 800c1ba:	4631      	mov	r1, r6
 800c1bc:	4642      	mov	r2, r8
 800c1be:	4628      	mov	r0, r5
 800c1c0:	47b8      	blx	r7
 800c1c2:	3001      	adds	r0, #1
 800c1c4:	d1c0      	bne.n	800c148 <_printf_float+0x304>
 800c1c6:	e69e      	b.n	800bf06 <_printf_float+0xc2>
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	4631      	mov	r1, r6
 800c1cc:	4628      	mov	r0, r5
 800c1ce:	9205      	str	r2, [sp, #20]
 800c1d0:	47b8      	blx	r7
 800c1d2:	3001      	adds	r0, #1
 800c1d4:	f43f ae97 	beq.w	800bf06 <_printf_float+0xc2>
 800c1d8:	9a05      	ldr	r2, [sp, #20]
 800c1da:	f10b 0b01 	add.w	fp, fp, #1
 800c1de:	e7b9      	b.n	800c154 <_printf_float+0x310>
 800c1e0:	ee18 3a10 	vmov	r3, s16
 800c1e4:	4652      	mov	r2, sl
 800c1e6:	4631      	mov	r1, r6
 800c1e8:	4628      	mov	r0, r5
 800c1ea:	47b8      	blx	r7
 800c1ec:	3001      	adds	r0, #1
 800c1ee:	d1be      	bne.n	800c16e <_printf_float+0x32a>
 800c1f0:	e689      	b.n	800bf06 <_printf_float+0xc2>
 800c1f2:	9a05      	ldr	r2, [sp, #20]
 800c1f4:	464b      	mov	r3, r9
 800c1f6:	4442      	add	r2, r8
 800c1f8:	4631      	mov	r1, r6
 800c1fa:	4628      	mov	r0, r5
 800c1fc:	47b8      	blx	r7
 800c1fe:	3001      	adds	r0, #1
 800c200:	d1c1      	bne.n	800c186 <_printf_float+0x342>
 800c202:	e680      	b.n	800bf06 <_printf_float+0xc2>
 800c204:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c206:	2a01      	cmp	r2, #1
 800c208:	dc01      	bgt.n	800c20e <_printf_float+0x3ca>
 800c20a:	07db      	lsls	r3, r3, #31
 800c20c:	d538      	bpl.n	800c280 <_printf_float+0x43c>
 800c20e:	2301      	movs	r3, #1
 800c210:	4642      	mov	r2, r8
 800c212:	4631      	mov	r1, r6
 800c214:	4628      	mov	r0, r5
 800c216:	47b8      	blx	r7
 800c218:	3001      	adds	r0, #1
 800c21a:	f43f ae74 	beq.w	800bf06 <_printf_float+0xc2>
 800c21e:	ee18 3a10 	vmov	r3, s16
 800c222:	4652      	mov	r2, sl
 800c224:	4631      	mov	r1, r6
 800c226:	4628      	mov	r0, r5
 800c228:	47b8      	blx	r7
 800c22a:	3001      	adds	r0, #1
 800c22c:	f43f ae6b 	beq.w	800bf06 <_printf_float+0xc2>
 800c230:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c234:	2200      	movs	r2, #0
 800c236:	2300      	movs	r3, #0
 800c238:	f7f4 fc4e 	bl	8000ad8 <__aeabi_dcmpeq>
 800c23c:	b9d8      	cbnz	r0, 800c276 <_printf_float+0x432>
 800c23e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c240:	f108 0201 	add.w	r2, r8, #1
 800c244:	3b01      	subs	r3, #1
 800c246:	4631      	mov	r1, r6
 800c248:	4628      	mov	r0, r5
 800c24a:	47b8      	blx	r7
 800c24c:	3001      	adds	r0, #1
 800c24e:	d10e      	bne.n	800c26e <_printf_float+0x42a>
 800c250:	e659      	b.n	800bf06 <_printf_float+0xc2>
 800c252:	2301      	movs	r3, #1
 800c254:	4652      	mov	r2, sl
 800c256:	4631      	mov	r1, r6
 800c258:	4628      	mov	r0, r5
 800c25a:	47b8      	blx	r7
 800c25c:	3001      	adds	r0, #1
 800c25e:	f43f ae52 	beq.w	800bf06 <_printf_float+0xc2>
 800c262:	f108 0801 	add.w	r8, r8, #1
 800c266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c268:	3b01      	subs	r3, #1
 800c26a:	4543      	cmp	r3, r8
 800c26c:	dcf1      	bgt.n	800c252 <_printf_float+0x40e>
 800c26e:	464b      	mov	r3, r9
 800c270:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c274:	e6dc      	b.n	800c030 <_printf_float+0x1ec>
 800c276:	f04f 0800 	mov.w	r8, #0
 800c27a:	f104 0a1a 	add.w	sl, r4, #26
 800c27e:	e7f2      	b.n	800c266 <_printf_float+0x422>
 800c280:	2301      	movs	r3, #1
 800c282:	4642      	mov	r2, r8
 800c284:	e7df      	b.n	800c246 <_printf_float+0x402>
 800c286:	2301      	movs	r3, #1
 800c288:	464a      	mov	r2, r9
 800c28a:	4631      	mov	r1, r6
 800c28c:	4628      	mov	r0, r5
 800c28e:	47b8      	blx	r7
 800c290:	3001      	adds	r0, #1
 800c292:	f43f ae38 	beq.w	800bf06 <_printf_float+0xc2>
 800c296:	f108 0801 	add.w	r8, r8, #1
 800c29a:	68e3      	ldr	r3, [r4, #12]
 800c29c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c29e:	1a5b      	subs	r3, r3, r1
 800c2a0:	4543      	cmp	r3, r8
 800c2a2:	dcf0      	bgt.n	800c286 <_printf_float+0x442>
 800c2a4:	e6fa      	b.n	800c09c <_printf_float+0x258>
 800c2a6:	f04f 0800 	mov.w	r8, #0
 800c2aa:	f104 0919 	add.w	r9, r4, #25
 800c2ae:	e7f4      	b.n	800c29a <_printf_float+0x456>

0800c2b0 <_printf_common>:
 800c2b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2b4:	4616      	mov	r6, r2
 800c2b6:	4699      	mov	r9, r3
 800c2b8:	688a      	ldr	r2, [r1, #8]
 800c2ba:	690b      	ldr	r3, [r1, #16]
 800c2bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c2c0:	4293      	cmp	r3, r2
 800c2c2:	bfb8      	it	lt
 800c2c4:	4613      	movlt	r3, r2
 800c2c6:	6033      	str	r3, [r6, #0]
 800c2c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c2cc:	4607      	mov	r7, r0
 800c2ce:	460c      	mov	r4, r1
 800c2d0:	b10a      	cbz	r2, 800c2d6 <_printf_common+0x26>
 800c2d2:	3301      	adds	r3, #1
 800c2d4:	6033      	str	r3, [r6, #0]
 800c2d6:	6823      	ldr	r3, [r4, #0]
 800c2d8:	0699      	lsls	r1, r3, #26
 800c2da:	bf42      	ittt	mi
 800c2dc:	6833      	ldrmi	r3, [r6, #0]
 800c2de:	3302      	addmi	r3, #2
 800c2e0:	6033      	strmi	r3, [r6, #0]
 800c2e2:	6825      	ldr	r5, [r4, #0]
 800c2e4:	f015 0506 	ands.w	r5, r5, #6
 800c2e8:	d106      	bne.n	800c2f8 <_printf_common+0x48>
 800c2ea:	f104 0a19 	add.w	sl, r4, #25
 800c2ee:	68e3      	ldr	r3, [r4, #12]
 800c2f0:	6832      	ldr	r2, [r6, #0]
 800c2f2:	1a9b      	subs	r3, r3, r2
 800c2f4:	42ab      	cmp	r3, r5
 800c2f6:	dc26      	bgt.n	800c346 <_printf_common+0x96>
 800c2f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c2fc:	1e13      	subs	r3, r2, #0
 800c2fe:	6822      	ldr	r2, [r4, #0]
 800c300:	bf18      	it	ne
 800c302:	2301      	movne	r3, #1
 800c304:	0692      	lsls	r2, r2, #26
 800c306:	d42b      	bmi.n	800c360 <_printf_common+0xb0>
 800c308:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c30c:	4649      	mov	r1, r9
 800c30e:	4638      	mov	r0, r7
 800c310:	47c0      	blx	r8
 800c312:	3001      	adds	r0, #1
 800c314:	d01e      	beq.n	800c354 <_printf_common+0xa4>
 800c316:	6823      	ldr	r3, [r4, #0]
 800c318:	68e5      	ldr	r5, [r4, #12]
 800c31a:	6832      	ldr	r2, [r6, #0]
 800c31c:	f003 0306 	and.w	r3, r3, #6
 800c320:	2b04      	cmp	r3, #4
 800c322:	bf08      	it	eq
 800c324:	1aad      	subeq	r5, r5, r2
 800c326:	68a3      	ldr	r3, [r4, #8]
 800c328:	6922      	ldr	r2, [r4, #16]
 800c32a:	bf0c      	ite	eq
 800c32c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c330:	2500      	movne	r5, #0
 800c332:	4293      	cmp	r3, r2
 800c334:	bfc4      	itt	gt
 800c336:	1a9b      	subgt	r3, r3, r2
 800c338:	18ed      	addgt	r5, r5, r3
 800c33a:	2600      	movs	r6, #0
 800c33c:	341a      	adds	r4, #26
 800c33e:	42b5      	cmp	r5, r6
 800c340:	d11a      	bne.n	800c378 <_printf_common+0xc8>
 800c342:	2000      	movs	r0, #0
 800c344:	e008      	b.n	800c358 <_printf_common+0xa8>
 800c346:	2301      	movs	r3, #1
 800c348:	4652      	mov	r2, sl
 800c34a:	4649      	mov	r1, r9
 800c34c:	4638      	mov	r0, r7
 800c34e:	47c0      	blx	r8
 800c350:	3001      	adds	r0, #1
 800c352:	d103      	bne.n	800c35c <_printf_common+0xac>
 800c354:	f04f 30ff 	mov.w	r0, #4294967295
 800c358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c35c:	3501      	adds	r5, #1
 800c35e:	e7c6      	b.n	800c2ee <_printf_common+0x3e>
 800c360:	18e1      	adds	r1, r4, r3
 800c362:	1c5a      	adds	r2, r3, #1
 800c364:	2030      	movs	r0, #48	; 0x30
 800c366:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c36a:	4422      	add	r2, r4
 800c36c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c370:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c374:	3302      	adds	r3, #2
 800c376:	e7c7      	b.n	800c308 <_printf_common+0x58>
 800c378:	2301      	movs	r3, #1
 800c37a:	4622      	mov	r2, r4
 800c37c:	4649      	mov	r1, r9
 800c37e:	4638      	mov	r0, r7
 800c380:	47c0      	blx	r8
 800c382:	3001      	adds	r0, #1
 800c384:	d0e6      	beq.n	800c354 <_printf_common+0xa4>
 800c386:	3601      	adds	r6, #1
 800c388:	e7d9      	b.n	800c33e <_printf_common+0x8e>
	...

0800c38c <_printf_i>:
 800c38c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c390:	7e0f      	ldrb	r7, [r1, #24]
 800c392:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c394:	2f78      	cmp	r7, #120	; 0x78
 800c396:	4691      	mov	r9, r2
 800c398:	4680      	mov	r8, r0
 800c39a:	460c      	mov	r4, r1
 800c39c:	469a      	mov	sl, r3
 800c39e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c3a2:	d807      	bhi.n	800c3b4 <_printf_i+0x28>
 800c3a4:	2f62      	cmp	r7, #98	; 0x62
 800c3a6:	d80a      	bhi.n	800c3be <_printf_i+0x32>
 800c3a8:	2f00      	cmp	r7, #0
 800c3aa:	f000 80d8 	beq.w	800c55e <_printf_i+0x1d2>
 800c3ae:	2f58      	cmp	r7, #88	; 0x58
 800c3b0:	f000 80a3 	beq.w	800c4fa <_printf_i+0x16e>
 800c3b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c3b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c3bc:	e03a      	b.n	800c434 <_printf_i+0xa8>
 800c3be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c3c2:	2b15      	cmp	r3, #21
 800c3c4:	d8f6      	bhi.n	800c3b4 <_printf_i+0x28>
 800c3c6:	a101      	add	r1, pc, #4	; (adr r1, 800c3cc <_printf_i+0x40>)
 800c3c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c3cc:	0800c425 	.word	0x0800c425
 800c3d0:	0800c439 	.word	0x0800c439
 800c3d4:	0800c3b5 	.word	0x0800c3b5
 800c3d8:	0800c3b5 	.word	0x0800c3b5
 800c3dc:	0800c3b5 	.word	0x0800c3b5
 800c3e0:	0800c3b5 	.word	0x0800c3b5
 800c3e4:	0800c439 	.word	0x0800c439
 800c3e8:	0800c3b5 	.word	0x0800c3b5
 800c3ec:	0800c3b5 	.word	0x0800c3b5
 800c3f0:	0800c3b5 	.word	0x0800c3b5
 800c3f4:	0800c3b5 	.word	0x0800c3b5
 800c3f8:	0800c545 	.word	0x0800c545
 800c3fc:	0800c469 	.word	0x0800c469
 800c400:	0800c527 	.word	0x0800c527
 800c404:	0800c3b5 	.word	0x0800c3b5
 800c408:	0800c3b5 	.word	0x0800c3b5
 800c40c:	0800c567 	.word	0x0800c567
 800c410:	0800c3b5 	.word	0x0800c3b5
 800c414:	0800c469 	.word	0x0800c469
 800c418:	0800c3b5 	.word	0x0800c3b5
 800c41c:	0800c3b5 	.word	0x0800c3b5
 800c420:	0800c52f 	.word	0x0800c52f
 800c424:	682b      	ldr	r3, [r5, #0]
 800c426:	1d1a      	adds	r2, r3, #4
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	602a      	str	r2, [r5, #0]
 800c42c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c430:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c434:	2301      	movs	r3, #1
 800c436:	e0a3      	b.n	800c580 <_printf_i+0x1f4>
 800c438:	6820      	ldr	r0, [r4, #0]
 800c43a:	6829      	ldr	r1, [r5, #0]
 800c43c:	0606      	lsls	r6, r0, #24
 800c43e:	f101 0304 	add.w	r3, r1, #4
 800c442:	d50a      	bpl.n	800c45a <_printf_i+0xce>
 800c444:	680e      	ldr	r6, [r1, #0]
 800c446:	602b      	str	r3, [r5, #0]
 800c448:	2e00      	cmp	r6, #0
 800c44a:	da03      	bge.n	800c454 <_printf_i+0xc8>
 800c44c:	232d      	movs	r3, #45	; 0x2d
 800c44e:	4276      	negs	r6, r6
 800c450:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c454:	485e      	ldr	r0, [pc, #376]	; (800c5d0 <_printf_i+0x244>)
 800c456:	230a      	movs	r3, #10
 800c458:	e019      	b.n	800c48e <_printf_i+0x102>
 800c45a:	680e      	ldr	r6, [r1, #0]
 800c45c:	602b      	str	r3, [r5, #0]
 800c45e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c462:	bf18      	it	ne
 800c464:	b236      	sxthne	r6, r6
 800c466:	e7ef      	b.n	800c448 <_printf_i+0xbc>
 800c468:	682b      	ldr	r3, [r5, #0]
 800c46a:	6820      	ldr	r0, [r4, #0]
 800c46c:	1d19      	adds	r1, r3, #4
 800c46e:	6029      	str	r1, [r5, #0]
 800c470:	0601      	lsls	r1, r0, #24
 800c472:	d501      	bpl.n	800c478 <_printf_i+0xec>
 800c474:	681e      	ldr	r6, [r3, #0]
 800c476:	e002      	b.n	800c47e <_printf_i+0xf2>
 800c478:	0646      	lsls	r6, r0, #25
 800c47a:	d5fb      	bpl.n	800c474 <_printf_i+0xe8>
 800c47c:	881e      	ldrh	r6, [r3, #0]
 800c47e:	4854      	ldr	r0, [pc, #336]	; (800c5d0 <_printf_i+0x244>)
 800c480:	2f6f      	cmp	r7, #111	; 0x6f
 800c482:	bf0c      	ite	eq
 800c484:	2308      	moveq	r3, #8
 800c486:	230a      	movne	r3, #10
 800c488:	2100      	movs	r1, #0
 800c48a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c48e:	6865      	ldr	r5, [r4, #4]
 800c490:	60a5      	str	r5, [r4, #8]
 800c492:	2d00      	cmp	r5, #0
 800c494:	bfa2      	ittt	ge
 800c496:	6821      	ldrge	r1, [r4, #0]
 800c498:	f021 0104 	bicge.w	r1, r1, #4
 800c49c:	6021      	strge	r1, [r4, #0]
 800c49e:	b90e      	cbnz	r6, 800c4a4 <_printf_i+0x118>
 800c4a0:	2d00      	cmp	r5, #0
 800c4a2:	d04d      	beq.n	800c540 <_printf_i+0x1b4>
 800c4a4:	4615      	mov	r5, r2
 800c4a6:	fbb6 f1f3 	udiv	r1, r6, r3
 800c4aa:	fb03 6711 	mls	r7, r3, r1, r6
 800c4ae:	5dc7      	ldrb	r7, [r0, r7]
 800c4b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c4b4:	4637      	mov	r7, r6
 800c4b6:	42bb      	cmp	r3, r7
 800c4b8:	460e      	mov	r6, r1
 800c4ba:	d9f4      	bls.n	800c4a6 <_printf_i+0x11a>
 800c4bc:	2b08      	cmp	r3, #8
 800c4be:	d10b      	bne.n	800c4d8 <_printf_i+0x14c>
 800c4c0:	6823      	ldr	r3, [r4, #0]
 800c4c2:	07de      	lsls	r6, r3, #31
 800c4c4:	d508      	bpl.n	800c4d8 <_printf_i+0x14c>
 800c4c6:	6923      	ldr	r3, [r4, #16]
 800c4c8:	6861      	ldr	r1, [r4, #4]
 800c4ca:	4299      	cmp	r1, r3
 800c4cc:	bfde      	ittt	le
 800c4ce:	2330      	movle	r3, #48	; 0x30
 800c4d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c4d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c4d8:	1b52      	subs	r2, r2, r5
 800c4da:	6122      	str	r2, [r4, #16]
 800c4dc:	f8cd a000 	str.w	sl, [sp]
 800c4e0:	464b      	mov	r3, r9
 800c4e2:	aa03      	add	r2, sp, #12
 800c4e4:	4621      	mov	r1, r4
 800c4e6:	4640      	mov	r0, r8
 800c4e8:	f7ff fee2 	bl	800c2b0 <_printf_common>
 800c4ec:	3001      	adds	r0, #1
 800c4ee:	d14c      	bne.n	800c58a <_printf_i+0x1fe>
 800c4f0:	f04f 30ff 	mov.w	r0, #4294967295
 800c4f4:	b004      	add	sp, #16
 800c4f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4fa:	4835      	ldr	r0, [pc, #212]	; (800c5d0 <_printf_i+0x244>)
 800c4fc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c500:	6829      	ldr	r1, [r5, #0]
 800c502:	6823      	ldr	r3, [r4, #0]
 800c504:	f851 6b04 	ldr.w	r6, [r1], #4
 800c508:	6029      	str	r1, [r5, #0]
 800c50a:	061d      	lsls	r5, r3, #24
 800c50c:	d514      	bpl.n	800c538 <_printf_i+0x1ac>
 800c50e:	07df      	lsls	r7, r3, #31
 800c510:	bf44      	itt	mi
 800c512:	f043 0320 	orrmi.w	r3, r3, #32
 800c516:	6023      	strmi	r3, [r4, #0]
 800c518:	b91e      	cbnz	r6, 800c522 <_printf_i+0x196>
 800c51a:	6823      	ldr	r3, [r4, #0]
 800c51c:	f023 0320 	bic.w	r3, r3, #32
 800c520:	6023      	str	r3, [r4, #0]
 800c522:	2310      	movs	r3, #16
 800c524:	e7b0      	b.n	800c488 <_printf_i+0xfc>
 800c526:	6823      	ldr	r3, [r4, #0]
 800c528:	f043 0320 	orr.w	r3, r3, #32
 800c52c:	6023      	str	r3, [r4, #0]
 800c52e:	2378      	movs	r3, #120	; 0x78
 800c530:	4828      	ldr	r0, [pc, #160]	; (800c5d4 <_printf_i+0x248>)
 800c532:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c536:	e7e3      	b.n	800c500 <_printf_i+0x174>
 800c538:	0659      	lsls	r1, r3, #25
 800c53a:	bf48      	it	mi
 800c53c:	b2b6      	uxthmi	r6, r6
 800c53e:	e7e6      	b.n	800c50e <_printf_i+0x182>
 800c540:	4615      	mov	r5, r2
 800c542:	e7bb      	b.n	800c4bc <_printf_i+0x130>
 800c544:	682b      	ldr	r3, [r5, #0]
 800c546:	6826      	ldr	r6, [r4, #0]
 800c548:	6961      	ldr	r1, [r4, #20]
 800c54a:	1d18      	adds	r0, r3, #4
 800c54c:	6028      	str	r0, [r5, #0]
 800c54e:	0635      	lsls	r5, r6, #24
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	d501      	bpl.n	800c558 <_printf_i+0x1cc>
 800c554:	6019      	str	r1, [r3, #0]
 800c556:	e002      	b.n	800c55e <_printf_i+0x1d2>
 800c558:	0670      	lsls	r0, r6, #25
 800c55a:	d5fb      	bpl.n	800c554 <_printf_i+0x1c8>
 800c55c:	8019      	strh	r1, [r3, #0]
 800c55e:	2300      	movs	r3, #0
 800c560:	6123      	str	r3, [r4, #16]
 800c562:	4615      	mov	r5, r2
 800c564:	e7ba      	b.n	800c4dc <_printf_i+0x150>
 800c566:	682b      	ldr	r3, [r5, #0]
 800c568:	1d1a      	adds	r2, r3, #4
 800c56a:	602a      	str	r2, [r5, #0]
 800c56c:	681d      	ldr	r5, [r3, #0]
 800c56e:	6862      	ldr	r2, [r4, #4]
 800c570:	2100      	movs	r1, #0
 800c572:	4628      	mov	r0, r5
 800c574:	f7f3 fe3c 	bl	80001f0 <memchr>
 800c578:	b108      	cbz	r0, 800c57e <_printf_i+0x1f2>
 800c57a:	1b40      	subs	r0, r0, r5
 800c57c:	6060      	str	r0, [r4, #4]
 800c57e:	6863      	ldr	r3, [r4, #4]
 800c580:	6123      	str	r3, [r4, #16]
 800c582:	2300      	movs	r3, #0
 800c584:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c588:	e7a8      	b.n	800c4dc <_printf_i+0x150>
 800c58a:	6923      	ldr	r3, [r4, #16]
 800c58c:	462a      	mov	r2, r5
 800c58e:	4649      	mov	r1, r9
 800c590:	4640      	mov	r0, r8
 800c592:	47d0      	blx	sl
 800c594:	3001      	adds	r0, #1
 800c596:	d0ab      	beq.n	800c4f0 <_printf_i+0x164>
 800c598:	6823      	ldr	r3, [r4, #0]
 800c59a:	079b      	lsls	r3, r3, #30
 800c59c:	d413      	bmi.n	800c5c6 <_printf_i+0x23a>
 800c59e:	68e0      	ldr	r0, [r4, #12]
 800c5a0:	9b03      	ldr	r3, [sp, #12]
 800c5a2:	4298      	cmp	r0, r3
 800c5a4:	bfb8      	it	lt
 800c5a6:	4618      	movlt	r0, r3
 800c5a8:	e7a4      	b.n	800c4f4 <_printf_i+0x168>
 800c5aa:	2301      	movs	r3, #1
 800c5ac:	4632      	mov	r2, r6
 800c5ae:	4649      	mov	r1, r9
 800c5b0:	4640      	mov	r0, r8
 800c5b2:	47d0      	blx	sl
 800c5b4:	3001      	adds	r0, #1
 800c5b6:	d09b      	beq.n	800c4f0 <_printf_i+0x164>
 800c5b8:	3501      	adds	r5, #1
 800c5ba:	68e3      	ldr	r3, [r4, #12]
 800c5bc:	9903      	ldr	r1, [sp, #12]
 800c5be:	1a5b      	subs	r3, r3, r1
 800c5c0:	42ab      	cmp	r3, r5
 800c5c2:	dcf2      	bgt.n	800c5aa <_printf_i+0x21e>
 800c5c4:	e7eb      	b.n	800c59e <_printf_i+0x212>
 800c5c6:	2500      	movs	r5, #0
 800c5c8:	f104 0619 	add.w	r6, r4, #25
 800c5cc:	e7f5      	b.n	800c5ba <_printf_i+0x22e>
 800c5ce:	bf00      	nop
 800c5d0:	080118b2 	.word	0x080118b2
 800c5d4:	080118c3 	.word	0x080118c3

0800c5d8 <_scanf_float>:
 800c5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5dc:	b087      	sub	sp, #28
 800c5de:	4617      	mov	r7, r2
 800c5e0:	9303      	str	r3, [sp, #12]
 800c5e2:	688b      	ldr	r3, [r1, #8]
 800c5e4:	1e5a      	subs	r2, r3, #1
 800c5e6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c5ea:	bf83      	ittte	hi
 800c5ec:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c5f0:	195b      	addhi	r3, r3, r5
 800c5f2:	9302      	strhi	r3, [sp, #8]
 800c5f4:	2300      	movls	r3, #0
 800c5f6:	bf86      	itte	hi
 800c5f8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c5fc:	608b      	strhi	r3, [r1, #8]
 800c5fe:	9302      	strls	r3, [sp, #8]
 800c600:	680b      	ldr	r3, [r1, #0]
 800c602:	468b      	mov	fp, r1
 800c604:	2500      	movs	r5, #0
 800c606:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800c60a:	f84b 3b1c 	str.w	r3, [fp], #28
 800c60e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c612:	4680      	mov	r8, r0
 800c614:	460c      	mov	r4, r1
 800c616:	465e      	mov	r6, fp
 800c618:	46aa      	mov	sl, r5
 800c61a:	46a9      	mov	r9, r5
 800c61c:	9501      	str	r5, [sp, #4]
 800c61e:	68a2      	ldr	r2, [r4, #8]
 800c620:	b152      	cbz	r2, 800c638 <_scanf_float+0x60>
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	781b      	ldrb	r3, [r3, #0]
 800c626:	2b4e      	cmp	r3, #78	; 0x4e
 800c628:	d864      	bhi.n	800c6f4 <_scanf_float+0x11c>
 800c62a:	2b40      	cmp	r3, #64	; 0x40
 800c62c:	d83c      	bhi.n	800c6a8 <_scanf_float+0xd0>
 800c62e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800c632:	b2c8      	uxtb	r0, r1
 800c634:	280e      	cmp	r0, #14
 800c636:	d93a      	bls.n	800c6ae <_scanf_float+0xd6>
 800c638:	f1b9 0f00 	cmp.w	r9, #0
 800c63c:	d003      	beq.n	800c646 <_scanf_float+0x6e>
 800c63e:	6823      	ldr	r3, [r4, #0]
 800c640:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c644:	6023      	str	r3, [r4, #0]
 800c646:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c64a:	f1ba 0f01 	cmp.w	sl, #1
 800c64e:	f200 8113 	bhi.w	800c878 <_scanf_float+0x2a0>
 800c652:	455e      	cmp	r6, fp
 800c654:	f200 8105 	bhi.w	800c862 <_scanf_float+0x28a>
 800c658:	2501      	movs	r5, #1
 800c65a:	4628      	mov	r0, r5
 800c65c:	b007      	add	sp, #28
 800c65e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c662:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800c666:	2a0d      	cmp	r2, #13
 800c668:	d8e6      	bhi.n	800c638 <_scanf_float+0x60>
 800c66a:	a101      	add	r1, pc, #4	; (adr r1, 800c670 <_scanf_float+0x98>)
 800c66c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c670:	0800c7af 	.word	0x0800c7af
 800c674:	0800c639 	.word	0x0800c639
 800c678:	0800c639 	.word	0x0800c639
 800c67c:	0800c639 	.word	0x0800c639
 800c680:	0800c80f 	.word	0x0800c80f
 800c684:	0800c7e7 	.word	0x0800c7e7
 800c688:	0800c639 	.word	0x0800c639
 800c68c:	0800c639 	.word	0x0800c639
 800c690:	0800c7bd 	.word	0x0800c7bd
 800c694:	0800c639 	.word	0x0800c639
 800c698:	0800c639 	.word	0x0800c639
 800c69c:	0800c639 	.word	0x0800c639
 800c6a0:	0800c639 	.word	0x0800c639
 800c6a4:	0800c775 	.word	0x0800c775
 800c6a8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800c6ac:	e7db      	b.n	800c666 <_scanf_float+0x8e>
 800c6ae:	290e      	cmp	r1, #14
 800c6b0:	d8c2      	bhi.n	800c638 <_scanf_float+0x60>
 800c6b2:	a001      	add	r0, pc, #4	; (adr r0, 800c6b8 <_scanf_float+0xe0>)
 800c6b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c6b8:	0800c767 	.word	0x0800c767
 800c6bc:	0800c639 	.word	0x0800c639
 800c6c0:	0800c767 	.word	0x0800c767
 800c6c4:	0800c7fb 	.word	0x0800c7fb
 800c6c8:	0800c639 	.word	0x0800c639
 800c6cc:	0800c715 	.word	0x0800c715
 800c6d0:	0800c751 	.word	0x0800c751
 800c6d4:	0800c751 	.word	0x0800c751
 800c6d8:	0800c751 	.word	0x0800c751
 800c6dc:	0800c751 	.word	0x0800c751
 800c6e0:	0800c751 	.word	0x0800c751
 800c6e4:	0800c751 	.word	0x0800c751
 800c6e8:	0800c751 	.word	0x0800c751
 800c6ec:	0800c751 	.word	0x0800c751
 800c6f0:	0800c751 	.word	0x0800c751
 800c6f4:	2b6e      	cmp	r3, #110	; 0x6e
 800c6f6:	d809      	bhi.n	800c70c <_scanf_float+0x134>
 800c6f8:	2b60      	cmp	r3, #96	; 0x60
 800c6fa:	d8b2      	bhi.n	800c662 <_scanf_float+0x8a>
 800c6fc:	2b54      	cmp	r3, #84	; 0x54
 800c6fe:	d077      	beq.n	800c7f0 <_scanf_float+0x218>
 800c700:	2b59      	cmp	r3, #89	; 0x59
 800c702:	d199      	bne.n	800c638 <_scanf_float+0x60>
 800c704:	2d07      	cmp	r5, #7
 800c706:	d197      	bne.n	800c638 <_scanf_float+0x60>
 800c708:	2508      	movs	r5, #8
 800c70a:	e029      	b.n	800c760 <_scanf_float+0x188>
 800c70c:	2b74      	cmp	r3, #116	; 0x74
 800c70e:	d06f      	beq.n	800c7f0 <_scanf_float+0x218>
 800c710:	2b79      	cmp	r3, #121	; 0x79
 800c712:	e7f6      	b.n	800c702 <_scanf_float+0x12a>
 800c714:	6821      	ldr	r1, [r4, #0]
 800c716:	05c8      	lsls	r0, r1, #23
 800c718:	d51a      	bpl.n	800c750 <_scanf_float+0x178>
 800c71a:	9b02      	ldr	r3, [sp, #8]
 800c71c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800c720:	6021      	str	r1, [r4, #0]
 800c722:	f109 0901 	add.w	r9, r9, #1
 800c726:	b11b      	cbz	r3, 800c730 <_scanf_float+0x158>
 800c728:	3b01      	subs	r3, #1
 800c72a:	3201      	adds	r2, #1
 800c72c:	9302      	str	r3, [sp, #8]
 800c72e:	60a2      	str	r2, [r4, #8]
 800c730:	68a3      	ldr	r3, [r4, #8]
 800c732:	3b01      	subs	r3, #1
 800c734:	60a3      	str	r3, [r4, #8]
 800c736:	6923      	ldr	r3, [r4, #16]
 800c738:	3301      	adds	r3, #1
 800c73a:	6123      	str	r3, [r4, #16]
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	3b01      	subs	r3, #1
 800c740:	2b00      	cmp	r3, #0
 800c742:	607b      	str	r3, [r7, #4]
 800c744:	f340 8084 	ble.w	800c850 <_scanf_float+0x278>
 800c748:	683b      	ldr	r3, [r7, #0]
 800c74a:	3301      	adds	r3, #1
 800c74c:	603b      	str	r3, [r7, #0]
 800c74e:	e766      	b.n	800c61e <_scanf_float+0x46>
 800c750:	eb1a 0f05 	cmn.w	sl, r5
 800c754:	f47f af70 	bne.w	800c638 <_scanf_float+0x60>
 800c758:	6822      	ldr	r2, [r4, #0]
 800c75a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800c75e:	6022      	str	r2, [r4, #0]
 800c760:	f806 3b01 	strb.w	r3, [r6], #1
 800c764:	e7e4      	b.n	800c730 <_scanf_float+0x158>
 800c766:	6822      	ldr	r2, [r4, #0]
 800c768:	0610      	lsls	r0, r2, #24
 800c76a:	f57f af65 	bpl.w	800c638 <_scanf_float+0x60>
 800c76e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c772:	e7f4      	b.n	800c75e <_scanf_float+0x186>
 800c774:	f1ba 0f00 	cmp.w	sl, #0
 800c778:	d10e      	bne.n	800c798 <_scanf_float+0x1c0>
 800c77a:	f1b9 0f00 	cmp.w	r9, #0
 800c77e:	d10e      	bne.n	800c79e <_scanf_float+0x1c6>
 800c780:	6822      	ldr	r2, [r4, #0]
 800c782:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c786:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c78a:	d108      	bne.n	800c79e <_scanf_float+0x1c6>
 800c78c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c790:	6022      	str	r2, [r4, #0]
 800c792:	f04f 0a01 	mov.w	sl, #1
 800c796:	e7e3      	b.n	800c760 <_scanf_float+0x188>
 800c798:	f1ba 0f02 	cmp.w	sl, #2
 800c79c:	d055      	beq.n	800c84a <_scanf_float+0x272>
 800c79e:	2d01      	cmp	r5, #1
 800c7a0:	d002      	beq.n	800c7a8 <_scanf_float+0x1d0>
 800c7a2:	2d04      	cmp	r5, #4
 800c7a4:	f47f af48 	bne.w	800c638 <_scanf_float+0x60>
 800c7a8:	3501      	adds	r5, #1
 800c7aa:	b2ed      	uxtb	r5, r5
 800c7ac:	e7d8      	b.n	800c760 <_scanf_float+0x188>
 800c7ae:	f1ba 0f01 	cmp.w	sl, #1
 800c7b2:	f47f af41 	bne.w	800c638 <_scanf_float+0x60>
 800c7b6:	f04f 0a02 	mov.w	sl, #2
 800c7ba:	e7d1      	b.n	800c760 <_scanf_float+0x188>
 800c7bc:	b97d      	cbnz	r5, 800c7de <_scanf_float+0x206>
 800c7be:	f1b9 0f00 	cmp.w	r9, #0
 800c7c2:	f47f af3c 	bne.w	800c63e <_scanf_float+0x66>
 800c7c6:	6822      	ldr	r2, [r4, #0]
 800c7c8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c7cc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c7d0:	f47f af39 	bne.w	800c646 <_scanf_float+0x6e>
 800c7d4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c7d8:	6022      	str	r2, [r4, #0]
 800c7da:	2501      	movs	r5, #1
 800c7dc:	e7c0      	b.n	800c760 <_scanf_float+0x188>
 800c7de:	2d03      	cmp	r5, #3
 800c7e0:	d0e2      	beq.n	800c7a8 <_scanf_float+0x1d0>
 800c7e2:	2d05      	cmp	r5, #5
 800c7e4:	e7de      	b.n	800c7a4 <_scanf_float+0x1cc>
 800c7e6:	2d02      	cmp	r5, #2
 800c7e8:	f47f af26 	bne.w	800c638 <_scanf_float+0x60>
 800c7ec:	2503      	movs	r5, #3
 800c7ee:	e7b7      	b.n	800c760 <_scanf_float+0x188>
 800c7f0:	2d06      	cmp	r5, #6
 800c7f2:	f47f af21 	bne.w	800c638 <_scanf_float+0x60>
 800c7f6:	2507      	movs	r5, #7
 800c7f8:	e7b2      	b.n	800c760 <_scanf_float+0x188>
 800c7fa:	6822      	ldr	r2, [r4, #0]
 800c7fc:	0591      	lsls	r1, r2, #22
 800c7fe:	f57f af1b 	bpl.w	800c638 <_scanf_float+0x60>
 800c802:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800c806:	6022      	str	r2, [r4, #0]
 800c808:	f8cd 9004 	str.w	r9, [sp, #4]
 800c80c:	e7a8      	b.n	800c760 <_scanf_float+0x188>
 800c80e:	6822      	ldr	r2, [r4, #0]
 800c810:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800c814:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c818:	d006      	beq.n	800c828 <_scanf_float+0x250>
 800c81a:	0550      	lsls	r0, r2, #21
 800c81c:	f57f af0c 	bpl.w	800c638 <_scanf_float+0x60>
 800c820:	f1b9 0f00 	cmp.w	r9, #0
 800c824:	f43f af0f 	beq.w	800c646 <_scanf_float+0x6e>
 800c828:	0591      	lsls	r1, r2, #22
 800c82a:	bf58      	it	pl
 800c82c:	9901      	ldrpl	r1, [sp, #4]
 800c82e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c832:	bf58      	it	pl
 800c834:	eba9 0101 	subpl.w	r1, r9, r1
 800c838:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800c83c:	bf58      	it	pl
 800c83e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c842:	6022      	str	r2, [r4, #0]
 800c844:	f04f 0900 	mov.w	r9, #0
 800c848:	e78a      	b.n	800c760 <_scanf_float+0x188>
 800c84a:	f04f 0a03 	mov.w	sl, #3
 800c84e:	e787      	b.n	800c760 <_scanf_float+0x188>
 800c850:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c854:	4639      	mov	r1, r7
 800c856:	4640      	mov	r0, r8
 800c858:	4798      	blx	r3
 800c85a:	2800      	cmp	r0, #0
 800c85c:	f43f aedf 	beq.w	800c61e <_scanf_float+0x46>
 800c860:	e6ea      	b.n	800c638 <_scanf_float+0x60>
 800c862:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c866:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c86a:	463a      	mov	r2, r7
 800c86c:	4640      	mov	r0, r8
 800c86e:	4798      	blx	r3
 800c870:	6923      	ldr	r3, [r4, #16]
 800c872:	3b01      	subs	r3, #1
 800c874:	6123      	str	r3, [r4, #16]
 800c876:	e6ec      	b.n	800c652 <_scanf_float+0x7a>
 800c878:	1e6b      	subs	r3, r5, #1
 800c87a:	2b06      	cmp	r3, #6
 800c87c:	d825      	bhi.n	800c8ca <_scanf_float+0x2f2>
 800c87e:	2d02      	cmp	r5, #2
 800c880:	d836      	bhi.n	800c8f0 <_scanf_float+0x318>
 800c882:	455e      	cmp	r6, fp
 800c884:	f67f aee8 	bls.w	800c658 <_scanf_float+0x80>
 800c888:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c88c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c890:	463a      	mov	r2, r7
 800c892:	4640      	mov	r0, r8
 800c894:	4798      	blx	r3
 800c896:	6923      	ldr	r3, [r4, #16]
 800c898:	3b01      	subs	r3, #1
 800c89a:	6123      	str	r3, [r4, #16]
 800c89c:	e7f1      	b.n	800c882 <_scanf_float+0x2aa>
 800c89e:	9802      	ldr	r0, [sp, #8]
 800c8a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c8a4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800c8a8:	9002      	str	r0, [sp, #8]
 800c8aa:	463a      	mov	r2, r7
 800c8ac:	4640      	mov	r0, r8
 800c8ae:	4798      	blx	r3
 800c8b0:	6923      	ldr	r3, [r4, #16]
 800c8b2:	3b01      	subs	r3, #1
 800c8b4:	6123      	str	r3, [r4, #16]
 800c8b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c8ba:	fa5f fa8a 	uxtb.w	sl, sl
 800c8be:	f1ba 0f02 	cmp.w	sl, #2
 800c8c2:	d1ec      	bne.n	800c89e <_scanf_float+0x2c6>
 800c8c4:	3d03      	subs	r5, #3
 800c8c6:	b2ed      	uxtb	r5, r5
 800c8c8:	1b76      	subs	r6, r6, r5
 800c8ca:	6823      	ldr	r3, [r4, #0]
 800c8cc:	05da      	lsls	r2, r3, #23
 800c8ce:	d52f      	bpl.n	800c930 <_scanf_float+0x358>
 800c8d0:	055b      	lsls	r3, r3, #21
 800c8d2:	d510      	bpl.n	800c8f6 <_scanf_float+0x31e>
 800c8d4:	455e      	cmp	r6, fp
 800c8d6:	f67f aebf 	bls.w	800c658 <_scanf_float+0x80>
 800c8da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c8de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c8e2:	463a      	mov	r2, r7
 800c8e4:	4640      	mov	r0, r8
 800c8e6:	4798      	blx	r3
 800c8e8:	6923      	ldr	r3, [r4, #16]
 800c8ea:	3b01      	subs	r3, #1
 800c8ec:	6123      	str	r3, [r4, #16]
 800c8ee:	e7f1      	b.n	800c8d4 <_scanf_float+0x2fc>
 800c8f0:	46aa      	mov	sl, r5
 800c8f2:	9602      	str	r6, [sp, #8]
 800c8f4:	e7df      	b.n	800c8b6 <_scanf_float+0x2de>
 800c8f6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c8fa:	6923      	ldr	r3, [r4, #16]
 800c8fc:	2965      	cmp	r1, #101	; 0x65
 800c8fe:	f103 33ff 	add.w	r3, r3, #4294967295
 800c902:	f106 35ff 	add.w	r5, r6, #4294967295
 800c906:	6123      	str	r3, [r4, #16]
 800c908:	d00c      	beq.n	800c924 <_scanf_float+0x34c>
 800c90a:	2945      	cmp	r1, #69	; 0x45
 800c90c:	d00a      	beq.n	800c924 <_scanf_float+0x34c>
 800c90e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c912:	463a      	mov	r2, r7
 800c914:	4640      	mov	r0, r8
 800c916:	4798      	blx	r3
 800c918:	6923      	ldr	r3, [r4, #16]
 800c91a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c91e:	3b01      	subs	r3, #1
 800c920:	1eb5      	subs	r5, r6, #2
 800c922:	6123      	str	r3, [r4, #16]
 800c924:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c928:	463a      	mov	r2, r7
 800c92a:	4640      	mov	r0, r8
 800c92c:	4798      	blx	r3
 800c92e:	462e      	mov	r6, r5
 800c930:	6825      	ldr	r5, [r4, #0]
 800c932:	f015 0510 	ands.w	r5, r5, #16
 800c936:	d159      	bne.n	800c9ec <_scanf_float+0x414>
 800c938:	7035      	strb	r5, [r6, #0]
 800c93a:	6823      	ldr	r3, [r4, #0]
 800c93c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c940:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c944:	d11b      	bne.n	800c97e <_scanf_float+0x3a6>
 800c946:	9b01      	ldr	r3, [sp, #4]
 800c948:	454b      	cmp	r3, r9
 800c94a:	eba3 0209 	sub.w	r2, r3, r9
 800c94e:	d123      	bne.n	800c998 <_scanf_float+0x3c0>
 800c950:	2200      	movs	r2, #0
 800c952:	4659      	mov	r1, fp
 800c954:	4640      	mov	r0, r8
 800c956:	f000 fea1 	bl	800d69c <_strtod_r>
 800c95a:	6822      	ldr	r2, [r4, #0]
 800c95c:	9b03      	ldr	r3, [sp, #12]
 800c95e:	f012 0f02 	tst.w	r2, #2
 800c962:	ec57 6b10 	vmov	r6, r7, d0
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	d021      	beq.n	800c9ae <_scanf_float+0x3d6>
 800c96a:	9903      	ldr	r1, [sp, #12]
 800c96c:	1d1a      	adds	r2, r3, #4
 800c96e:	600a      	str	r2, [r1, #0]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	e9c3 6700 	strd	r6, r7, [r3]
 800c976:	68e3      	ldr	r3, [r4, #12]
 800c978:	3301      	adds	r3, #1
 800c97a:	60e3      	str	r3, [r4, #12]
 800c97c:	e66d      	b.n	800c65a <_scanf_float+0x82>
 800c97e:	9b04      	ldr	r3, [sp, #16]
 800c980:	2b00      	cmp	r3, #0
 800c982:	d0e5      	beq.n	800c950 <_scanf_float+0x378>
 800c984:	9905      	ldr	r1, [sp, #20]
 800c986:	230a      	movs	r3, #10
 800c988:	462a      	mov	r2, r5
 800c98a:	3101      	adds	r1, #1
 800c98c:	4640      	mov	r0, r8
 800c98e:	f000 ff0d 	bl	800d7ac <_strtol_r>
 800c992:	9b04      	ldr	r3, [sp, #16]
 800c994:	9e05      	ldr	r6, [sp, #20]
 800c996:	1ac2      	subs	r2, r0, r3
 800c998:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c99c:	429e      	cmp	r6, r3
 800c99e:	bf28      	it	cs
 800c9a0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c9a4:	4912      	ldr	r1, [pc, #72]	; (800c9f0 <_scanf_float+0x418>)
 800c9a6:	4630      	mov	r0, r6
 800c9a8:	f000 f82c 	bl	800ca04 <siprintf>
 800c9ac:	e7d0      	b.n	800c950 <_scanf_float+0x378>
 800c9ae:	9903      	ldr	r1, [sp, #12]
 800c9b0:	f012 0f04 	tst.w	r2, #4
 800c9b4:	f103 0204 	add.w	r2, r3, #4
 800c9b8:	600a      	str	r2, [r1, #0]
 800c9ba:	d1d9      	bne.n	800c970 <_scanf_float+0x398>
 800c9bc:	f8d3 8000 	ldr.w	r8, [r3]
 800c9c0:	ee10 2a10 	vmov	r2, s0
 800c9c4:	ee10 0a10 	vmov	r0, s0
 800c9c8:	463b      	mov	r3, r7
 800c9ca:	4639      	mov	r1, r7
 800c9cc:	f7f4 f8b6 	bl	8000b3c <__aeabi_dcmpun>
 800c9d0:	b128      	cbz	r0, 800c9de <_scanf_float+0x406>
 800c9d2:	4808      	ldr	r0, [pc, #32]	; (800c9f4 <_scanf_float+0x41c>)
 800c9d4:	f000 f810 	bl	800c9f8 <nanf>
 800c9d8:	ed88 0a00 	vstr	s0, [r8]
 800c9dc:	e7cb      	b.n	800c976 <_scanf_float+0x39e>
 800c9de:	4630      	mov	r0, r6
 800c9e0:	4639      	mov	r1, r7
 800c9e2:	f7f4 f909 	bl	8000bf8 <__aeabi_d2f>
 800c9e6:	f8c8 0000 	str.w	r0, [r8]
 800c9ea:	e7c4      	b.n	800c976 <_scanf_float+0x39e>
 800c9ec:	2500      	movs	r5, #0
 800c9ee:	e634      	b.n	800c65a <_scanf_float+0x82>
 800c9f0:	080118d4 	.word	0x080118d4
 800c9f4:	08011ce0 	.word	0x08011ce0

0800c9f8 <nanf>:
 800c9f8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ca00 <nanf+0x8>
 800c9fc:	4770      	bx	lr
 800c9fe:	bf00      	nop
 800ca00:	7fc00000 	.word	0x7fc00000

0800ca04 <siprintf>:
 800ca04:	b40e      	push	{r1, r2, r3}
 800ca06:	b500      	push	{lr}
 800ca08:	b09c      	sub	sp, #112	; 0x70
 800ca0a:	ab1d      	add	r3, sp, #116	; 0x74
 800ca0c:	9002      	str	r0, [sp, #8]
 800ca0e:	9006      	str	r0, [sp, #24]
 800ca10:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ca14:	4809      	ldr	r0, [pc, #36]	; (800ca3c <siprintf+0x38>)
 800ca16:	9107      	str	r1, [sp, #28]
 800ca18:	9104      	str	r1, [sp, #16]
 800ca1a:	4909      	ldr	r1, [pc, #36]	; (800ca40 <siprintf+0x3c>)
 800ca1c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca20:	9105      	str	r1, [sp, #20]
 800ca22:	6800      	ldr	r0, [r0, #0]
 800ca24:	9301      	str	r3, [sp, #4]
 800ca26:	a902      	add	r1, sp, #8
 800ca28:	f002 ff1a 	bl	800f860 <_svfiprintf_r>
 800ca2c:	9b02      	ldr	r3, [sp, #8]
 800ca2e:	2200      	movs	r2, #0
 800ca30:	701a      	strb	r2, [r3, #0]
 800ca32:	b01c      	add	sp, #112	; 0x70
 800ca34:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca38:	b003      	add	sp, #12
 800ca3a:	4770      	bx	lr
 800ca3c:	200002cc 	.word	0x200002cc
 800ca40:	ffff0208 	.word	0xffff0208

0800ca44 <strcpy>:
 800ca44:	4603      	mov	r3, r0
 800ca46:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ca4a:	f803 2b01 	strb.w	r2, [r3], #1
 800ca4e:	2a00      	cmp	r2, #0
 800ca50:	d1f9      	bne.n	800ca46 <strcpy+0x2>
 800ca52:	4770      	bx	lr

0800ca54 <sulp>:
 800ca54:	b570      	push	{r4, r5, r6, lr}
 800ca56:	4604      	mov	r4, r0
 800ca58:	460d      	mov	r5, r1
 800ca5a:	ec45 4b10 	vmov	d0, r4, r5
 800ca5e:	4616      	mov	r6, r2
 800ca60:	f002 fc5c 	bl	800f31c <__ulp>
 800ca64:	ec51 0b10 	vmov	r0, r1, d0
 800ca68:	b17e      	cbz	r6, 800ca8a <sulp+0x36>
 800ca6a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ca6e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	dd09      	ble.n	800ca8a <sulp+0x36>
 800ca76:	051b      	lsls	r3, r3, #20
 800ca78:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ca7c:	2400      	movs	r4, #0
 800ca7e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ca82:	4622      	mov	r2, r4
 800ca84:	462b      	mov	r3, r5
 800ca86:	f7f3 fdbf 	bl	8000608 <__aeabi_dmul>
 800ca8a:	bd70      	pop	{r4, r5, r6, pc}
 800ca8c:	0000      	movs	r0, r0
	...

0800ca90 <_strtod_l>:
 800ca90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca94:	ed2d 8b02 	vpush	{d8}
 800ca98:	b09d      	sub	sp, #116	; 0x74
 800ca9a:	461f      	mov	r7, r3
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	9318      	str	r3, [sp, #96]	; 0x60
 800caa0:	4ba2      	ldr	r3, [pc, #648]	; (800cd2c <_strtod_l+0x29c>)
 800caa2:	9213      	str	r2, [sp, #76]	; 0x4c
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	9305      	str	r3, [sp, #20]
 800caa8:	4604      	mov	r4, r0
 800caaa:	4618      	mov	r0, r3
 800caac:	4688      	mov	r8, r1
 800caae:	f7f3 fb97 	bl	80001e0 <strlen>
 800cab2:	f04f 0a00 	mov.w	sl, #0
 800cab6:	4605      	mov	r5, r0
 800cab8:	f04f 0b00 	mov.w	fp, #0
 800cabc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800cac0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cac2:	781a      	ldrb	r2, [r3, #0]
 800cac4:	2a2b      	cmp	r2, #43	; 0x2b
 800cac6:	d04e      	beq.n	800cb66 <_strtod_l+0xd6>
 800cac8:	d83b      	bhi.n	800cb42 <_strtod_l+0xb2>
 800caca:	2a0d      	cmp	r2, #13
 800cacc:	d834      	bhi.n	800cb38 <_strtod_l+0xa8>
 800cace:	2a08      	cmp	r2, #8
 800cad0:	d834      	bhi.n	800cb3c <_strtod_l+0xac>
 800cad2:	2a00      	cmp	r2, #0
 800cad4:	d03e      	beq.n	800cb54 <_strtod_l+0xc4>
 800cad6:	2300      	movs	r3, #0
 800cad8:	930a      	str	r3, [sp, #40]	; 0x28
 800cada:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800cadc:	7833      	ldrb	r3, [r6, #0]
 800cade:	2b30      	cmp	r3, #48	; 0x30
 800cae0:	f040 80b0 	bne.w	800cc44 <_strtod_l+0x1b4>
 800cae4:	7873      	ldrb	r3, [r6, #1]
 800cae6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800caea:	2b58      	cmp	r3, #88	; 0x58
 800caec:	d168      	bne.n	800cbc0 <_strtod_l+0x130>
 800caee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800caf0:	9301      	str	r3, [sp, #4]
 800caf2:	ab18      	add	r3, sp, #96	; 0x60
 800caf4:	9702      	str	r7, [sp, #8]
 800caf6:	9300      	str	r3, [sp, #0]
 800caf8:	4a8d      	ldr	r2, [pc, #564]	; (800cd30 <_strtod_l+0x2a0>)
 800cafa:	ab19      	add	r3, sp, #100	; 0x64
 800cafc:	a917      	add	r1, sp, #92	; 0x5c
 800cafe:	4620      	mov	r0, r4
 800cb00:	f001 fd74 	bl	800e5ec <__gethex>
 800cb04:	f010 0707 	ands.w	r7, r0, #7
 800cb08:	4605      	mov	r5, r0
 800cb0a:	d005      	beq.n	800cb18 <_strtod_l+0x88>
 800cb0c:	2f06      	cmp	r7, #6
 800cb0e:	d12c      	bne.n	800cb6a <_strtod_l+0xda>
 800cb10:	3601      	adds	r6, #1
 800cb12:	2300      	movs	r3, #0
 800cb14:	9617      	str	r6, [sp, #92]	; 0x5c
 800cb16:	930a      	str	r3, [sp, #40]	; 0x28
 800cb18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	f040 8590 	bne.w	800d640 <_strtod_l+0xbb0>
 800cb20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb22:	b1eb      	cbz	r3, 800cb60 <_strtod_l+0xd0>
 800cb24:	4652      	mov	r2, sl
 800cb26:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800cb2a:	ec43 2b10 	vmov	d0, r2, r3
 800cb2e:	b01d      	add	sp, #116	; 0x74
 800cb30:	ecbd 8b02 	vpop	{d8}
 800cb34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb38:	2a20      	cmp	r2, #32
 800cb3a:	d1cc      	bne.n	800cad6 <_strtod_l+0x46>
 800cb3c:	3301      	adds	r3, #1
 800cb3e:	9317      	str	r3, [sp, #92]	; 0x5c
 800cb40:	e7be      	b.n	800cac0 <_strtod_l+0x30>
 800cb42:	2a2d      	cmp	r2, #45	; 0x2d
 800cb44:	d1c7      	bne.n	800cad6 <_strtod_l+0x46>
 800cb46:	2201      	movs	r2, #1
 800cb48:	920a      	str	r2, [sp, #40]	; 0x28
 800cb4a:	1c5a      	adds	r2, r3, #1
 800cb4c:	9217      	str	r2, [sp, #92]	; 0x5c
 800cb4e:	785b      	ldrb	r3, [r3, #1]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d1c2      	bne.n	800cada <_strtod_l+0x4a>
 800cb54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cb56:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	f040 856e 	bne.w	800d63c <_strtod_l+0xbac>
 800cb60:	4652      	mov	r2, sl
 800cb62:	465b      	mov	r3, fp
 800cb64:	e7e1      	b.n	800cb2a <_strtod_l+0x9a>
 800cb66:	2200      	movs	r2, #0
 800cb68:	e7ee      	b.n	800cb48 <_strtod_l+0xb8>
 800cb6a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cb6c:	b13a      	cbz	r2, 800cb7e <_strtod_l+0xee>
 800cb6e:	2135      	movs	r1, #53	; 0x35
 800cb70:	a81a      	add	r0, sp, #104	; 0x68
 800cb72:	f002 fcde 	bl	800f532 <__copybits>
 800cb76:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cb78:	4620      	mov	r0, r4
 800cb7a:	f002 f89d 	bl	800ecb8 <_Bfree>
 800cb7e:	3f01      	subs	r7, #1
 800cb80:	2f04      	cmp	r7, #4
 800cb82:	d806      	bhi.n	800cb92 <_strtod_l+0x102>
 800cb84:	e8df f007 	tbb	[pc, r7]
 800cb88:	1714030a 	.word	0x1714030a
 800cb8c:	0a          	.byte	0x0a
 800cb8d:	00          	.byte	0x00
 800cb8e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800cb92:	0728      	lsls	r0, r5, #28
 800cb94:	d5c0      	bpl.n	800cb18 <_strtod_l+0x88>
 800cb96:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800cb9a:	e7bd      	b.n	800cb18 <_strtod_l+0x88>
 800cb9c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800cba0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800cba2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800cba6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800cbaa:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cbae:	e7f0      	b.n	800cb92 <_strtod_l+0x102>
 800cbb0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800cd34 <_strtod_l+0x2a4>
 800cbb4:	e7ed      	b.n	800cb92 <_strtod_l+0x102>
 800cbb6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800cbba:	f04f 3aff 	mov.w	sl, #4294967295
 800cbbe:	e7e8      	b.n	800cb92 <_strtod_l+0x102>
 800cbc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cbc2:	1c5a      	adds	r2, r3, #1
 800cbc4:	9217      	str	r2, [sp, #92]	; 0x5c
 800cbc6:	785b      	ldrb	r3, [r3, #1]
 800cbc8:	2b30      	cmp	r3, #48	; 0x30
 800cbca:	d0f9      	beq.n	800cbc0 <_strtod_l+0x130>
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d0a3      	beq.n	800cb18 <_strtod_l+0x88>
 800cbd0:	2301      	movs	r3, #1
 800cbd2:	f04f 0900 	mov.w	r9, #0
 800cbd6:	9304      	str	r3, [sp, #16]
 800cbd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cbda:	9308      	str	r3, [sp, #32]
 800cbdc:	f8cd 901c 	str.w	r9, [sp, #28]
 800cbe0:	464f      	mov	r7, r9
 800cbe2:	220a      	movs	r2, #10
 800cbe4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800cbe6:	7806      	ldrb	r6, [r0, #0]
 800cbe8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800cbec:	b2d9      	uxtb	r1, r3
 800cbee:	2909      	cmp	r1, #9
 800cbf0:	d92a      	bls.n	800cc48 <_strtod_l+0x1b8>
 800cbf2:	9905      	ldr	r1, [sp, #20]
 800cbf4:	462a      	mov	r2, r5
 800cbf6:	f002 ff4b 	bl	800fa90 <strncmp>
 800cbfa:	b398      	cbz	r0, 800cc64 <_strtod_l+0x1d4>
 800cbfc:	2000      	movs	r0, #0
 800cbfe:	4632      	mov	r2, r6
 800cc00:	463d      	mov	r5, r7
 800cc02:	9005      	str	r0, [sp, #20]
 800cc04:	4603      	mov	r3, r0
 800cc06:	2a65      	cmp	r2, #101	; 0x65
 800cc08:	d001      	beq.n	800cc0e <_strtod_l+0x17e>
 800cc0a:	2a45      	cmp	r2, #69	; 0x45
 800cc0c:	d118      	bne.n	800cc40 <_strtod_l+0x1b0>
 800cc0e:	b91d      	cbnz	r5, 800cc18 <_strtod_l+0x188>
 800cc10:	9a04      	ldr	r2, [sp, #16]
 800cc12:	4302      	orrs	r2, r0
 800cc14:	d09e      	beq.n	800cb54 <_strtod_l+0xc4>
 800cc16:	2500      	movs	r5, #0
 800cc18:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800cc1c:	f108 0201 	add.w	r2, r8, #1
 800cc20:	9217      	str	r2, [sp, #92]	; 0x5c
 800cc22:	f898 2001 	ldrb.w	r2, [r8, #1]
 800cc26:	2a2b      	cmp	r2, #43	; 0x2b
 800cc28:	d075      	beq.n	800cd16 <_strtod_l+0x286>
 800cc2a:	2a2d      	cmp	r2, #45	; 0x2d
 800cc2c:	d07b      	beq.n	800cd26 <_strtod_l+0x296>
 800cc2e:	f04f 0c00 	mov.w	ip, #0
 800cc32:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800cc36:	2909      	cmp	r1, #9
 800cc38:	f240 8082 	bls.w	800cd40 <_strtod_l+0x2b0>
 800cc3c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800cc40:	2600      	movs	r6, #0
 800cc42:	e09d      	b.n	800cd80 <_strtod_l+0x2f0>
 800cc44:	2300      	movs	r3, #0
 800cc46:	e7c4      	b.n	800cbd2 <_strtod_l+0x142>
 800cc48:	2f08      	cmp	r7, #8
 800cc4a:	bfd8      	it	le
 800cc4c:	9907      	ldrle	r1, [sp, #28]
 800cc4e:	f100 0001 	add.w	r0, r0, #1
 800cc52:	bfda      	itte	le
 800cc54:	fb02 3301 	mlale	r3, r2, r1, r3
 800cc58:	9307      	strle	r3, [sp, #28]
 800cc5a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800cc5e:	3701      	adds	r7, #1
 800cc60:	9017      	str	r0, [sp, #92]	; 0x5c
 800cc62:	e7bf      	b.n	800cbe4 <_strtod_l+0x154>
 800cc64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cc66:	195a      	adds	r2, r3, r5
 800cc68:	9217      	str	r2, [sp, #92]	; 0x5c
 800cc6a:	5d5a      	ldrb	r2, [r3, r5]
 800cc6c:	2f00      	cmp	r7, #0
 800cc6e:	d037      	beq.n	800cce0 <_strtod_l+0x250>
 800cc70:	9005      	str	r0, [sp, #20]
 800cc72:	463d      	mov	r5, r7
 800cc74:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800cc78:	2b09      	cmp	r3, #9
 800cc7a:	d912      	bls.n	800cca2 <_strtod_l+0x212>
 800cc7c:	2301      	movs	r3, #1
 800cc7e:	e7c2      	b.n	800cc06 <_strtod_l+0x176>
 800cc80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cc82:	1c5a      	adds	r2, r3, #1
 800cc84:	9217      	str	r2, [sp, #92]	; 0x5c
 800cc86:	785a      	ldrb	r2, [r3, #1]
 800cc88:	3001      	adds	r0, #1
 800cc8a:	2a30      	cmp	r2, #48	; 0x30
 800cc8c:	d0f8      	beq.n	800cc80 <_strtod_l+0x1f0>
 800cc8e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800cc92:	2b08      	cmp	r3, #8
 800cc94:	f200 84d9 	bhi.w	800d64a <_strtod_l+0xbba>
 800cc98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cc9a:	9005      	str	r0, [sp, #20]
 800cc9c:	2000      	movs	r0, #0
 800cc9e:	9308      	str	r3, [sp, #32]
 800cca0:	4605      	mov	r5, r0
 800cca2:	3a30      	subs	r2, #48	; 0x30
 800cca4:	f100 0301 	add.w	r3, r0, #1
 800cca8:	d014      	beq.n	800ccd4 <_strtod_l+0x244>
 800ccaa:	9905      	ldr	r1, [sp, #20]
 800ccac:	4419      	add	r1, r3
 800ccae:	9105      	str	r1, [sp, #20]
 800ccb0:	462b      	mov	r3, r5
 800ccb2:	eb00 0e05 	add.w	lr, r0, r5
 800ccb6:	210a      	movs	r1, #10
 800ccb8:	4573      	cmp	r3, lr
 800ccba:	d113      	bne.n	800cce4 <_strtod_l+0x254>
 800ccbc:	182b      	adds	r3, r5, r0
 800ccbe:	2b08      	cmp	r3, #8
 800ccc0:	f105 0501 	add.w	r5, r5, #1
 800ccc4:	4405      	add	r5, r0
 800ccc6:	dc1c      	bgt.n	800cd02 <_strtod_l+0x272>
 800ccc8:	9907      	ldr	r1, [sp, #28]
 800ccca:	230a      	movs	r3, #10
 800cccc:	fb03 2301 	mla	r3, r3, r1, r2
 800ccd0:	9307      	str	r3, [sp, #28]
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ccd6:	1c51      	adds	r1, r2, #1
 800ccd8:	9117      	str	r1, [sp, #92]	; 0x5c
 800ccda:	7852      	ldrb	r2, [r2, #1]
 800ccdc:	4618      	mov	r0, r3
 800ccde:	e7c9      	b.n	800cc74 <_strtod_l+0x1e4>
 800cce0:	4638      	mov	r0, r7
 800cce2:	e7d2      	b.n	800cc8a <_strtod_l+0x1fa>
 800cce4:	2b08      	cmp	r3, #8
 800cce6:	dc04      	bgt.n	800ccf2 <_strtod_l+0x262>
 800cce8:	9e07      	ldr	r6, [sp, #28]
 800ccea:	434e      	muls	r6, r1
 800ccec:	9607      	str	r6, [sp, #28]
 800ccee:	3301      	adds	r3, #1
 800ccf0:	e7e2      	b.n	800ccb8 <_strtod_l+0x228>
 800ccf2:	f103 0c01 	add.w	ip, r3, #1
 800ccf6:	f1bc 0f10 	cmp.w	ip, #16
 800ccfa:	bfd8      	it	le
 800ccfc:	fb01 f909 	mulle.w	r9, r1, r9
 800cd00:	e7f5      	b.n	800ccee <_strtod_l+0x25e>
 800cd02:	2d10      	cmp	r5, #16
 800cd04:	bfdc      	itt	le
 800cd06:	230a      	movle	r3, #10
 800cd08:	fb03 2909 	mlale	r9, r3, r9, r2
 800cd0c:	e7e1      	b.n	800ccd2 <_strtod_l+0x242>
 800cd0e:	2300      	movs	r3, #0
 800cd10:	9305      	str	r3, [sp, #20]
 800cd12:	2301      	movs	r3, #1
 800cd14:	e77c      	b.n	800cc10 <_strtod_l+0x180>
 800cd16:	f04f 0c00 	mov.w	ip, #0
 800cd1a:	f108 0202 	add.w	r2, r8, #2
 800cd1e:	9217      	str	r2, [sp, #92]	; 0x5c
 800cd20:	f898 2002 	ldrb.w	r2, [r8, #2]
 800cd24:	e785      	b.n	800cc32 <_strtod_l+0x1a2>
 800cd26:	f04f 0c01 	mov.w	ip, #1
 800cd2a:	e7f6      	b.n	800cd1a <_strtod_l+0x28a>
 800cd2c:	08011b28 	.word	0x08011b28
 800cd30:	080118dc 	.word	0x080118dc
 800cd34:	7ff00000 	.word	0x7ff00000
 800cd38:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cd3a:	1c51      	adds	r1, r2, #1
 800cd3c:	9117      	str	r1, [sp, #92]	; 0x5c
 800cd3e:	7852      	ldrb	r2, [r2, #1]
 800cd40:	2a30      	cmp	r2, #48	; 0x30
 800cd42:	d0f9      	beq.n	800cd38 <_strtod_l+0x2a8>
 800cd44:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800cd48:	2908      	cmp	r1, #8
 800cd4a:	f63f af79 	bhi.w	800cc40 <_strtod_l+0x1b0>
 800cd4e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800cd52:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cd54:	9206      	str	r2, [sp, #24]
 800cd56:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cd58:	1c51      	adds	r1, r2, #1
 800cd5a:	9117      	str	r1, [sp, #92]	; 0x5c
 800cd5c:	7852      	ldrb	r2, [r2, #1]
 800cd5e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800cd62:	2e09      	cmp	r6, #9
 800cd64:	d937      	bls.n	800cdd6 <_strtod_l+0x346>
 800cd66:	9e06      	ldr	r6, [sp, #24]
 800cd68:	1b89      	subs	r1, r1, r6
 800cd6a:	2908      	cmp	r1, #8
 800cd6c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800cd70:	dc02      	bgt.n	800cd78 <_strtod_l+0x2e8>
 800cd72:	4576      	cmp	r6, lr
 800cd74:	bfa8      	it	ge
 800cd76:	4676      	movge	r6, lr
 800cd78:	f1bc 0f00 	cmp.w	ip, #0
 800cd7c:	d000      	beq.n	800cd80 <_strtod_l+0x2f0>
 800cd7e:	4276      	negs	r6, r6
 800cd80:	2d00      	cmp	r5, #0
 800cd82:	d14d      	bne.n	800ce20 <_strtod_l+0x390>
 800cd84:	9904      	ldr	r1, [sp, #16]
 800cd86:	4301      	orrs	r1, r0
 800cd88:	f47f aec6 	bne.w	800cb18 <_strtod_l+0x88>
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	f47f aee1 	bne.w	800cb54 <_strtod_l+0xc4>
 800cd92:	2a69      	cmp	r2, #105	; 0x69
 800cd94:	d027      	beq.n	800cde6 <_strtod_l+0x356>
 800cd96:	dc24      	bgt.n	800cde2 <_strtod_l+0x352>
 800cd98:	2a49      	cmp	r2, #73	; 0x49
 800cd9a:	d024      	beq.n	800cde6 <_strtod_l+0x356>
 800cd9c:	2a4e      	cmp	r2, #78	; 0x4e
 800cd9e:	f47f aed9 	bne.w	800cb54 <_strtod_l+0xc4>
 800cda2:	499f      	ldr	r1, [pc, #636]	; (800d020 <_strtod_l+0x590>)
 800cda4:	a817      	add	r0, sp, #92	; 0x5c
 800cda6:	f001 fe79 	bl	800ea9c <__match>
 800cdaa:	2800      	cmp	r0, #0
 800cdac:	f43f aed2 	beq.w	800cb54 <_strtod_l+0xc4>
 800cdb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cdb2:	781b      	ldrb	r3, [r3, #0]
 800cdb4:	2b28      	cmp	r3, #40	; 0x28
 800cdb6:	d12d      	bne.n	800ce14 <_strtod_l+0x384>
 800cdb8:	499a      	ldr	r1, [pc, #616]	; (800d024 <_strtod_l+0x594>)
 800cdba:	aa1a      	add	r2, sp, #104	; 0x68
 800cdbc:	a817      	add	r0, sp, #92	; 0x5c
 800cdbe:	f001 fe81 	bl	800eac4 <__hexnan>
 800cdc2:	2805      	cmp	r0, #5
 800cdc4:	d126      	bne.n	800ce14 <_strtod_l+0x384>
 800cdc6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cdc8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800cdcc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800cdd0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800cdd4:	e6a0      	b.n	800cb18 <_strtod_l+0x88>
 800cdd6:	210a      	movs	r1, #10
 800cdd8:	fb01 2e0e 	mla	lr, r1, lr, r2
 800cddc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800cde0:	e7b9      	b.n	800cd56 <_strtod_l+0x2c6>
 800cde2:	2a6e      	cmp	r2, #110	; 0x6e
 800cde4:	e7db      	b.n	800cd9e <_strtod_l+0x30e>
 800cde6:	4990      	ldr	r1, [pc, #576]	; (800d028 <_strtod_l+0x598>)
 800cde8:	a817      	add	r0, sp, #92	; 0x5c
 800cdea:	f001 fe57 	bl	800ea9c <__match>
 800cdee:	2800      	cmp	r0, #0
 800cdf0:	f43f aeb0 	beq.w	800cb54 <_strtod_l+0xc4>
 800cdf4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cdf6:	498d      	ldr	r1, [pc, #564]	; (800d02c <_strtod_l+0x59c>)
 800cdf8:	3b01      	subs	r3, #1
 800cdfa:	a817      	add	r0, sp, #92	; 0x5c
 800cdfc:	9317      	str	r3, [sp, #92]	; 0x5c
 800cdfe:	f001 fe4d 	bl	800ea9c <__match>
 800ce02:	b910      	cbnz	r0, 800ce0a <_strtod_l+0x37a>
 800ce04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ce06:	3301      	adds	r3, #1
 800ce08:	9317      	str	r3, [sp, #92]	; 0x5c
 800ce0a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800d03c <_strtod_l+0x5ac>
 800ce0e:	f04f 0a00 	mov.w	sl, #0
 800ce12:	e681      	b.n	800cb18 <_strtod_l+0x88>
 800ce14:	4886      	ldr	r0, [pc, #536]	; (800d030 <_strtod_l+0x5a0>)
 800ce16:	f002 fe23 	bl	800fa60 <nan>
 800ce1a:	ec5b ab10 	vmov	sl, fp, d0
 800ce1e:	e67b      	b.n	800cb18 <_strtod_l+0x88>
 800ce20:	9b05      	ldr	r3, [sp, #20]
 800ce22:	9807      	ldr	r0, [sp, #28]
 800ce24:	1af3      	subs	r3, r6, r3
 800ce26:	2f00      	cmp	r7, #0
 800ce28:	bf08      	it	eq
 800ce2a:	462f      	moveq	r7, r5
 800ce2c:	2d10      	cmp	r5, #16
 800ce2e:	9306      	str	r3, [sp, #24]
 800ce30:	46a8      	mov	r8, r5
 800ce32:	bfa8      	it	ge
 800ce34:	f04f 0810 	movge.w	r8, #16
 800ce38:	f7f3 fb6c 	bl	8000514 <__aeabi_ui2d>
 800ce3c:	2d09      	cmp	r5, #9
 800ce3e:	4682      	mov	sl, r0
 800ce40:	468b      	mov	fp, r1
 800ce42:	dd13      	ble.n	800ce6c <_strtod_l+0x3dc>
 800ce44:	4b7b      	ldr	r3, [pc, #492]	; (800d034 <_strtod_l+0x5a4>)
 800ce46:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ce4a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ce4e:	f7f3 fbdb 	bl	8000608 <__aeabi_dmul>
 800ce52:	4682      	mov	sl, r0
 800ce54:	4648      	mov	r0, r9
 800ce56:	468b      	mov	fp, r1
 800ce58:	f7f3 fb5c 	bl	8000514 <__aeabi_ui2d>
 800ce5c:	4602      	mov	r2, r0
 800ce5e:	460b      	mov	r3, r1
 800ce60:	4650      	mov	r0, sl
 800ce62:	4659      	mov	r1, fp
 800ce64:	f7f3 fa1a 	bl	800029c <__adddf3>
 800ce68:	4682      	mov	sl, r0
 800ce6a:	468b      	mov	fp, r1
 800ce6c:	2d0f      	cmp	r5, #15
 800ce6e:	dc38      	bgt.n	800cee2 <_strtod_l+0x452>
 800ce70:	9b06      	ldr	r3, [sp, #24]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	f43f ae50 	beq.w	800cb18 <_strtod_l+0x88>
 800ce78:	dd24      	ble.n	800cec4 <_strtod_l+0x434>
 800ce7a:	2b16      	cmp	r3, #22
 800ce7c:	dc0b      	bgt.n	800ce96 <_strtod_l+0x406>
 800ce7e:	496d      	ldr	r1, [pc, #436]	; (800d034 <_strtod_l+0x5a4>)
 800ce80:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ce84:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce88:	4652      	mov	r2, sl
 800ce8a:	465b      	mov	r3, fp
 800ce8c:	f7f3 fbbc 	bl	8000608 <__aeabi_dmul>
 800ce90:	4682      	mov	sl, r0
 800ce92:	468b      	mov	fp, r1
 800ce94:	e640      	b.n	800cb18 <_strtod_l+0x88>
 800ce96:	9a06      	ldr	r2, [sp, #24]
 800ce98:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ce9c:	4293      	cmp	r3, r2
 800ce9e:	db20      	blt.n	800cee2 <_strtod_l+0x452>
 800cea0:	4c64      	ldr	r4, [pc, #400]	; (800d034 <_strtod_l+0x5a4>)
 800cea2:	f1c5 050f 	rsb	r5, r5, #15
 800cea6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ceaa:	4652      	mov	r2, sl
 800ceac:	465b      	mov	r3, fp
 800ceae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ceb2:	f7f3 fba9 	bl	8000608 <__aeabi_dmul>
 800ceb6:	9b06      	ldr	r3, [sp, #24]
 800ceb8:	1b5d      	subs	r5, r3, r5
 800ceba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cebe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cec2:	e7e3      	b.n	800ce8c <_strtod_l+0x3fc>
 800cec4:	9b06      	ldr	r3, [sp, #24]
 800cec6:	3316      	adds	r3, #22
 800cec8:	db0b      	blt.n	800cee2 <_strtod_l+0x452>
 800ceca:	9b05      	ldr	r3, [sp, #20]
 800cecc:	1b9e      	subs	r6, r3, r6
 800cece:	4b59      	ldr	r3, [pc, #356]	; (800d034 <_strtod_l+0x5a4>)
 800ced0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ced4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ced8:	4650      	mov	r0, sl
 800ceda:	4659      	mov	r1, fp
 800cedc:	f7f3 fcbe 	bl	800085c <__aeabi_ddiv>
 800cee0:	e7d6      	b.n	800ce90 <_strtod_l+0x400>
 800cee2:	9b06      	ldr	r3, [sp, #24]
 800cee4:	eba5 0808 	sub.w	r8, r5, r8
 800cee8:	4498      	add	r8, r3
 800ceea:	f1b8 0f00 	cmp.w	r8, #0
 800ceee:	dd74      	ble.n	800cfda <_strtod_l+0x54a>
 800cef0:	f018 030f 	ands.w	r3, r8, #15
 800cef4:	d00a      	beq.n	800cf0c <_strtod_l+0x47c>
 800cef6:	494f      	ldr	r1, [pc, #316]	; (800d034 <_strtod_l+0x5a4>)
 800cef8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cefc:	4652      	mov	r2, sl
 800cefe:	465b      	mov	r3, fp
 800cf00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf04:	f7f3 fb80 	bl	8000608 <__aeabi_dmul>
 800cf08:	4682      	mov	sl, r0
 800cf0a:	468b      	mov	fp, r1
 800cf0c:	f038 080f 	bics.w	r8, r8, #15
 800cf10:	d04f      	beq.n	800cfb2 <_strtod_l+0x522>
 800cf12:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800cf16:	dd22      	ble.n	800cf5e <_strtod_l+0x4ce>
 800cf18:	2500      	movs	r5, #0
 800cf1a:	462e      	mov	r6, r5
 800cf1c:	9507      	str	r5, [sp, #28]
 800cf1e:	9505      	str	r5, [sp, #20]
 800cf20:	2322      	movs	r3, #34	; 0x22
 800cf22:	f8df b118 	ldr.w	fp, [pc, #280]	; 800d03c <_strtod_l+0x5ac>
 800cf26:	6023      	str	r3, [r4, #0]
 800cf28:	f04f 0a00 	mov.w	sl, #0
 800cf2c:	9b07      	ldr	r3, [sp, #28]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	f43f adf2 	beq.w	800cb18 <_strtod_l+0x88>
 800cf34:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cf36:	4620      	mov	r0, r4
 800cf38:	f001 febe 	bl	800ecb8 <_Bfree>
 800cf3c:	9905      	ldr	r1, [sp, #20]
 800cf3e:	4620      	mov	r0, r4
 800cf40:	f001 feba 	bl	800ecb8 <_Bfree>
 800cf44:	4631      	mov	r1, r6
 800cf46:	4620      	mov	r0, r4
 800cf48:	f001 feb6 	bl	800ecb8 <_Bfree>
 800cf4c:	9907      	ldr	r1, [sp, #28]
 800cf4e:	4620      	mov	r0, r4
 800cf50:	f001 feb2 	bl	800ecb8 <_Bfree>
 800cf54:	4629      	mov	r1, r5
 800cf56:	4620      	mov	r0, r4
 800cf58:	f001 feae 	bl	800ecb8 <_Bfree>
 800cf5c:	e5dc      	b.n	800cb18 <_strtod_l+0x88>
 800cf5e:	4b36      	ldr	r3, [pc, #216]	; (800d038 <_strtod_l+0x5a8>)
 800cf60:	9304      	str	r3, [sp, #16]
 800cf62:	2300      	movs	r3, #0
 800cf64:	ea4f 1828 	mov.w	r8, r8, asr #4
 800cf68:	4650      	mov	r0, sl
 800cf6a:	4659      	mov	r1, fp
 800cf6c:	4699      	mov	r9, r3
 800cf6e:	f1b8 0f01 	cmp.w	r8, #1
 800cf72:	dc21      	bgt.n	800cfb8 <_strtod_l+0x528>
 800cf74:	b10b      	cbz	r3, 800cf7a <_strtod_l+0x4ea>
 800cf76:	4682      	mov	sl, r0
 800cf78:	468b      	mov	fp, r1
 800cf7a:	4b2f      	ldr	r3, [pc, #188]	; (800d038 <_strtod_l+0x5a8>)
 800cf7c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800cf80:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800cf84:	4652      	mov	r2, sl
 800cf86:	465b      	mov	r3, fp
 800cf88:	e9d9 0100 	ldrd	r0, r1, [r9]
 800cf8c:	f7f3 fb3c 	bl	8000608 <__aeabi_dmul>
 800cf90:	4b2a      	ldr	r3, [pc, #168]	; (800d03c <_strtod_l+0x5ac>)
 800cf92:	460a      	mov	r2, r1
 800cf94:	400b      	ands	r3, r1
 800cf96:	492a      	ldr	r1, [pc, #168]	; (800d040 <_strtod_l+0x5b0>)
 800cf98:	428b      	cmp	r3, r1
 800cf9a:	4682      	mov	sl, r0
 800cf9c:	d8bc      	bhi.n	800cf18 <_strtod_l+0x488>
 800cf9e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800cfa2:	428b      	cmp	r3, r1
 800cfa4:	bf86      	itte	hi
 800cfa6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800d044 <_strtod_l+0x5b4>
 800cfaa:	f04f 3aff 	movhi.w	sl, #4294967295
 800cfae:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	9304      	str	r3, [sp, #16]
 800cfb6:	e084      	b.n	800d0c2 <_strtod_l+0x632>
 800cfb8:	f018 0f01 	tst.w	r8, #1
 800cfbc:	d005      	beq.n	800cfca <_strtod_l+0x53a>
 800cfbe:	9b04      	ldr	r3, [sp, #16]
 800cfc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfc4:	f7f3 fb20 	bl	8000608 <__aeabi_dmul>
 800cfc8:	2301      	movs	r3, #1
 800cfca:	9a04      	ldr	r2, [sp, #16]
 800cfcc:	3208      	adds	r2, #8
 800cfce:	f109 0901 	add.w	r9, r9, #1
 800cfd2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800cfd6:	9204      	str	r2, [sp, #16]
 800cfd8:	e7c9      	b.n	800cf6e <_strtod_l+0x4de>
 800cfda:	d0ea      	beq.n	800cfb2 <_strtod_l+0x522>
 800cfdc:	f1c8 0800 	rsb	r8, r8, #0
 800cfe0:	f018 020f 	ands.w	r2, r8, #15
 800cfe4:	d00a      	beq.n	800cffc <_strtod_l+0x56c>
 800cfe6:	4b13      	ldr	r3, [pc, #76]	; (800d034 <_strtod_l+0x5a4>)
 800cfe8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cfec:	4650      	mov	r0, sl
 800cfee:	4659      	mov	r1, fp
 800cff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cff4:	f7f3 fc32 	bl	800085c <__aeabi_ddiv>
 800cff8:	4682      	mov	sl, r0
 800cffa:	468b      	mov	fp, r1
 800cffc:	ea5f 1828 	movs.w	r8, r8, asr #4
 800d000:	d0d7      	beq.n	800cfb2 <_strtod_l+0x522>
 800d002:	f1b8 0f1f 	cmp.w	r8, #31
 800d006:	dd1f      	ble.n	800d048 <_strtod_l+0x5b8>
 800d008:	2500      	movs	r5, #0
 800d00a:	462e      	mov	r6, r5
 800d00c:	9507      	str	r5, [sp, #28]
 800d00e:	9505      	str	r5, [sp, #20]
 800d010:	2322      	movs	r3, #34	; 0x22
 800d012:	f04f 0a00 	mov.w	sl, #0
 800d016:	f04f 0b00 	mov.w	fp, #0
 800d01a:	6023      	str	r3, [r4, #0]
 800d01c:	e786      	b.n	800cf2c <_strtod_l+0x49c>
 800d01e:	bf00      	nop
 800d020:	080118ad 	.word	0x080118ad
 800d024:	080118f0 	.word	0x080118f0
 800d028:	080118a5 	.word	0x080118a5
 800d02c:	08011a34 	.word	0x08011a34
 800d030:	08011ce0 	.word	0x08011ce0
 800d034:	08011bc0 	.word	0x08011bc0
 800d038:	08011b98 	.word	0x08011b98
 800d03c:	7ff00000 	.word	0x7ff00000
 800d040:	7ca00000 	.word	0x7ca00000
 800d044:	7fefffff 	.word	0x7fefffff
 800d048:	f018 0310 	ands.w	r3, r8, #16
 800d04c:	bf18      	it	ne
 800d04e:	236a      	movne	r3, #106	; 0x6a
 800d050:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800d400 <_strtod_l+0x970>
 800d054:	9304      	str	r3, [sp, #16]
 800d056:	4650      	mov	r0, sl
 800d058:	4659      	mov	r1, fp
 800d05a:	2300      	movs	r3, #0
 800d05c:	f018 0f01 	tst.w	r8, #1
 800d060:	d004      	beq.n	800d06c <_strtod_l+0x5dc>
 800d062:	e9d9 2300 	ldrd	r2, r3, [r9]
 800d066:	f7f3 facf 	bl	8000608 <__aeabi_dmul>
 800d06a:	2301      	movs	r3, #1
 800d06c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800d070:	f109 0908 	add.w	r9, r9, #8
 800d074:	d1f2      	bne.n	800d05c <_strtod_l+0x5cc>
 800d076:	b10b      	cbz	r3, 800d07c <_strtod_l+0x5ec>
 800d078:	4682      	mov	sl, r0
 800d07a:	468b      	mov	fp, r1
 800d07c:	9b04      	ldr	r3, [sp, #16]
 800d07e:	b1c3      	cbz	r3, 800d0b2 <_strtod_l+0x622>
 800d080:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d084:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800d088:	2b00      	cmp	r3, #0
 800d08a:	4659      	mov	r1, fp
 800d08c:	dd11      	ble.n	800d0b2 <_strtod_l+0x622>
 800d08e:	2b1f      	cmp	r3, #31
 800d090:	f340 8124 	ble.w	800d2dc <_strtod_l+0x84c>
 800d094:	2b34      	cmp	r3, #52	; 0x34
 800d096:	bfde      	ittt	le
 800d098:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800d09c:	f04f 33ff 	movle.w	r3, #4294967295
 800d0a0:	fa03 f202 	lslle.w	r2, r3, r2
 800d0a4:	f04f 0a00 	mov.w	sl, #0
 800d0a8:	bfcc      	ite	gt
 800d0aa:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800d0ae:	ea02 0b01 	andle.w	fp, r2, r1
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	4650      	mov	r0, sl
 800d0b8:	4659      	mov	r1, fp
 800d0ba:	f7f3 fd0d 	bl	8000ad8 <__aeabi_dcmpeq>
 800d0be:	2800      	cmp	r0, #0
 800d0c0:	d1a2      	bne.n	800d008 <_strtod_l+0x578>
 800d0c2:	9b07      	ldr	r3, [sp, #28]
 800d0c4:	9300      	str	r3, [sp, #0]
 800d0c6:	9908      	ldr	r1, [sp, #32]
 800d0c8:	462b      	mov	r3, r5
 800d0ca:	463a      	mov	r2, r7
 800d0cc:	4620      	mov	r0, r4
 800d0ce:	f001 fe5b 	bl	800ed88 <__s2b>
 800d0d2:	9007      	str	r0, [sp, #28]
 800d0d4:	2800      	cmp	r0, #0
 800d0d6:	f43f af1f 	beq.w	800cf18 <_strtod_l+0x488>
 800d0da:	9b05      	ldr	r3, [sp, #20]
 800d0dc:	1b9e      	subs	r6, r3, r6
 800d0de:	9b06      	ldr	r3, [sp, #24]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	bfb4      	ite	lt
 800d0e4:	4633      	movlt	r3, r6
 800d0e6:	2300      	movge	r3, #0
 800d0e8:	930c      	str	r3, [sp, #48]	; 0x30
 800d0ea:	9b06      	ldr	r3, [sp, #24]
 800d0ec:	2500      	movs	r5, #0
 800d0ee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d0f2:	9312      	str	r3, [sp, #72]	; 0x48
 800d0f4:	462e      	mov	r6, r5
 800d0f6:	9b07      	ldr	r3, [sp, #28]
 800d0f8:	4620      	mov	r0, r4
 800d0fa:	6859      	ldr	r1, [r3, #4]
 800d0fc:	f001 fd9c 	bl	800ec38 <_Balloc>
 800d100:	9005      	str	r0, [sp, #20]
 800d102:	2800      	cmp	r0, #0
 800d104:	f43f af0c 	beq.w	800cf20 <_strtod_l+0x490>
 800d108:	9b07      	ldr	r3, [sp, #28]
 800d10a:	691a      	ldr	r2, [r3, #16]
 800d10c:	3202      	adds	r2, #2
 800d10e:	f103 010c 	add.w	r1, r3, #12
 800d112:	0092      	lsls	r2, r2, #2
 800d114:	300c      	adds	r0, #12
 800d116:	f7fe fddf 	bl	800bcd8 <memcpy>
 800d11a:	ec4b ab10 	vmov	d0, sl, fp
 800d11e:	aa1a      	add	r2, sp, #104	; 0x68
 800d120:	a919      	add	r1, sp, #100	; 0x64
 800d122:	4620      	mov	r0, r4
 800d124:	f002 f976 	bl	800f414 <__d2b>
 800d128:	ec4b ab18 	vmov	d8, sl, fp
 800d12c:	9018      	str	r0, [sp, #96]	; 0x60
 800d12e:	2800      	cmp	r0, #0
 800d130:	f43f aef6 	beq.w	800cf20 <_strtod_l+0x490>
 800d134:	2101      	movs	r1, #1
 800d136:	4620      	mov	r0, r4
 800d138:	f001 fec0 	bl	800eebc <__i2b>
 800d13c:	4606      	mov	r6, r0
 800d13e:	2800      	cmp	r0, #0
 800d140:	f43f aeee 	beq.w	800cf20 <_strtod_l+0x490>
 800d144:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d146:	9904      	ldr	r1, [sp, #16]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	bfab      	itete	ge
 800d14c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800d14e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800d150:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800d152:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800d156:	bfac      	ite	ge
 800d158:	eb03 0902 	addge.w	r9, r3, r2
 800d15c:	1ad7      	sublt	r7, r2, r3
 800d15e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d160:	eba3 0801 	sub.w	r8, r3, r1
 800d164:	4490      	add	r8, r2
 800d166:	4ba1      	ldr	r3, [pc, #644]	; (800d3ec <_strtod_l+0x95c>)
 800d168:	f108 38ff 	add.w	r8, r8, #4294967295
 800d16c:	4598      	cmp	r8, r3
 800d16e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d172:	f280 80c7 	bge.w	800d304 <_strtod_l+0x874>
 800d176:	eba3 0308 	sub.w	r3, r3, r8
 800d17a:	2b1f      	cmp	r3, #31
 800d17c:	eba2 0203 	sub.w	r2, r2, r3
 800d180:	f04f 0101 	mov.w	r1, #1
 800d184:	f300 80b1 	bgt.w	800d2ea <_strtod_l+0x85a>
 800d188:	fa01 f303 	lsl.w	r3, r1, r3
 800d18c:	930d      	str	r3, [sp, #52]	; 0x34
 800d18e:	2300      	movs	r3, #0
 800d190:	9308      	str	r3, [sp, #32]
 800d192:	eb09 0802 	add.w	r8, r9, r2
 800d196:	9b04      	ldr	r3, [sp, #16]
 800d198:	45c1      	cmp	r9, r8
 800d19a:	4417      	add	r7, r2
 800d19c:	441f      	add	r7, r3
 800d19e:	464b      	mov	r3, r9
 800d1a0:	bfa8      	it	ge
 800d1a2:	4643      	movge	r3, r8
 800d1a4:	42bb      	cmp	r3, r7
 800d1a6:	bfa8      	it	ge
 800d1a8:	463b      	movge	r3, r7
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	bfc2      	ittt	gt
 800d1ae:	eba8 0803 	subgt.w	r8, r8, r3
 800d1b2:	1aff      	subgt	r7, r7, r3
 800d1b4:	eba9 0903 	subgt.w	r9, r9, r3
 800d1b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	dd17      	ble.n	800d1ee <_strtod_l+0x75e>
 800d1be:	4631      	mov	r1, r6
 800d1c0:	461a      	mov	r2, r3
 800d1c2:	4620      	mov	r0, r4
 800d1c4:	f001 ff3a 	bl	800f03c <__pow5mult>
 800d1c8:	4606      	mov	r6, r0
 800d1ca:	2800      	cmp	r0, #0
 800d1cc:	f43f aea8 	beq.w	800cf20 <_strtod_l+0x490>
 800d1d0:	4601      	mov	r1, r0
 800d1d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d1d4:	4620      	mov	r0, r4
 800d1d6:	f001 fe87 	bl	800eee8 <__multiply>
 800d1da:	900b      	str	r0, [sp, #44]	; 0x2c
 800d1dc:	2800      	cmp	r0, #0
 800d1de:	f43f ae9f 	beq.w	800cf20 <_strtod_l+0x490>
 800d1e2:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d1e4:	4620      	mov	r0, r4
 800d1e6:	f001 fd67 	bl	800ecb8 <_Bfree>
 800d1ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d1ec:	9318      	str	r3, [sp, #96]	; 0x60
 800d1ee:	f1b8 0f00 	cmp.w	r8, #0
 800d1f2:	f300 808c 	bgt.w	800d30e <_strtod_l+0x87e>
 800d1f6:	9b06      	ldr	r3, [sp, #24]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	dd08      	ble.n	800d20e <_strtod_l+0x77e>
 800d1fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d1fe:	9905      	ldr	r1, [sp, #20]
 800d200:	4620      	mov	r0, r4
 800d202:	f001 ff1b 	bl	800f03c <__pow5mult>
 800d206:	9005      	str	r0, [sp, #20]
 800d208:	2800      	cmp	r0, #0
 800d20a:	f43f ae89 	beq.w	800cf20 <_strtod_l+0x490>
 800d20e:	2f00      	cmp	r7, #0
 800d210:	dd08      	ble.n	800d224 <_strtod_l+0x794>
 800d212:	9905      	ldr	r1, [sp, #20]
 800d214:	463a      	mov	r2, r7
 800d216:	4620      	mov	r0, r4
 800d218:	f001 ff6a 	bl	800f0f0 <__lshift>
 800d21c:	9005      	str	r0, [sp, #20]
 800d21e:	2800      	cmp	r0, #0
 800d220:	f43f ae7e 	beq.w	800cf20 <_strtod_l+0x490>
 800d224:	f1b9 0f00 	cmp.w	r9, #0
 800d228:	dd08      	ble.n	800d23c <_strtod_l+0x7ac>
 800d22a:	4631      	mov	r1, r6
 800d22c:	464a      	mov	r2, r9
 800d22e:	4620      	mov	r0, r4
 800d230:	f001 ff5e 	bl	800f0f0 <__lshift>
 800d234:	4606      	mov	r6, r0
 800d236:	2800      	cmp	r0, #0
 800d238:	f43f ae72 	beq.w	800cf20 <_strtod_l+0x490>
 800d23c:	9a05      	ldr	r2, [sp, #20]
 800d23e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d240:	4620      	mov	r0, r4
 800d242:	f001 ffe1 	bl	800f208 <__mdiff>
 800d246:	4605      	mov	r5, r0
 800d248:	2800      	cmp	r0, #0
 800d24a:	f43f ae69 	beq.w	800cf20 <_strtod_l+0x490>
 800d24e:	68c3      	ldr	r3, [r0, #12]
 800d250:	930b      	str	r3, [sp, #44]	; 0x2c
 800d252:	2300      	movs	r3, #0
 800d254:	60c3      	str	r3, [r0, #12]
 800d256:	4631      	mov	r1, r6
 800d258:	f001 ffba 	bl	800f1d0 <__mcmp>
 800d25c:	2800      	cmp	r0, #0
 800d25e:	da60      	bge.n	800d322 <_strtod_l+0x892>
 800d260:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d262:	ea53 030a 	orrs.w	r3, r3, sl
 800d266:	f040 8082 	bne.w	800d36e <_strtod_l+0x8de>
 800d26a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d17d      	bne.n	800d36e <_strtod_l+0x8de>
 800d272:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d276:	0d1b      	lsrs	r3, r3, #20
 800d278:	051b      	lsls	r3, r3, #20
 800d27a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d27e:	d976      	bls.n	800d36e <_strtod_l+0x8de>
 800d280:	696b      	ldr	r3, [r5, #20]
 800d282:	b913      	cbnz	r3, 800d28a <_strtod_l+0x7fa>
 800d284:	692b      	ldr	r3, [r5, #16]
 800d286:	2b01      	cmp	r3, #1
 800d288:	dd71      	ble.n	800d36e <_strtod_l+0x8de>
 800d28a:	4629      	mov	r1, r5
 800d28c:	2201      	movs	r2, #1
 800d28e:	4620      	mov	r0, r4
 800d290:	f001 ff2e 	bl	800f0f0 <__lshift>
 800d294:	4631      	mov	r1, r6
 800d296:	4605      	mov	r5, r0
 800d298:	f001 ff9a 	bl	800f1d0 <__mcmp>
 800d29c:	2800      	cmp	r0, #0
 800d29e:	dd66      	ble.n	800d36e <_strtod_l+0x8de>
 800d2a0:	9904      	ldr	r1, [sp, #16]
 800d2a2:	4a53      	ldr	r2, [pc, #332]	; (800d3f0 <_strtod_l+0x960>)
 800d2a4:	465b      	mov	r3, fp
 800d2a6:	2900      	cmp	r1, #0
 800d2a8:	f000 8081 	beq.w	800d3ae <_strtod_l+0x91e>
 800d2ac:	ea02 010b 	and.w	r1, r2, fp
 800d2b0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800d2b4:	dc7b      	bgt.n	800d3ae <_strtod_l+0x91e>
 800d2b6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800d2ba:	f77f aea9 	ble.w	800d010 <_strtod_l+0x580>
 800d2be:	4b4d      	ldr	r3, [pc, #308]	; (800d3f4 <_strtod_l+0x964>)
 800d2c0:	4650      	mov	r0, sl
 800d2c2:	4659      	mov	r1, fp
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	f7f3 f99f 	bl	8000608 <__aeabi_dmul>
 800d2ca:	460b      	mov	r3, r1
 800d2cc:	4303      	orrs	r3, r0
 800d2ce:	bf08      	it	eq
 800d2d0:	2322      	moveq	r3, #34	; 0x22
 800d2d2:	4682      	mov	sl, r0
 800d2d4:	468b      	mov	fp, r1
 800d2d6:	bf08      	it	eq
 800d2d8:	6023      	streq	r3, [r4, #0]
 800d2da:	e62b      	b.n	800cf34 <_strtod_l+0x4a4>
 800d2dc:	f04f 32ff 	mov.w	r2, #4294967295
 800d2e0:	fa02 f303 	lsl.w	r3, r2, r3
 800d2e4:	ea03 0a0a 	and.w	sl, r3, sl
 800d2e8:	e6e3      	b.n	800d0b2 <_strtod_l+0x622>
 800d2ea:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800d2ee:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800d2f2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800d2f6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800d2fa:	fa01 f308 	lsl.w	r3, r1, r8
 800d2fe:	9308      	str	r3, [sp, #32]
 800d300:	910d      	str	r1, [sp, #52]	; 0x34
 800d302:	e746      	b.n	800d192 <_strtod_l+0x702>
 800d304:	2300      	movs	r3, #0
 800d306:	9308      	str	r3, [sp, #32]
 800d308:	2301      	movs	r3, #1
 800d30a:	930d      	str	r3, [sp, #52]	; 0x34
 800d30c:	e741      	b.n	800d192 <_strtod_l+0x702>
 800d30e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d310:	4642      	mov	r2, r8
 800d312:	4620      	mov	r0, r4
 800d314:	f001 feec 	bl	800f0f0 <__lshift>
 800d318:	9018      	str	r0, [sp, #96]	; 0x60
 800d31a:	2800      	cmp	r0, #0
 800d31c:	f47f af6b 	bne.w	800d1f6 <_strtod_l+0x766>
 800d320:	e5fe      	b.n	800cf20 <_strtod_l+0x490>
 800d322:	465f      	mov	r7, fp
 800d324:	d16e      	bne.n	800d404 <_strtod_l+0x974>
 800d326:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d328:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d32c:	b342      	cbz	r2, 800d380 <_strtod_l+0x8f0>
 800d32e:	4a32      	ldr	r2, [pc, #200]	; (800d3f8 <_strtod_l+0x968>)
 800d330:	4293      	cmp	r3, r2
 800d332:	d128      	bne.n	800d386 <_strtod_l+0x8f6>
 800d334:	9b04      	ldr	r3, [sp, #16]
 800d336:	4651      	mov	r1, sl
 800d338:	b1eb      	cbz	r3, 800d376 <_strtod_l+0x8e6>
 800d33a:	4b2d      	ldr	r3, [pc, #180]	; (800d3f0 <_strtod_l+0x960>)
 800d33c:	403b      	ands	r3, r7
 800d33e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d342:	f04f 32ff 	mov.w	r2, #4294967295
 800d346:	d819      	bhi.n	800d37c <_strtod_l+0x8ec>
 800d348:	0d1b      	lsrs	r3, r3, #20
 800d34a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d34e:	fa02 f303 	lsl.w	r3, r2, r3
 800d352:	4299      	cmp	r1, r3
 800d354:	d117      	bne.n	800d386 <_strtod_l+0x8f6>
 800d356:	4b29      	ldr	r3, [pc, #164]	; (800d3fc <_strtod_l+0x96c>)
 800d358:	429f      	cmp	r7, r3
 800d35a:	d102      	bne.n	800d362 <_strtod_l+0x8d2>
 800d35c:	3101      	adds	r1, #1
 800d35e:	f43f addf 	beq.w	800cf20 <_strtod_l+0x490>
 800d362:	4b23      	ldr	r3, [pc, #140]	; (800d3f0 <_strtod_l+0x960>)
 800d364:	403b      	ands	r3, r7
 800d366:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800d36a:	f04f 0a00 	mov.w	sl, #0
 800d36e:	9b04      	ldr	r3, [sp, #16]
 800d370:	2b00      	cmp	r3, #0
 800d372:	d1a4      	bne.n	800d2be <_strtod_l+0x82e>
 800d374:	e5de      	b.n	800cf34 <_strtod_l+0x4a4>
 800d376:	f04f 33ff 	mov.w	r3, #4294967295
 800d37a:	e7ea      	b.n	800d352 <_strtod_l+0x8c2>
 800d37c:	4613      	mov	r3, r2
 800d37e:	e7e8      	b.n	800d352 <_strtod_l+0x8c2>
 800d380:	ea53 030a 	orrs.w	r3, r3, sl
 800d384:	d08c      	beq.n	800d2a0 <_strtod_l+0x810>
 800d386:	9b08      	ldr	r3, [sp, #32]
 800d388:	b1db      	cbz	r3, 800d3c2 <_strtod_l+0x932>
 800d38a:	423b      	tst	r3, r7
 800d38c:	d0ef      	beq.n	800d36e <_strtod_l+0x8de>
 800d38e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d390:	9a04      	ldr	r2, [sp, #16]
 800d392:	4650      	mov	r0, sl
 800d394:	4659      	mov	r1, fp
 800d396:	b1c3      	cbz	r3, 800d3ca <_strtod_l+0x93a>
 800d398:	f7ff fb5c 	bl	800ca54 <sulp>
 800d39c:	4602      	mov	r2, r0
 800d39e:	460b      	mov	r3, r1
 800d3a0:	ec51 0b18 	vmov	r0, r1, d8
 800d3a4:	f7f2 ff7a 	bl	800029c <__adddf3>
 800d3a8:	4682      	mov	sl, r0
 800d3aa:	468b      	mov	fp, r1
 800d3ac:	e7df      	b.n	800d36e <_strtod_l+0x8de>
 800d3ae:	4013      	ands	r3, r2
 800d3b0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d3b4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d3b8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d3bc:	f04f 3aff 	mov.w	sl, #4294967295
 800d3c0:	e7d5      	b.n	800d36e <_strtod_l+0x8de>
 800d3c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d3c4:	ea13 0f0a 	tst.w	r3, sl
 800d3c8:	e7e0      	b.n	800d38c <_strtod_l+0x8fc>
 800d3ca:	f7ff fb43 	bl	800ca54 <sulp>
 800d3ce:	4602      	mov	r2, r0
 800d3d0:	460b      	mov	r3, r1
 800d3d2:	ec51 0b18 	vmov	r0, r1, d8
 800d3d6:	f7f2 ff5f 	bl	8000298 <__aeabi_dsub>
 800d3da:	2200      	movs	r2, #0
 800d3dc:	2300      	movs	r3, #0
 800d3de:	4682      	mov	sl, r0
 800d3e0:	468b      	mov	fp, r1
 800d3e2:	f7f3 fb79 	bl	8000ad8 <__aeabi_dcmpeq>
 800d3e6:	2800      	cmp	r0, #0
 800d3e8:	d0c1      	beq.n	800d36e <_strtod_l+0x8de>
 800d3ea:	e611      	b.n	800d010 <_strtod_l+0x580>
 800d3ec:	fffffc02 	.word	0xfffffc02
 800d3f0:	7ff00000 	.word	0x7ff00000
 800d3f4:	39500000 	.word	0x39500000
 800d3f8:	000fffff 	.word	0x000fffff
 800d3fc:	7fefffff 	.word	0x7fefffff
 800d400:	08011908 	.word	0x08011908
 800d404:	4631      	mov	r1, r6
 800d406:	4628      	mov	r0, r5
 800d408:	f002 f860 	bl	800f4cc <__ratio>
 800d40c:	ec59 8b10 	vmov	r8, r9, d0
 800d410:	ee10 0a10 	vmov	r0, s0
 800d414:	2200      	movs	r2, #0
 800d416:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d41a:	4649      	mov	r1, r9
 800d41c:	f7f3 fb70 	bl	8000b00 <__aeabi_dcmple>
 800d420:	2800      	cmp	r0, #0
 800d422:	d07a      	beq.n	800d51a <_strtod_l+0xa8a>
 800d424:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d426:	2b00      	cmp	r3, #0
 800d428:	d04a      	beq.n	800d4c0 <_strtod_l+0xa30>
 800d42a:	4b95      	ldr	r3, [pc, #596]	; (800d680 <_strtod_l+0xbf0>)
 800d42c:	2200      	movs	r2, #0
 800d42e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d432:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800d680 <_strtod_l+0xbf0>
 800d436:	f04f 0800 	mov.w	r8, #0
 800d43a:	4b92      	ldr	r3, [pc, #584]	; (800d684 <_strtod_l+0xbf4>)
 800d43c:	403b      	ands	r3, r7
 800d43e:	930d      	str	r3, [sp, #52]	; 0x34
 800d440:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d442:	4b91      	ldr	r3, [pc, #580]	; (800d688 <_strtod_l+0xbf8>)
 800d444:	429a      	cmp	r2, r3
 800d446:	f040 80b0 	bne.w	800d5aa <_strtod_l+0xb1a>
 800d44a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d44e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800d452:	ec4b ab10 	vmov	d0, sl, fp
 800d456:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d45a:	f001 ff5f 	bl	800f31c <__ulp>
 800d45e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d462:	ec53 2b10 	vmov	r2, r3, d0
 800d466:	f7f3 f8cf 	bl	8000608 <__aeabi_dmul>
 800d46a:	4652      	mov	r2, sl
 800d46c:	465b      	mov	r3, fp
 800d46e:	f7f2 ff15 	bl	800029c <__adddf3>
 800d472:	460b      	mov	r3, r1
 800d474:	4983      	ldr	r1, [pc, #524]	; (800d684 <_strtod_l+0xbf4>)
 800d476:	4a85      	ldr	r2, [pc, #532]	; (800d68c <_strtod_l+0xbfc>)
 800d478:	4019      	ands	r1, r3
 800d47a:	4291      	cmp	r1, r2
 800d47c:	4682      	mov	sl, r0
 800d47e:	d960      	bls.n	800d542 <_strtod_l+0xab2>
 800d480:	ee18 3a90 	vmov	r3, s17
 800d484:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800d488:	4293      	cmp	r3, r2
 800d48a:	d104      	bne.n	800d496 <_strtod_l+0xa06>
 800d48c:	ee18 3a10 	vmov	r3, s16
 800d490:	3301      	adds	r3, #1
 800d492:	f43f ad45 	beq.w	800cf20 <_strtod_l+0x490>
 800d496:	f8df b200 	ldr.w	fp, [pc, #512]	; 800d698 <_strtod_l+0xc08>
 800d49a:	f04f 3aff 	mov.w	sl, #4294967295
 800d49e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d4a0:	4620      	mov	r0, r4
 800d4a2:	f001 fc09 	bl	800ecb8 <_Bfree>
 800d4a6:	9905      	ldr	r1, [sp, #20]
 800d4a8:	4620      	mov	r0, r4
 800d4aa:	f001 fc05 	bl	800ecb8 <_Bfree>
 800d4ae:	4631      	mov	r1, r6
 800d4b0:	4620      	mov	r0, r4
 800d4b2:	f001 fc01 	bl	800ecb8 <_Bfree>
 800d4b6:	4629      	mov	r1, r5
 800d4b8:	4620      	mov	r0, r4
 800d4ba:	f001 fbfd 	bl	800ecb8 <_Bfree>
 800d4be:	e61a      	b.n	800d0f6 <_strtod_l+0x666>
 800d4c0:	f1ba 0f00 	cmp.w	sl, #0
 800d4c4:	d11b      	bne.n	800d4fe <_strtod_l+0xa6e>
 800d4c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d4ca:	b9f3      	cbnz	r3, 800d50a <_strtod_l+0xa7a>
 800d4cc:	4b6c      	ldr	r3, [pc, #432]	; (800d680 <_strtod_l+0xbf0>)
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	4640      	mov	r0, r8
 800d4d2:	4649      	mov	r1, r9
 800d4d4:	f7f3 fb0a 	bl	8000aec <__aeabi_dcmplt>
 800d4d8:	b9d0      	cbnz	r0, 800d510 <_strtod_l+0xa80>
 800d4da:	4640      	mov	r0, r8
 800d4dc:	4649      	mov	r1, r9
 800d4de:	4b6c      	ldr	r3, [pc, #432]	; (800d690 <_strtod_l+0xc00>)
 800d4e0:	2200      	movs	r2, #0
 800d4e2:	f7f3 f891 	bl	8000608 <__aeabi_dmul>
 800d4e6:	4680      	mov	r8, r0
 800d4e8:	4689      	mov	r9, r1
 800d4ea:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d4ee:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800d4f2:	9315      	str	r3, [sp, #84]	; 0x54
 800d4f4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800d4f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d4fc:	e79d      	b.n	800d43a <_strtod_l+0x9aa>
 800d4fe:	f1ba 0f01 	cmp.w	sl, #1
 800d502:	d102      	bne.n	800d50a <_strtod_l+0xa7a>
 800d504:	2f00      	cmp	r7, #0
 800d506:	f43f ad83 	beq.w	800d010 <_strtod_l+0x580>
 800d50a:	4b62      	ldr	r3, [pc, #392]	; (800d694 <_strtod_l+0xc04>)
 800d50c:	2200      	movs	r2, #0
 800d50e:	e78e      	b.n	800d42e <_strtod_l+0x99e>
 800d510:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800d690 <_strtod_l+0xc00>
 800d514:	f04f 0800 	mov.w	r8, #0
 800d518:	e7e7      	b.n	800d4ea <_strtod_l+0xa5a>
 800d51a:	4b5d      	ldr	r3, [pc, #372]	; (800d690 <_strtod_l+0xc00>)
 800d51c:	4640      	mov	r0, r8
 800d51e:	4649      	mov	r1, r9
 800d520:	2200      	movs	r2, #0
 800d522:	f7f3 f871 	bl	8000608 <__aeabi_dmul>
 800d526:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d528:	4680      	mov	r8, r0
 800d52a:	4689      	mov	r9, r1
 800d52c:	b933      	cbnz	r3, 800d53c <_strtod_l+0xaac>
 800d52e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d532:	900e      	str	r0, [sp, #56]	; 0x38
 800d534:	930f      	str	r3, [sp, #60]	; 0x3c
 800d536:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d53a:	e7dd      	b.n	800d4f8 <_strtod_l+0xa68>
 800d53c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800d540:	e7f9      	b.n	800d536 <_strtod_l+0xaa6>
 800d542:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800d546:	9b04      	ldr	r3, [sp, #16]
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d1a8      	bne.n	800d49e <_strtod_l+0xa0e>
 800d54c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d550:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d552:	0d1b      	lsrs	r3, r3, #20
 800d554:	051b      	lsls	r3, r3, #20
 800d556:	429a      	cmp	r2, r3
 800d558:	d1a1      	bne.n	800d49e <_strtod_l+0xa0e>
 800d55a:	4640      	mov	r0, r8
 800d55c:	4649      	mov	r1, r9
 800d55e:	f7f3 fbb3 	bl	8000cc8 <__aeabi_d2lz>
 800d562:	f7f3 f823 	bl	80005ac <__aeabi_l2d>
 800d566:	4602      	mov	r2, r0
 800d568:	460b      	mov	r3, r1
 800d56a:	4640      	mov	r0, r8
 800d56c:	4649      	mov	r1, r9
 800d56e:	f7f2 fe93 	bl	8000298 <__aeabi_dsub>
 800d572:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d574:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d578:	ea43 030a 	orr.w	r3, r3, sl
 800d57c:	4313      	orrs	r3, r2
 800d57e:	4680      	mov	r8, r0
 800d580:	4689      	mov	r9, r1
 800d582:	d055      	beq.n	800d630 <_strtod_l+0xba0>
 800d584:	a336      	add	r3, pc, #216	; (adr r3, 800d660 <_strtod_l+0xbd0>)
 800d586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d58a:	f7f3 faaf 	bl	8000aec <__aeabi_dcmplt>
 800d58e:	2800      	cmp	r0, #0
 800d590:	f47f acd0 	bne.w	800cf34 <_strtod_l+0x4a4>
 800d594:	a334      	add	r3, pc, #208	; (adr r3, 800d668 <_strtod_l+0xbd8>)
 800d596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d59a:	4640      	mov	r0, r8
 800d59c:	4649      	mov	r1, r9
 800d59e:	f7f3 fac3 	bl	8000b28 <__aeabi_dcmpgt>
 800d5a2:	2800      	cmp	r0, #0
 800d5a4:	f43f af7b 	beq.w	800d49e <_strtod_l+0xa0e>
 800d5a8:	e4c4      	b.n	800cf34 <_strtod_l+0x4a4>
 800d5aa:	9b04      	ldr	r3, [sp, #16]
 800d5ac:	b333      	cbz	r3, 800d5fc <_strtod_l+0xb6c>
 800d5ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d5b0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d5b4:	d822      	bhi.n	800d5fc <_strtod_l+0xb6c>
 800d5b6:	a32e      	add	r3, pc, #184	; (adr r3, 800d670 <_strtod_l+0xbe0>)
 800d5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5bc:	4640      	mov	r0, r8
 800d5be:	4649      	mov	r1, r9
 800d5c0:	f7f3 fa9e 	bl	8000b00 <__aeabi_dcmple>
 800d5c4:	b1a0      	cbz	r0, 800d5f0 <_strtod_l+0xb60>
 800d5c6:	4649      	mov	r1, r9
 800d5c8:	4640      	mov	r0, r8
 800d5ca:	f7f3 faf5 	bl	8000bb8 <__aeabi_d2uiz>
 800d5ce:	2801      	cmp	r0, #1
 800d5d0:	bf38      	it	cc
 800d5d2:	2001      	movcc	r0, #1
 800d5d4:	f7f2 ff9e 	bl	8000514 <__aeabi_ui2d>
 800d5d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d5da:	4680      	mov	r8, r0
 800d5dc:	4689      	mov	r9, r1
 800d5de:	bb23      	cbnz	r3, 800d62a <_strtod_l+0xb9a>
 800d5e0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d5e4:	9010      	str	r0, [sp, #64]	; 0x40
 800d5e6:	9311      	str	r3, [sp, #68]	; 0x44
 800d5e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d5ec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d5f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d5f4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d5f8:	1a9b      	subs	r3, r3, r2
 800d5fa:	9309      	str	r3, [sp, #36]	; 0x24
 800d5fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d600:	eeb0 0a48 	vmov.f32	s0, s16
 800d604:	eef0 0a68 	vmov.f32	s1, s17
 800d608:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d60c:	f001 fe86 	bl	800f31c <__ulp>
 800d610:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d614:	ec53 2b10 	vmov	r2, r3, d0
 800d618:	f7f2 fff6 	bl	8000608 <__aeabi_dmul>
 800d61c:	ec53 2b18 	vmov	r2, r3, d8
 800d620:	f7f2 fe3c 	bl	800029c <__adddf3>
 800d624:	4682      	mov	sl, r0
 800d626:	468b      	mov	fp, r1
 800d628:	e78d      	b.n	800d546 <_strtod_l+0xab6>
 800d62a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800d62e:	e7db      	b.n	800d5e8 <_strtod_l+0xb58>
 800d630:	a311      	add	r3, pc, #68	; (adr r3, 800d678 <_strtod_l+0xbe8>)
 800d632:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d636:	f7f3 fa59 	bl	8000aec <__aeabi_dcmplt>
 800d63a:	e7b2      	b.n	800d5a2 <_strtod_l+0xb12>
 800d63c:	2300      	movs	r3, #0
 800d63e:	930a      	str	r3, [sp, #40]	; 0x28
 800d640:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d642:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d644:	6013      	str	r3, [r2, #0]
 800d646:	f7ff ba6b 	b.w	800cb20 <_strtod_l+0x90>
 800d64a:	2a65      	cmp	r2, #101	; 0x65
 800d64c:	f43f ab5f 	beq.w	800cd0e <_strtod_l+0x27e>
 800d650:	2a45      	cmp	r2, #69	; 0x45
 800d652:	f43f ab5c 	beq.w	800cd0e <_strtod_l+0x27e>
 800d656:	2301      	movs	r3, #1
 800d658:	f7ff bb94 	b.w	800cd84 <_strtod_l+0x2f4>
 800d65c:	f3af 8000 	nop.w
 800d660:	94a03595 	.word	0x94a03595
 800d664:	3fdfffff 	.word	0x3fdfffff
 800d668:	35afe535 	.word	0x35afe535
 800d66c:	3fe00000 	.word	0x3fe00000
 800d670:	ffc00000 	.word	0xffc00000
 800d674:	41dfffff 	.word	0x41dfffff
 800d678:	94a03595 	.word	0x94a03595
 800d67c:	3fcfffff 	.word	0x3fcfffff
 800d680:	3ff00000 	.word	0x3ff00000
 800d684:	7ff00000 	.word	0x7ff00000
 800d688:	7fe00000 	.word	0x7fe00000
 800d68c:	7c9fffff 	.word	0x7c9fffff
 800d690:	3fe00000 	.word	0x3fe00000
 800d694:	bff00000 	.word	0xbff00000
 800d698:	7fefffff 	.word	0x7fefffff

0800d69c <_strtod_r>:
 800d69c:	4b01      	ldr	r3, [pc, #4]	; (800d6a4 <_strtod_r+0x8>)
 800d69e:	f7ff b9f7 	b.w	800ca90 <_strtod_l>
 800d6a2:	bf00      	nop
 800d6a4:	20000334 	.word	0x20000334

0800d6a8 <_strtol_l.constprop.0>:
 800d6a8:	2b01      	cmp	r3, #1
 800d6aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6ae:	d001      	beq.n	800d6b4 <_strtol_l.constprop.0+0xc>
 800d6b0:	2b24      	cmp	r3, #36	; 0x24
 800d6b2:	d906      	bls.n	800d6c2 <_strtol_l.constprop.0+0x1a>
 800d6b4:	f7fe fae6 	bl	800bc84 <__errno>
 800d6b8:	2316      	movs	r3, #22
 800d6ba:	6003      	str	r3, [r0, #0]
 800d6bc:	2000      	movs	r0, #0
 800d6be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6c2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800d7a8 <_strtol_l.constprop.0+0x100>
 800d6c6:	460d      	mov	r5, r1
 800d6c8:	462e      	mov	r6, r5
 800d6ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d6ce:	f814 700c 	ldrb.w	r7, [r4, ip]
 800d6d2:	f017 0708 	ands.w	r7, r7, #8
 800d6d6:	d1f7      	bne.n	800d6c8 <_strtol_l.constprop.0+0x20>
 800d6d8:	2c2d      	cmp	r4, #45	; 0x2d
 800d6da:	d132      	bne.n	800d742 <_strtol_l.constprop.0+0x9a>
 800d6dc:	782c      	ldrb	r4, [r5, #0]
 800d6de:	2701      	movs	r7, #1
 800d6e0:	1cb5      	adds	r5, r6, #2
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d05b      	beq.n	800d79e <_strtol_l.constprop.0+0xf6>
 800d6e6:	2b10      	cmp	r3, #16
 800d6e8:	d109      	bne.n	800d6fe <_strtol_l.constprop.0+0x56>
 800d6ea:	2c30      	cmp	r4, #48	; 0x30
 800d6ec:	d107      	bne.n	800d6fe <_strtol_l.constprop.0+0x56>
 800d6ee:	782c      	ldrb	r4, [r5, #0]
 800d6f0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d6f4:	2c58      	cmp	r4, #88	; 0x58
 800d6f6:	d14d      	bne.n	800d794 <_strtol_l.constprop.0+0xec>
 800d6f8:	786c      	ldrb	r4, [r5, #1]
 800d6fa:	2310      	movs	r3, #16
 800d6fc:	3502      	adds	r5, #2
 800d6fe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800d702:	f108 38ff 	add.w	r8, r8, #4294967295
 800d706:	f04f 0c00 	mov.w	ip, #0
 800d70a:	fbb8 f9f3 	udiv	r9, r8, r3
 800d70e:	4666      	mov	r6, ip
 800d710:	fb03 8a19 	mls	sl, r3, r9, r8
 800d714:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d718:	f1be 0f09 	cmp.w	lr, #9
 800d71c:	d816      	bhi.n	800d74c <_strtol_l.constprop.0+0xa4>
 800d71e:	4674      	mov	r4, lr
 800d720:	42a3      	cmp	r3, r4
 800d722:	dd24      	ble.n	800d76e <_strtol_l.constprop.0+0xc6>
 800d724:	f1bc 0f00 	cmp.w	ip, #0
 800d728:	db1e      	blt.n	800d768 <_strtol_l.constprop.0+0xc0>
 800d72a:	45b1      	cmp	r9, r6
 800d72c:	d31c      	bcc.n	800d768 <_strtol_l.constprop.0+0xc0>
 800d72e:	d101      	bne.n	800d734 <_strtol_l.constprop.0+0x8c>
 800d730:	45a2      	cmp	sl, r4
 800d732:	db19      	blt.n	800d768 <_strtol_l.constprop.0+0xc0>
 800d734:	fb06 4603 	mla	r6, r6, r3, r4
 800d738:	f04f 0c01 	mov.w	ip, #1
 800d73c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d740:	e7e8      	b.n	800d714 <_strtol_l.constprop.0+0x6c>
 800d742:	2c2b      	cmp	r4, #43	; 0x2b
 800d744:	bf04      	itt	eq
 800d746:	782c      	ldrbeq	r4, [r5, #0]
 800d748:	1cb5      	addeq	r5, r6, #2
 800d74a:	e7ca      	b.n	800d6e2 <_strtol_l.constprop.0+0x3a>
 800d74c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800d750:	f1be 0f19 	cmp.w	lr, #25
 800d754:	d801      	bhi.n	800d75a <_strtol_l.constprop.0+0xb2>
 800d756:	3c37      	subs	r4, #55	; 0x37
 800d758:	e7e2      	b.n	800d720 <_strtol_l.constprop.0+0x78>
 800d75a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800d75e:	f1be 0f19 	cmp.w	lr, #25
 800d762:	d804      	bhi.n	800d76e <_strtol_l.constprop.0+0xc6>
 800d764:	3c57      	subs	r4, #87	; 0x57
 800d766:	e7db      	b.n	800d720 <_strtol_l.constprop.0+0x78>
 800d768:	f04f 3cff 	mov.w	ip, #4294967295
 800d76c:	e7e6      	b.n	800d73c <_strtol_l.constprop.0+0x94>
 800d76e:	f1bc 0f00 	cmp.w	ip, #0
 800d772:	da05      	bge.n	800d780 <_strtol_l.constprop.0+0xd8>
 800d774:	2322      	movs	r3, #34	; 0x22
 800d776:	6003      	str	r3, [r0, #0]
 800d778:	4646      	mov	r6, r8
 800d77a:	b942      	cbnz	r2, 800d78e <_strtol_l.constprop.0+0xe6>
 800d77c:	4630      	mov	r0, r6
 800d77e:	e79e      	b.n	800d6be <_strtol_l.constprop.0+0x16>
 800d780:	b107      	cbz	r7, 800d784 <_strtol_l.constprop.0+0xdc>
 800d782:	4276      	negs	r6, r6
 800d784:	2a00      	cmp	r2, #0
 800d786:	d0f9      	beq.n	800d77c <_strtol_l.constprop.0+0xd4>
 800d788:	f1bc 0f00 	cmp.w	ip, #0
 800d78c:	d000      	beq.n	800d790 <_strtol_l.constprop.0+0xe8>
 800d78e:	1e69      	subs	r1, r5, #1
 800d790:	6011      	str	r1, [r2, #0]
 800d792:	e7f3      	b.n	800d77c <_strtol_l.constprop.0+0xd4>
 800d794:	2430      	movs	r4, #48	; 0x30
 800d796:	2b00      	cmp	r3, #0
 800d798:	d1b1      	bne.n	800d6fe <_strtol_l.constprop.0+0x56>
 800d79a:	2308      	movs	r3, #8
 800d79c:	e7af      	b.n	800d6fe <_strtol_l.constprop.0+0x56>
 800d79e:	2c30      	cmp	r4, #48	; 0x30
 800d7a0:	d0a5      	beq.n	800d6ee <_strtol_l.constprop.0+0x46>
 800d7a2:	230a      	movs	r3, #10
 800d7a4:	e7ab      	b.n	800d6fe <_strtol_l.constprop.0+0x56>
 800d7a6:	bf00      	nop
 800d7a8:	08011931 	.word	0x08011931

0800d7ac <_strtol_r>:
 800d7ac:	f7ff bf7c 	b.w	800d6a8 <_strtol_l.constprop.0>

0800d7b0 <_vsniprintf_r>:
 800d7b0:	b530      	push	{r4, r5, lr}
 800d7b2:	4614      	mov	r4, r2
 800d7b4:	2c00      	cmp	r4, #0
 800d7b6:	b09b      	sub	sp, #108	; 0x6c
 800d7b8:	4605      	mov	r5, r0
 800d7ba:	461a      	mov	r2, r3
 800d7bc:	da05      	bge.n	800d7ca <_vsniprintf_r+0x1a>
 800d7be:	238b      	movs	r3, #139	; 0x8b
 800d7c0:	6003      	str	r3, [r0, #0]
 800d7c2:	f04f 30ff 	mov.w	r0, #4294967295
 800d7c6:	b01b      	add	sp, #108	; 0x6c
 800d7c8:	bd30      	pop	{r4, r5, pc}
 800d7ca:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d7ce:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d7d2:	bf14      	ite	ne
 800d7d4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d7d8:	4623      	moveq	r3, r4
 800d7da:	9302      	str	r3, [sp, #8]
 800d7dc:	9305      	str	r3, [sp, #20]
 800d7de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d7e2:	9100      	str	r1, [sp, #0]
 800d7e4:	9104      	str	r1, [sp, #16]
 800d7e6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d7ea:	4669      	mov	r1, sp
 800d7ec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d7ee:	f002 f837 	bl	800f860 <_svfiprintf_r>
 800d7f2:	1c43      	adds	r3, r0, #1
 800d7f4:	bfbc      	itt	lt
 800d7f6:	238b      	movlt	r3, #139	; 0x8b
 800d7f8:	602b      	strlt	r3, [r5, #0]
 800d7fa:	2c00      	cmp	r4, #0
 800d7fc:	d0e3      	beq.n	800d7c6 <_vsniprintf_r+0x16>
 800d7fe:	9b00      	ldr	r3, [sp, #0]
 800d800:	2200      	movs	r2, #0
 800d802:	701a      	strb	r2, [r3, #0]
 800d804:	e7df      	b.n	800d7c6 <_vsniprintf_r+0x16>
	...

0800d808 <vsniprintf>:
 800d808:	b507      	push	{r0, r1, r2, lr}
 800d80a:	9300      	str	r3, [sp, #0]
 800d80c:	4613      	mov	r3, r2
 800d80e:	460a      	mov	r2, r1
 800d810:	4601      	mov	r1, r0
 800d812:	4803      	ldr	r0, [pc, #12]	; (800d820 <vsniprintf+0x18>)
 800d814:	6800      	ldr	r0, [r0, #0]
 800d816:	f7ff ffcb 	bl	800d7b0 <_vsniprintf_r>
 800d81a:	b003      	add	sp, #12
 800d81c:	f85d fb04 	ldr.w	pc, [sp], #4
 800d820:	200002cc 	.word	0x200002cc

0800d824 <quorem>:
 800d824:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d828:	6903      	ldr	r3, [r0, #16]
 800d82a:	690c      	ldr	r4, [r1, #16]
 800d82c:	42a3      	cmp	r3, r4
 800d82e:	4607      	mov	r7, r0
 800d830:	f2c0 8081 	blt.w	800d936 <quorem+0x112>
 800d834:	3c01      	subs	r4, #1
 800d836:	f101 0814 	add.w	r8, r1, #20
 800d83a:	f100 0514 	add.w	r5, r0, #20
 800d83e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d842:	9301      	str	r3, [sp, #4]
 800d844:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d848:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d84c:	3301      	adds	r3, #1
 800d84e:	429a      	cmp	r2, r3
 800d850:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d854:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d858:	fbb2 f6f3 	udiv	r6, r2, r3
 800d85c:	d331      	bcc.n	800d8c2 <quorem+0x9e>
 800d85e:	f04f 0e00 	mov.w	lr, #0
 800d862:	4640      	mov	r0, r8
 800d864:	46ac      	mov	ip, r5
 800d866:	46f2      	mov	sl, lr
 800d868:	f850 2b04 	ldr.w	r2, [r0], #4
 800d86c:	b293      	uxth	r3, r2
 800d86e:	fb06 e303 	mla	r3, r6, r3, lr
 800d872:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d876:	b29b      	uxth	r3, r3
 800d878:	ebaa 0303 	sub.w	r3, sl, r3
 800d87c:	f8dc a000 	ldr.w	sl, [ip]
 800d880:	0c12      	lsrs	r2, r2, #16
 800d882:	fa13 f38a 	uxtah	r3, r3, sl
 800d886:	fb06 e202 	mla	r2, r6, r2, lr
 800d88a:	9300      	str	r3, [sp, #0]
 800d88c:	9b00      	ldr	r3, [sp, #0]
 800d88e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d892:	b292      	uxth	r2, r2
 800d894:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d898:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d89c:	f8bd 3000 	ldrh.w	r3, [sp]
 800d8a0:	4581      	cmp	r9, r0
 800d8a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d8a6:	f84c 3b04 	str.w	r3, [ip], #4
 800d8aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d8ae:	d2db      	bcs.n	800d868 <quorem+0x44>
 800d8b0:	f855 300b 	ldr.w	r3, [r5, fp]
 800d8b4:	b92b      	cbnz	r3, 800d8c2 <quorem+0x9e>
 800d8b6:	9b01      	ldr	r3, [sp, #4]
 800d8b8:	3b04      	subs	r3, #4
 800d8ba:	429d      	cmp	r5, r3
 800d8bc:	461a      	mov	r2, r3
 800d8be:	d32e      	bcc.n	800d91e <quorem+0xfa>
 800d8c0:	613c      	str	r4, [r7, #16]
 800d8c2:	4638      	mov	r0, r7
 800d8c4:	f001 fc84 	bl	800f1d0 <__mcmp>
 800d8c8:	2800      	cmp	r0, #0
 800d8ca:	db24      	blt.n	800d916 <quorem+0xf2>
 800d8cc:	3601      	adds	r6, #1
 800d8ce:	4628      	mov	r0, r5
 800d8d0:	f04f 0c00 	mov.w	ip, #0
 800d8d4:	f858 2b04 	ldr.w	r2, [r8], #4
 800d8d8:	f8d0 e000 	ldr.w	lr, [r0]
 800d8dc:	b293      	uxth	r3, r2
 800d8de:	ebac 0303 	sub.w	r3, ip, r3
 800d8e2:	0c12      	lsrs	r2, r2, #16
 800d8e4:	fa13 f38e 	uxtah	r3, r3, lr
 800d8e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d8ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d8f0:	b29b      	uxth	r3, r3
 800d8f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d8f6:	45c1      	cmp	r9, r8
 800d8f8:	f840 3b04 	str.w	r3, [r0], #4
 800d8fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d900:	d2e8      	bcs.n	800d8d4 <quorem+0xb0>
 800d902:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d906:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d90a:	b922      	cbnz	r2, 800d916 <quorem+0xf2>
 800d90c:	3b04      	subs	r3, #4
 800d90e:	429d      	cmp	r5, r3
 800d910:	461a      	mov	r2, r3
 800d912:	d30a      	bcc.n	800d92a <quorem+0x106>
 800d914:	613c      	str	r4, [r7, #16]
 800d916:	4630      	mov	r0, r6
 800d918:	b003      	add	sp, #12
 800d91a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d91e:	6812      	ldr	r2, [r2, #0]
 800d920:	3b04      	subs	r3, #4
 800d922:	2a00      	cmp	r2, #0
 800d924:	d1cc      	bne.n	800d8c0 <quorem+0x9c>
 800d926:	3c01      	subs	r4, #1
 800d928:	e7c7      	b.n	800d8ba <quorem+0x96>
 800d92a:	6812      	ldr	r2, [r2, #0]
 800d92c:	3b04      	subs	r3, #4
 800d92e:	2a00      	cmp	r2, #0
 800d930:	d1f0      	bne.n	800d914 <quorem+0xf0>
 800d932:	3c01      	subs	r4, #1
 800d934:	e7eb      	b.n	800d90e <quorem+0xea>
 800d936:	2000      	movs	r0, #0
 800d938:	e7ee      	b.n	800d918 <quorem+0xf4>
 800d93a:	0000      	movs	r0, r0
 800d93c:	0000      	movs	r0, r0
	...

0800d940 <_dtoa_r>:
 800d940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d944:	ed2d 8b04 	vpush	{d8-d9}
 800d948:	ec57 6b10 	vmov	r6, r7, d0
 800d94c:	b093      	sub	sp, #76	; 0x4c
 800d94e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d950:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d954:	9106      	str	r1, [sp, #24]
 800d956:	ee10 aa10 	vmov	sl, s0
 800d95a:	4604      	mov	r4, r0
 800d95c:	9209      	str	r2, [sp, #36]	; 0x24
 800d95e:	930c      	str	r3, [sp, #48]	; 0x30
 800d960:	46bb      	mov	fp, r7
 800d962:	b975      	cbnz	r5, 800d982 <_dtoa_r+0x42>
 800d964:	2010      	movs	r0, #16
 800d966:	f001 f94d 	bl	800ec04 <malloc>
 800d96a:	4602      	mov	r2, r0
 800d96c:	6260      	str	r0, [r4, #36]	; 0x24
 800d96e:	b920      	cbnz	r0, 800d97a <_dtoa_r+0x3a>
 800d970:	4ba7      	ldr	r3, [pc, #668]	; (800dc10 <_dtoa_r+0x2d0>)
 800d972:	21ea      	movs	r1, #234	; 0xea
 800d974:	48a7      	ldr	r0, [pc, #668]	; (800dc14 <_dtoa_r+0x2d4>)
 800d976:	f002 f8ad 	bl	800fad4 <__assert_func>
 800d97a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d97e:	6005      	str	r5, [r0, #0]
 800d980:	60c5      	str	r5, [r0, #12]
 800d982:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d984:	6819      	ldr	r1, [r3, #0]
 800d986:	b151      	cbz	r1, 800d99e <_dtoa_r+0x5e>
 800d988:	685a      	ldr	r2, [r3, #4]
 800d98a:	604a      	str	r2, [r1, #4]
 800d98c:	2301      	movs	r3, #1
 800d98e:	4093      	lsls	r3, r2
 800d990:	608b      	str	r3, [r1, #8]
 800d992:	4620      	mov	r0, r4
 800d994:	f001 f990 	bl	800ecb8 <_Bfree>
 800d998:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d99a:	2200      	movs	r2, #0
 800d99c:	601a      	str	r2, [r3, #0]
 800d99e:	1e3b      	subs	r3, r7, #0
 800d9a0:	bfaa      	itet	ge
 800d9a2:	2300      	movge	r3, #0
 800d9a4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d9a8:	f8c8 3000 	strge.w	r3, [r8]
 800d9ac:	4b9a      	ldr	r3, [pc, #616]	; (800dc18 <_dtoa_r+0x2d8>)
 800d9ae:	bfbc      	itt	lt
 800d9b0:	2201      	movlt	r2, #1
 800d9b2:	f8c8 2000 	strlt.w	r2, [r8]
 800d9b6:	ea33 030b 	bics.w	r3, r3, fp
 800d9ba:	d11b      	bne.n	800d9f4 <_dtoa_r+0xb4>
 800d9bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d9be:	f242 730f 	movw	r3, #9999	; 0x270f
 800d9c2:	6013      	str	r3, [r2, #0]
 800d9c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d9c8:	4333      	orrs	r3, r6
 800d9ca:	f000 8592 	beq.w	800e4f2 <_dtoa_r+0xbb2>
 800d9ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d9d0:	b963      	cbnz	r3, 800d9ec <_dtoa_r+0xac>
 800d9d2:	4b92      	ldr	r3, [pc, #584]	; (800dc1c <_dtoa_r+0x2dc>)
 800d9d4:	e022      	b.n	800da1c <_dtoa_r+0xdc>
 800d9d6:	4b92      	ldr	r3, [pc, #584]	; (800dc20 <_dtoa_r+0x2e0>)
 800d9d8:	9301      	str	r3, [sp, #4]
 800d9da:	3308      	adds	r3, #8
 800d9dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d9de:	6013      	str	r3, [r2, #0]
 800d9e0:	9801      	ldr	r0, [sp, #4]
 800d9e2:	b013      	add	sp, #76	; 0x4c
 800d9e4:	ecbd 8b04 	vpop	{d8-d9}
 800d9e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9ec:	4b8b      	ldr	r3, [pc, #556]	; (800dc1c <_dtoa_r+0x2dc>)
 800d9ee:	9301      	str	r3, [sp, #4]
 800d9f0:	3303      	adds	r3, #3
 800d9f2:	e7f3      	b.n	800d9dc <_dtoa_r+0x9c>
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	4650      	mov	r0, sl
 800d9fa:	4659      	mov	r1, fp
 800d9fc:	f7f3 f86c 	bl	8000ad8 <__aeabi_dcmpeq>
 800da00:	ec4b ab19 	vmov	d9, sl, fp
 800da04:	4680      	mov	r8, r0
 800da06:	b158      	cbz	r0, 800da20 <_dtoa_r+0xe0>
 800da08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800da0a:	2301      	movs	r3, #1
 800da0c:	6013      	str	r3, [r2, #0]
 800da0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800da10:	2b00      	cmp	r3, #0
 800da12:	f000 856b 	beq.w	800e4ec <_dtoa_r+0xbac>
 800da16:	4883      	ldr	r0, [pc, #524]	; (800dc24 <_dtoa_r+0x2e4>)
 800da18:	6018      	str	r0, [r3, #0]
 800da1a:	1e43      	subs	r3, r0, #1
 800da1c:	9301      	str	r3, [sp, #4]
 800da1e:	e7df      	b.n	800d9e0 <_dtoa_r+0xa0>
 800da20:	ec4b ab10 	vmov	d0, sl, fp
 800da24:	aa10      	add	r2, sp, #64	; 0x40
 800da26:	a911      	add	r1, sp, #68	; 0x44
 800da28:	4620      	mov	r0, r4
 800da2a:	f001 fcf3 	bl	800f414 <__d2b>
 800da2e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800da32:	ee08 0a10 	vmov	s16, r0
 800da36:	2d00      	cmp	r5, #0
 800da38:	f000 8084 	beq.w	800db44 <_dtoa_r+0x204>
 800da3c:	ee19 3a90 	vmov	r3, s19
 800da40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800da44:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800da48:	4656      	mov	r6, sl
 800da4a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800da4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800da52:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800da56:	4b74      	ldr	r3, [pc, #464]	; (800dc28 <_dtoa_r+0x2e8>)
 800da58:	2200      	movs	r2, #0
 800da5a:	4630      	mov	r0, r6
 800da5c:	4639      	mov	r1, r7
 800da5e:	f7f2 fc1b 	bl	8000298 <__aeabi_dsub>
 800da62:	a365      	add	r3, pc, #404	; (adr r3, 800dbf8 <_dtoa_r+0x2b8>)
 800da64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da68:	f7f2 fdce 	bl	8000608 <__aeabi_dmul>
 800da6c:	a364      	add	r3, pc, #400	; (adr r3, 800dc00 <_dtoa_r+0x2c0>)
 800da6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da72:	f7f2 fc13 	bl	800029c <__adddf3>
 800da76:	4606      	mov	r6, r0
 800da78:	4628      	mov	r0, r5
 800da7a:	460f      	mov	r7, r1
 800da7c:	f7f2 fd5a 	bl	8000534 <__aeabi_i2d>
 800da80:	a361      	add	r3, pc, #388	; (adr r3, 800dc08 <_dtoa_r+0x2c8>)
 800da82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da86:	f7f2 fdbf 	bl	8000608 <__aeabi_dmul>
 800da8a:	4602      	mov	r2, r0
 800da8c:	460b      	mov	r3, r1
 800da8e:	4630      	mov	r0, r6
 800da90:	4639      	mov	r1, r7
 800da92:	f7f2 fc03 	bl	800029c <__adddf3>
 800da96:	4606      	mov	r6, r0
 800da98:	460f      	mov	r7, r1
 800da9a:	f7f3 f865 	bl	8000b68 <__aeabi_d2iz>
 800da9e:	2200      	movs	r2, #0
 800daa0:	9000      	str	r0, [sp, #0]
 800daa2:	2300      	movs	r3, #0
 800daa4:	4630      	mov	r0, r6
 800daa6:	4639      	mov	r1, r7
 800daa8:	f7f3 f820 	bl	8000aec <__aeabi_dcmplt>
 800daac:	b150      	cbz	r0, 800dac4 <_dtoa_r+0x184>
 800daae:	9800      	ldr	r0, [sp, #0]
 800dab0:	f7f2 fd40 	bl	8000534 <__aeabi_i2d>
 800dab4:	4632      	mov	r2, r6
 800dab6:	463b      	mov	r3, r7
 800dab8:	f7f3 f80e 	bl	8000ad8 <__aeabi_dcmpeq>
 800dabc:	b910      	cbnz	r0, 800dac4 <_dtoa_r+0x184>
 800dabe:	9b00      	ldr	r3, [sp, #0]
 800dac0:	3b01      	subs	r3, #1
 800dac2:	9300      	str	r3, [sp, #0]
 800dac4:	9b00      	ldr	r3, [sp, #0]
 800dac6:	2b16      	cmp	r3, #22
 800dac8:	d85a      	bhi.n	800db80 <_dtoa_r+0x240>
 800daca:	9a00      	ldr	r2, [sp, #0]
 800dacc:	4b57      	ldr	r3, [pc, #348]	; (800dc2c <_dtoa_r+0x2ec>)
 800dace:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dad6:	ec51 0b19 	vmov	r0, r1, d9
 800dada:	f7f3 f807 	bl	8000aec <__aeabi_dcmplt>
 800dade:	2800      	cmp	r0, #0
 800dae0:	d050      	beq.n	800db84 <_dtoa_r+0x244>
 800dae2:	9b00      	ldr	r3, [sp, #0]
 800dae4:	3b01      	subs	r3, #1
 800dae6:	9300      	str	r3, [sp, #0]
 800dae8:	2300      	movs	r3, #0
 800daea:	930b      	str	r3, [sp, #44]	; 0x2c
 800daec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800daee:	1b5d      	subs	r5, r3, r5
 800daf0:	1e6b      	subs	r3, r5, #1
 800daf2:	9305      	str	r3, [sp, #20]
 800daf4:	bf45      	ittet	mi
 800daf6:	f1c5 0301 	rsbmi	r3, r5, #1
 800dafa:	9304      	strmi	r3, [sp, #16]
 800dafc:	2300      	movpl	r3, #0
 800dafe:	2300      	movmi	r3, #0
 800db00:	bf4c      	ite	mi
 800db02:	9305      	strmi	r3, [sp, #20]
 800db04:	9304      	strpl	r3, [sp, #16]
 800db06:	9b00      	ldr	r3, [sp, #0]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	db3d      	blt.n	800db88 <_dtoa_r+0x248>
 800db0c:	9b05      	ldr	r3, [sp, #20]
 800db0e:	9a00      	ldr	r2, [sp, #0]
 800db10:	920a      	str	r2, [sp, #40]	; 0x28
 800db12:	4413      	add	r3, r2
 800db14:	9305      	str	r3, [sp, #20]
 800db16:	2300      	movs	r3, #0
 800db18:	9307      	str	r3, [sp, #28]
 800db1a:	9b06      	ldr	r3, [sp, #24]
 800db1c:	2b09      	cmp	r3, #9
 800db1e:	f200 8089 	bhi.w	800dc34 <_dtoa_r+0x2f4>
 800db22:	2b05      	cmp	r3, #5
 800db24:	bfc4      	itt	gt
 800db26:	3b04      	subgt	r3, #4
 800db28:	9306      	strgt	r3, [sp, #24]
 800db2a:	9b06      	ldr	r3, [sp, #24]
 800db2c:	f1a3 0302 	sub.w	r3, r3, #2
 800db30:	bfcc      	ite	gt
 800db32:	2500      	movgt	r5, #0
 800db34:	2501      	movle	r5, #1
 800db36:	2b03      	cmp	r3, #3
 800db38:	f200 8087 	bhi.w	800dc4a <_dtoa_r+0x30a>
 800db3c:	e8df f003 	tbb	[pc, r3]
 800db40:	59383a2d 	.word	0x59383a2d
 800db44:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800db48:	441d      	add	r5, r3
 800db4a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800db4e:	2b20      	cmp	r3, #32
 800db50:	bfc1      	itttt	gt
 800db52:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800db56:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800db5a:	fa0b f303 	lslgt.w	r3, fp, r3
 800db5e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800db62:	bfda      	itte	le
 800db64:	f1c3 0320 	rsble	r3, r3, #32
 800db68:	fa06 f003 	lslle.w	r0, r6, r3
 800db6c:	4318      	orrgt	r0, r3
 800db6e:	f7f2 fcd1 	bl	8000514 <__aeabi_ui2d>
 800db72:	2301      	movs	r3, #1
 800db74:	4606      	mov	r6, r0
 800db76:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800db7a:	3d01      	subs	r5, #1
 800db7c:	930e      	str	r3, [sp, #56]	; 0x38
 800db7e:	e76a      	b.n	800da56 <_dtoa_r+0x116>
 800db80:	2301      	movs	r3, #1
 800db82:	e7b2      	b.n	800daea <_dtoa_r+0x1aa>
 800db84:	900b      	str	r0, [sp, #44]	; 0x2c
 800db86:	e7b1      	b.n	800daec <_dtoa_r+0x1ac>
 800db88:	9b04      	ldr	r3, [sp, #16]
 800db8a:	9a00      	ldr	r2, [sp, #0]
 800db8c:	1a9b      	subs	r3, r3, r2
 800db8e:	9304      	str	r3, [sp, #16]
 800db90:	4253      	negs	r3, r2
 800db92:	9307      	str	r3, [sp, #28]
 800db94:	2300      	movs	r3, #0
 800db96:	930a      	str	r3, [sp, #40]	; 0x28
 800db98:	e7bf      	b.n	800db1a <_dtoa_r+0x1da>
 800db9a:	2300      	movs	r3, #0
 800db9c:	9308      	str	r3, [sp, #32]
 800db9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	dc55      	bgt.n	800dc50 <_dtoa_r+0x310>
 800dba4:	2301      	movs	r3, #1
 800dba6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800dbaa:	461a      	mov	r2, r3
 800dbac:	9209      	str	r2, [sp, #36]	; 0x24
 800dbae:	e00c      	b.n	800dbca <_dtoa_r+0x28a>
 800dbb0:	2301      	movs	r3, #1
 800dbb2:	e7f3      	b.n	800db9c <_dtoa_r+0x25c>
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dbb8:	9308      	str	r3, [sp, #32]
 800dbba:	9b00      	ldr	r3, [sp, #0]
 800dbbc:	4413      	add	r3, r2
 800dbbe:	9302      	str	r3, [sp, #8]
 800dbc0:	3301      	adds	r3, #1
 800dbc2:	2b01      	cmp	r3, #1
 800dbc4:	9303      	str	r3, [sp, #12]
 800dbc6:	bfb8      	it	lt
 800dbc8:	2301      	movlt	r3, #1
 800dbca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800dbcc:	2200      	movs	r2, #0
 800dbce:	6042      	str	r2, [r0, #4]
 800dbd0:	2204      	movs	r2, #4
 800dbd2:	f102 0614 	add.w	r6, r2, #20
 800dbd6:	429e      	cmp	r6, r3
 800dbd8:	6841      	ldr	r1, [r0, #4]
 800dbda:	d93d      	bls.n	800dc58 <_dtoa_r+0x318>
 800dbdc:	4620      	mov	r0, r4
 800dbde:	f001 f82b 	bl	800ec38 <_Balloc>
 800dbe2:	9001      	str	r0, [sp, #4]
 800dbe4:	2800      	cmp	r0, #0
 800dbe6:	d13b      	bne.n	800dc60 <_dtoa_r+0x320>
 800dbe8:	4b11      	ldr	r3, [pc, #68]	; (800dc30 <_dtoa_r+0x2f0>)
 800dbea:	4602      	mov	r2, r0
 800dbec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800dbf0:	e6c0      	b.n	800d974 <_dtoa_r+0x34>
 800dbf2:	2301      	movs	r3, #1
 800dbf4:	e7df      	b.n	800dbb6 <_dtoa_r+0x276>
 800dbf6:	bf00      	nop
 800dbf8:	636f4361 	.word	0x636f4361
 800dbfc:	3fd287a7 	.word	0x3fd287a7
 800dc00:	8b60c8b3 	.word	0x8b60c8b3
 800dc04:	3fc68a28 	.word	0x3fc68a28
 800dc08:	509f79fb 	.word	0x509f79fb
 800dc0c:	3fd34413 	.word	0x3fd34413
 800dc10:	08011a3e 	.word	0x08011a3e
 800dc14:	08011a55 	.word	0x08011a55
 800dc18:	7ff00000 	.word	0x7ff00000
 800dc1c:	08011a3a 	.word	0x08011a3a
 800dc20:	08011a31 	.word	0x08011a31
 800dc24:	080118b1 	.word	0x080118b1
 800dc28:	3ff80000 	.word	0x3ff80000
 800dc2c:	08011bc0 	.word	0x08011bc0
 800dc30:	08011ab0 	.word	0x08011ab0
 800dc34:	2501      	movs	r5, #1
 800dc36:	2300      	movs	r3, #0
 800dc38:	9306      	str	r3, [sp, #24]
 800dc3a:	9508      	str	r5, [sp, #32]
 800dc3c:	f04f 33ff 	mov.w	r3, #4294967295
 800dc40:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800dc44:	2200      	movs	r2, #0
 800dc46:	2312      	movs	r3, #18
 800dc48:	e7b0      	b.n	800dbac <_dtoa_r+0x26c>
 800dc4a:	2301      	movs	r3, #1
 800dc4c:	9308      	str	r3, [sp, #32]
 800dc4e:	e7f5      	b.n	800dc3c <_dtoa_r+0x2fc>
 800dc50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc52:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800dc56:	e7b8      	b.n	800dbca <_dtoa_r+0x28a>
 800dc58:	3101      	adds	r1, #1
 800dc5a:	6041      	str	r1, [r0, #4]
 800dc5c:	0052      	lsls	r2, r2, #1
 800dc5e:	e7b8      	b.n	800dbd2 <_dtoa_r+0x292>
 800dc60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dc62:	9a01      	ldr	r2, [sp, #4]
 800dc64:	601a      	str	r2, [r3, #0]
 800dc66:	9b03      	ldr	r3, [sp, #12]
 800dc68:	2b0e      	cmp	r3, #14
 800dc6a:	f200 809d 	bhi.w	800dda8 <_dtoa_r+0x468>
 800dc6e:	2d00      	cmp	r5, #0
 800dc70:	f000 809a 	beq.w	800dda8 <_dtoa_r+0x468>
 800dc74:	9b00      	ldr	r3, [sp, #0]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	dd32      	ble.n	800dce0 <_dtoa_r+0x3a0>
 800dc7a:	4ab7      	ldr	r2, [pc, #732]	; (800df58 <_dtoa_r+0x618>)
 800dc7c:	f003 030f 	and.w	r3, r3, #15
 800dc80:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800dc84:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dc88:	9b00      	ldr	r3, [sp, #0]
 800dc8a:	05d8      	lsls	r0, r3, #23
 800dc8c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800dc90:	d516      	bpl.n	800dcc0 <_dtoa_r+0x380>
 800dc92:	4bb2      	ldr	r3, [pc, #712]	; (800df5c <_dtoa_r+0x61c>)
 800dc94:	ec51 0b19 	vmov	r0, r1, d9
 800dc98:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dc9c:	f7f2 fdde 	bl	800085c <__aeabi_ddiv>
 800dca0:	f007 070f 	and.w	r7, r7, #15
 800dca4:	4682      	mov	sl, r0
 800dca6:	468b      	mov	fp, r1
 800dca8:	2503      	movs	r5, #3
 800dcaa:	4eac      	ldr	r6, [pc, #688]	; (800df5c <_dtoa_r+0x61c>)
 800dcac:	b957      	cbnz	r7, 800dcc4 <_dtoa_r+0x384>
 800dcae:	4642      	mov	r2, r8
 800dcb0:	464b      	mov	r3, r9
 800dcb2:	4650      	mov	r0, sl
 800dcb4:	4659      	mov	r1, fp
 800dcb6:	f7f2 fdd1 	bl	800085c <__aeabi_ddiv>
 800dcba:	4682      	mov	sl, r0
 800dcbc:	468b      	mov	fp, r1
 800dcbe:	e028      	b.n	800dd12 <_dtoa_r+0x3d2>
 800dcc0:	2502      	movs	r5, #2
 800dcc2:	e7f2      	b.n	800dcaa <_dtoa_r+0x36a>
 800dcc4:	07f9      	lsls	r1, r7, #31
 800dcc6:	d508      	bpl.n	800dcda <_dtoa_r+0x39a>
 800dcc8:	4640      	mov	r0, r8
 800dcca:	4649      	mov	r1, r9
 800dccc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dcd0:	f7f2 fc9a 	bl	8000608 <__aeabi_dmul>
 800dcd4:	3501      	adds	r5, #1
 800dcd6:	4680      	mov	r8, r0
 800dcd8:	4689      	mov	r9, r1
 800dcda:	107f      	asrs	r7, r7, #1
 800dcdc:	3608      	adds	r6, #8
 800dcde:	e7e5      	b.n	800dcac <_dtoa_r+0x36c>
 800dce0:	f000 809b 	beq.w	800de1a <_dtoa_r+0x4da>
 800dce4:	9b00      	ldr	r3, [sp, #0]
 800dce6:	4f9d      	ldr	r7, [pc, #628]	; (800df5c <_dtoa_r+0x61c>)
 800dce8:	425e      	negs	r6, r3
 800dcea:	4b9b      	ldr	r3, [pc, #620]	; (800df58 <_dtoa_r+0x618>)
 800dcec:	f006 020f 	and.w	r2, r6, #15
 800dcf0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dcf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcf8:	ec51 0b19 	vmov	r0, r1, d9
 800dcfc:	f7f2 fc84 	bl	8000608 <__aeabi_dmul>
 800dd00:	1136      	asrs	r6, r6, #4
 800dd02:	4682      	mov	sl, r0
 800dd04:	468b      	mov	fp, r1
 800dd06:	2300      	movs	r3, #0
 800dd08:	2502      	movs	r5, #2
 800dd0a:	2e00      	cmp	r6, #0
 800dd0c:	d17a      	bne.n	800de04 <_dtoa_r+0x4c4>
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d1d3      	bne.n	800dcba <_dtoa_r+0x37a>
 800dd12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	f000 8082 	beq.w	800de1e <_dtoa_r+0x4de>
 800dd1a:	4b91      	ldr	r3, [pc, #580]	; (800df60 <_dtoa_r+0x620>)
 800dd1c:	2200      	movs	r2, #0
 800dd1e:	4650      	mov	r0, sl
 800dd20:	4659      	mov	r1, fp
 800dd22:	f7f2 fee3 	bl	8000aec <__aeabi_dcmplt>
 800dd26:	2800      	cmp	r0, #0
 800dd28:	d079      	beq.n	800de1e <_dtoa_r+0x4de>
 800dd2a:	9b03      	ldr	r3, [sp, #12]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d076      	beq.n	800de1e <_dtoa_r+0x4de>
 800dd30:	9b02      	ldr	r3, [sp, #8]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	dd36      	ble.n	800dda4 <_dtoa_r+0x464>
 800dd36:	9b00      	ldr	r3, [sp, #0]
 800dd38:	4650      	mov	r0, sl
 800dd3a:	4659      	mov	r1, fp
 800dd3c:	1e5f      	subs	r7, r3, #1
 800dd3e:	2200      	movs	r2, #0
 800dd40:	4b88      	ldr	r3, [pc, #544]	; (800df64 <_dtoa_r+0x624>)
 800dd42:	f7f2 fc61 	bl	8000608 <__aeabi_dmul>
 800dd46:	9e02      	ldr	r6, [sp, #8]
 800dd48:	4682      	mov	sl, r0
 800dd4a:	468b      	mov	fp, r1
 800dd4c:	3501      	adds	r5, #1
 800dd4e:	4628      	mov	r0, r5
 800dd50:	f7f2 fbf0 	bl	8000534 <__aeabi_i2d>
 800dd54:	4652      	mov	r2, sl
 800dd56:	465b      	mov	r3, fp
 800dd58:	f7f2 fc56 	bl	8000608 <__aeabi_dmul>
 800dd5c:	4b82      	ldr	r3, [pc, #520]	; (800df68 <_dtoa_r+0x628>)
 800dd5e:	2200      	movs	r2, #0
 800dd60:	f7f2 fa9c 	bl	800029c <__adddf3>
 800dd64:	46d0      	mov	r8, sl
 800dd66:	46d9      	mov	r9, fp
 800dd68:	4682      	mov	sl, r0
 800dd6a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800dd6e:	2e00      	cmp	r6, #0
 800dd70:	d158      	bne.n	800de24 <_dtoa_r+0x4e4>
 800dd72:	4b7e      	ldr	r3, [pc, #504]	; (800df6c <_dtoa_r+0x62c>)
 800dd74:	2200      	movs	r2, #0
 800dd76:	4640      	mov	r0, r8
 800dd78:	4649      	mov	r1, r9
 800dd7a:	f7f2 fa8d 	bl	8000298 <__aeabi_dsub>
 800dd7e:	4652      	mov	r2, sl
 800dd80:	465b      	mov	r3, fp
 800dd82:	4680      	mov	r8, r0
 800dd84:	4689      	mov	r9, r1
 800dd86:	f7f2 fecf 	bl	8000b28 <__aeabi_dcmpgt>
 800dd8a:	2800      	cmp	r0, #0
 800dd8c:	f040 8295 	bne.w	800e2ba <_dtoa_r+0x97a>
 800dd90:	4652      	mov	r2, sl
 800dd92:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800dd96:	4640      	mov	r0, r8
 800dd98:	4649      	mov	r1, r9
 800dd9a:	f7f2 fea7 	bl	8000aec <__aeabi_dcmplt>
 800dd9e:	2800      	cmp	r0, #0
 800dda0:	f040 8289 	bne.w	800e2b6 <_dtoa_r+0x976>
 800dda4:	ec5b ab19 	vmov	sl, fp, d9
 800dda8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	f2c0 8148 	blt.w	800e040 <_dtoa_r+0x700>
 800ddb0:	9a00      	ldr	r2, [sp, #0]
 800ddb2:	2a0e      	cmp	r2, #14
 800ddb4:	f300 8144 	bgt.w	800e040 <_dtoa_r+0x700>
 800ddb8:	4b67      	ldr	r3, [pc, #412]	; (800df58 <_dtoa_r+0x618>)
 800ddba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ddbe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ddc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	f280 80d5 	bge.w	800df74 <_dtoa_r+0x634>
 800ddca:	9b03      	ldr	r3, [sp, #12]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	f300 80d1 	bgt.w	800df74 <_dtoa_r+0x634>
 800ddd2:	f040 826f 	bne.w	800e2b4 <_dtoa_r+0x974>
 800ddd6:	4b65      	ldr	r3, [pc, #404]	; (800df6c <_dtoa_r+0x62c>)
 800ddd8:	2200      	movs	r2, #0
 800ddda:	4640      	mov	r0, r8
 800dddc:	4649      	mov	r1, r9
 800ddde:	f7f2 fc13 	bl	8000608 <__aeabi_dmul>
 800dde2:	4652      	mov	r2, sl
 800dde4:	465b      	mov	r3, fp
 800dde6:	f7f2 fe95 	bl	8000b14 <__aeabi_dcmpge>
 800ddea:	9e03      	ldr	r6, [sp, #12]
 800ddec:	4637      	mov	r7, r6
 800ddee:	2800      	cmp	r0, #0
 800ddf0:	f040 8245 	bne.w	800e27e <_dtoa_r+0x93e>
 800ddf4:	9d01      	ldr	r5, [sp, #4]
 800ddf6:	2331      	movs	r3, #49	; 0x31
 800ddf8:	f805 3b01 	strb.w	r3, [r5], #1
 800ddfc:	9b00      	ldr	r3, [sp, #0]
 800ddfe:	3301      	adds	r3, #1
 800de00:	9300      	str	r3, [sp, #0]
 800de02:	e240      	b.n	800e286 <_dtoa_r+0x946>
 800de04:	07f2      	lsls	r2, r6, #31
 800de06:	d505      	bpl.n	800de14 <_dtoa_r+0x4d4>
 800de08:	e9d7 2300 	ldrd	r2, r3, [r7]
 800de0c:	f7f2 fbfc 	bl	8000608 <__aeabi_dmul>
 800de10:	3501      	adds	r5, #1
 800de12:	2301      	movs	r3, #1
 800de14:	1076      	asrs	r6, r6, #1
 800de16:	3708      	adds	r7, #8
 800de18:	e777      	b.n	800dd0a <_dtoa_r+0x3ca>
 800de1a:	2502      	movs	r5, #2
 800de1c:	e779      	b.n	800dd12 <_dtoa_r+0x3d2>
 800de1e:	9f00      	ldr	r7, [sp, #0]
 800de20:	9e03      	ldr	r6, [sp, #12]
 800de22:	e794      	b.n	800dd4e <_dtoa_r+0x40e>
 800de24:	9901      	ldr	r1, [sp, #4]
 800de26:	4b4c      	ldr	r3, [pc, #304]	; (800df58 <_dtoa_r+0x618>)
 800de28:	4431      	add	r1, r6
 800de2a:	910d      	str	r1, [sp, #52]	; 0x34
 800de2c:	9908      	ldr	r1, [sp, #32]
 800de2e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800de32:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800de36:	2900      	cmp	r1, #0
 800de38:	d043      	beq.n	800dec2 <_dtoa_r+0x582>
 800de3a:	494d      	ldr	r1, [pc, #308]	; (800df70 <_dtoa_r+0x630>)
 800de3c:	2000      	movs	r0, #0
 800de3e:	f7f2 fd0d 	bl	800085c <__aeabi_ddiv>
 800de42:	4652      	mov	r2, sl
 800de44:	465b      	mov	r3, fp
 800de46:	f7f2 fa27 	bl	8000298 <__aeabi_dsub>
 800de4a:	9d01      	ldr	r5, [sp, #4]
 800de4c:	4682      	mov	sl, r0
 800de4e:	468b      	mov	fp, r1
 800de50:	4649      	mov	r1, r9
 800de52:	4640      	mov	r0, r8
 800de54:	f7f2 fe88 	bl	8000b68 <__aeabi_d2iz>
 800de58:	4606      	mov	r6, r0
 800de5a:	f7f2 fb6b 	bl	8000534 <__aeabi_i2d>
 800de5e:	4602      	mov	r2, r0
 800de60:	460b      	mov	r3, r1
 800de62:	4640      	mov	r0, r8
 800de64:	4649      	mov	r1, r9
 800de66:	f7f2 fa17 	bl	8000298 <__aeabi_dsub>
 800de6a:	3630      	adds	r6, #48	; 0x30
 800de6c:	f805 6b01 	strb.w	r6, [r5], #1
 800de70:	4652      	mov	r2, sl
 800de72:	465b      	mov	r3, fp
 800de74:	4680      	mov	r8, r0
 800de76:	4689      	mov	r9, r1
 800de78:	f7f2 fe38 	bl	8000aec <__aeabi_dcmplt>
 800de7c:	2800      	cmp	r0, #0
 800de7e:	d163      	bne.n	800df48 <_dtoa_r+0x608>
 800de80:	4642      	mov	r2, r8
 800de82:	464b      	mov	r3, r9
 800de84:	4936      	ldr	r1, [pc, #216]	; (800df60 <_dtoa_r+0x620>)
 800de86:	2000      	movs	r0, #0
 800de88:	f7f2 fa06 	bl	8000298 <__aeabi_dsub>
 800de8c:	4652      	mov	r2, sl
 800de8e:	465b      	mov	r3, fp
 800de90:	f7f2 fe2c 	bl	8000aec <__aeabi_dcmplt>
 800de94:	2800      	cmp	r0, #0
 800de96:	f040 80b5 	bne.w	800e004 <_dtoa_r+0x6c4>
 800de9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800de9c:	429d      	cmp	r5, r3
 800de9e:	d081      	beq.n	800dda4 <_dtoa_r+0x464>
 800dea0:	4b30      	ldr	r3, [pc, #192]	; (800df64 <_dtoa_r+0x624>)
 800dea2:	2200      	movs	r2, #0
 800dea4:	4650      	mov	r0, sl
 800dea6:	4659      	mov	r1, fp
 800dea8:	f7f2 fbae 	bl	8000608 <__aeabi_dmul>
 800deac:	4b2d      	ldr	r3, [pc, #180]	; (800df64 <_dtoa_r+0x624>)
 800deae:	4682      	mov	sl, r0
 800deb0:	468b      	mov	fp, r1
 800deb2:	4640      	mov	r0, r8
 800deb4:	4649      	mov	r1, r9
 800deb6:	2200      	movs	r2, #0
 800deb8:	f7f2 fba6 	bl	8000608 <__aeabi_dmul>
 800debc:	4680      	mov	r8, r0
 800debe:	4689      	mov	r9, r1
 800dec0:	e7c6      	b.n	800de50 <_dtoa_r+0x510>
 800dec2:	4650      	mov	r0, sl
 800dec4:	4659      	mov	r1, fp
 800dec6:	f7f2 fb9f 	bl	8000608 <__aeabi_dmul>
 800deca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800decc:	9d01      	ldr	r5, [sp, #4]
 800dece:	930f      	str	r3, [sp, #60]	; 0x3c
 800ded0:	4682      	mov	sl, r0
 800ded2:	468b      	mov	fp, r1
 800ded4:	4649      	mov	r1, r9
 800ded6:	4640      	mov	r0, r8
 800ded8:	f7f2 fe46 	bl	8000b68 <__aeabi_d2iz>
 800dedc:	4606      	mov	r6, r0
 800dede:	f7f2 fb29 	bl	8000534 <__aeabi_i2d>
 800dee2:	3630      	adds	r6, #48	; 0x30
 800dee4:	4602      	mov	r2, r0
 800dee6:	460b      	mov	r3, r1
 800dee8:	4640      	mov	r0, r8
 800deea:	4649      	mov	r1, r9
 800deec:	f7f2 f9d4 	bl	8000298 <__aeabi_dsub>
 800def0:	f805 6b01 	strb.w	r6, [r5], #1
 800def4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800def6:	429d      	cmp	r5, r3
 800def8:	4680      	mov	r8, r0
 800defa:	4689      	mov	r9, r1
 800defc:	f04f 0200 	mov.w	r2, #0
 800df00:	d124      	bne.n	800df4c <_dtoa_r+0x60c>
 800df02:	4b1b      	ldr	r3, [pc, #108]	; (800df70 <_dtoa_r+0x630>)
 800df04:	4650      	mov	r0, sl
 800df06:	4659      	mov	r1, fp
 800df08:	f7f2 f9c8 	bl	800029c <__adddf3>
 800df0c:	4602      	mov	r2, r0
 800df0e:	460b      	mov	r3, r1
 800df10:	4640      	mov	r0, r8
 800df12:	4649      	mov	r1, r9
 800df14:	f7f2 fe08 	bl	8000b28 <__aeabi_dcmpgt>
 800df18:	2800      	cmp	r0, #0
 800df1a:	d173      	bne.n	800e004 <_dtoa_r+0x6c4>
 800df1c:	4652      	mov	r2, sl
 800df1e:	465b      	mov	r3, fp
 800df20:	4913      	ldr	r1, [pc, #76]	; (800df70 <_dtoa_r+0x630>)
 800df22:	2000      	movs	r0, #0
 800df24:	f7f2 f9b8 	bl	8000298 <__aeabi_dsub>
 800df28:	4602      	mov	r2, r0
 800df2a:	460b      	mov	r3, r1
 800df2c:	4640      	mov	r0, r8
 800df2e:	4649      	mov	r1, r9
 800df30:	f7f2 fddc 	bl	8000aec <__aeabi_dcmplt>
 800df34:	2800      	cmp	r0, #0
 800df36:	f43f af35 	beq.w	800dda4 <_dtoa_r+0x464>
 800df3a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800df3c:	1e6b      	subs	r3, r5, #1
 800df3e:	930f      	str	r3, [sp, #60]	; 0x3c
 800df40:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800df44:	2b30      	cmp	r3, #48	; 0x30
 800df46:	d0f8      	beq.n	800df3a <_dtoa_r+0x5fa>
 800df48:	9700      	str	r7, [sp, #0]
 800df4a:	e049      	b.n	800dfe0 <_dtoa_r+0x6a0>
 800df4c:	4b05      	ldr	r3, [pc, #20]	; (800df64 <_dtoa_r+0x624>)
 800df4e:	f7f2 fb5b 	bl	8000608 <__aeabi_dmul>
 800df52:	4680      	mov	r8, r0
 800df54:	4689      	mov	r9, r1
 800df56:	e7bd      	b.n	800ded4 <_dtoa_r+0x594>
 800df58:	08011bc0 	.word	0x08011bc0
 800df5c:	08011b98 	.word	0x08011b98
 800df60:	3ff00000 	.word	0x3ff00000
 800df64:	40240000 	.word	0x40240000
 800df68:	401c0000 	.word	0x401c0000
 800df6c:	40140000 	.word	0x40140000
 800df70:	3fe00000 	.word	0x3fe00000
 800df74:	9d01      	ldr	r5, [sp, #4]
 800df76:	4656      	mov	r6, sl
 800df78:	465f      	mov	r7, fp
 800df7a:	4642      	mov	r2, r8
 800df7c:	464b      	mov	r3, r9
 800df7e:	4630      	mov	r0, r6
 800df80:	4639      	mov	r1, r7
 800df82:	f7f2 fc6b 	bl	800085c <__aeabi_ddiv>
 800df86:	f7f2 fdef 	bl	8000b68 <__aeabi_d2iz>
 800df8a:	4682      	mov	sl, r0
 800df8c:	f7f2 fad2 	bl	8000534 <__aeabi_i2d>
 800df90:	4642      	mov	r2, r8
 800df92:	464b      	mov	r3, r9
 800df94:	f7f2 fb38 	bl	8000608 <__aeabi_dmul>
 800df98:	4602      	mov	r2, r0
 800df9a:	460b      	mov	r3, r1
 800df9c:	4630      	mov	r0, r6
 800df9e:	4639      	mov	r1, r7
 800dfa0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800dfa4:	f7f2 f978 	bl	8000298 <__aeabi_dsub>
 800dfa8:	f805 6b01 	strb.w	r6, [r5], #1
 800dfac:	9e01      	ldr	r6, [sp, #4]
 800dfae:	9f03      	ldr	r7, [sp, #12]
 800dfb0:	1bae      	subs	r6, r5, r6
 800dfb2:	42b7      	cmp	r7, r6
 800dfb4:	4602      	mov	r2, r0
 800dfb6:	460b      	mov	r3, r1
 800dfb8:	d135      	bne.n	800e026 <_dtoa_r+0x6e6>
 800dfba:	f7f2 f96f 	bl	800029c <__adddf3>
 800dfbe:	4642      	mov	r2, r8
 800dfc0:	464b      	mov	r3, r9
 800dfc2:	4606      	mov	r6, r0
 800dfc4:	460f      	mov	r7, r1
 800dfc6:	f7f2 fdaf 	bl	8000b28 <__aeabi_dcmpgt>
 800dfca:	b9d0      	cbnz	r0, 800e002 <_dtoa_r+0x6c2>
 800dfcc:	4642      	mov	r2, r8
 800dfce:	464b      	mov	r3, r9
 800dfd0:	4630      	mov	r0, r6
 800dfd2:	4639      	mov	r1, r7
 800dfd4:	f7f2 fd80 	bl	8000ad8 <__aeabi_dcmpeq>
 800dfd8:	b110      	cbz	r0, 800dfe0 <_dtoa_r+0x6a0>
 800dfda:	f01a 0f01 	tst.w	sl, #1
 800dfde:	d110      	bne.n	800e002 <_dtoa_r+0x6c2>
 800dfe0:	4620      	mov	r0, r4
 800dfe2:	ee18 1a10 	vmov	r1, s16
 800dfe6:	f000 fe67 	bl	800ecb8 <_Bfree>
 800dfea:	2300      	movs	r3, #0
 800dfec:	9800      	ldr	r0, [sp, #0]
 800dfee:	702b      	strb	r3, [r5, #0]
 800dff0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dff2:	3001      	adds	r0, #1
 800dff4:	6018      	str	r0, [r3, #0]
 800dff6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	f43f acf1 	beq.w	800d9e0 <_dtoa_r+0xa0>
 800dffe:	601d      	str	r5, [r3, #0]
 800e000:	e4ee      	b.n	800d9e0 <_dtoa_r+0xa0>
 800e002:	9f00      	ldr	r7, [sp, #0]
 800e004:	462b      	mov	r3, r5
 800e006:	461d      	mov	r5, r3
 800e008:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e00c:	2a39      	cmp	r2, #57	; 0x39
 800e00e:	d106      	bne.n	800e01e <_dtoa_r+0x6de>
 800e010:	9a01      	ldr	r2, [sp, #4]
 800e012:	429a      	cmp	r2, r3
 800e014:	d1f7      	bne.n	800e006 <_dtoa_r+0x6c6>
 800e016:	9901      	ldr	r1, [sp, #4]
 800e018:	2230      	movs	r2, #48	; 0x30
 800e01a:	3701      	adds	r7, #1
 800e01c:	700a      	strb	r2, [r1, #0]
 800e01e:	781a      	ldrb	r2, [r3, #0]
 800e020:	3201      	adds	r2, #1
 800e022:	701a      	strb	r2, [r3, #0]
 800e024:	e790      	b.n	800df48 <_dtoa_r+0x608>
 800e026:	4ba6      	ldr	r3, [pc, #664]	; (800e2c0 <_dtoa_r+0x980>)
 800e028:	2200      	movs	r2, #0
 800e02a:	f7f2 faed 	bl	8000608 <__aeabi_dmul>
 800e02e:	2200      	movs	r2, #0
 800e030:	2300      	movs	r3, #0
 800e032:	4606      	mov	r6, r0
 800e034:	460f      	mov	r7, r1
 800e036:	f7f2 fd4f 	bl	8000ad8 <__aeabi_dcmpeq>
 800e03a:	2800      	cmp	r0, #0
 800e03c:	d09d      	beq.n	800df7a <_dtoa_r+0x63a>
 800e03e:	e7cf      	b.n	800dfe0 <_dtoa_r+0x6a0>
 800e040:	9a08      	ldr	r2, [sp, #32]
 800e042:	2a00      	cmp	r2, #0
 800e044:	f000 80d7 	beq.w	800e1f6 <_dtoa_r+0x8b6>
 800e048:	9a06      	ldr	r2, [sp, #24]
 800e04a:	2a01      	cmp	r2, #1
 800e04c:	f300 80ba 	bgt.w	800e1c4 <_dtoa_r+0x884>
 800e050:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e052:	2a00      	cmp	r2, #0
 800e054:	f000 80b2 	beq.w	800e1bc <_dtoa_r+0x87c>
 800e058:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e05c:	9e07      	ldr	r6, [sp, #28]
 800e05e:	9d04      	ldr	r5, [sp, #16]
 800e060:	9a04      	ldr	r2, [sp, #16]
 800e062:	441a      	add	r2, r3
 800e064:	9204      	str	r2, [sp, #16]
 800e066:	9a05      	ldr	r2, [sp, #20]
 800e068:	2101      	movs	r1, #1
 800e06a:	441a      	add	r2, r3
 800e06c:	4620      	mov	r0, r4
 800e06e:	9205      	str	r2, [sp, #20]
 800e070:	f000 ff24 	bl	800eebc <__i2b>
 800e074:	4607      	mov	r7, r0
 800e076:	2d00      	cmp	r5, #0
 800e078:	dd0c      	ble.n	800e094 <_dtoa_r+0x754>
 800e07a:	9b05      	ldr	r3, [sp, #20]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	dd09      	ble.n	800e094 <_dtoa_r+0x754>
 800e080:	42ab      	cmp	r3, r5
 800e082:	9a04      	ldr	r2, [sp, #16]
 800e084:	bfa8      	it	ge
 800e086:	462b      	movge	r3, r5
 800e088:	1ad2      	subs	r2, r2, r3
 800e08a:	9204      	str	r2, [sp, #16]
 800e08c:	9a05      	ldr	r2, [sp, #20]
 800e08e:	1aed      	subs	r5, r5, r3
 800e090:	1ad3      	subs	r3, r2, r3
 800e092:	9305      	str	r3, [sp, #20]
 800e094:	9b07      	ldr	r3, [sp, #28]
 800e096:	b31b      	cbz	r3, 800e0e0 <_dtoa_r+0x7a0>
 800e098:	9b08      	ldr	r3, [sp, #32]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	f000 80af 	beq.w	800e1fe <_dtoa_r+0x8be>
 800e0a0:	2e00      	cmp	r6, #0
 800e0a2:	dd13      	ble.n	800e0cc <_dtoa_r+0x78c>
 800e0a4:	4639      	mov	r1, r7
 800e0a6:	4632      	mov	r2, r6
 800e0a8:	4620      	mov	r0, r4
 800e0aa:	f000 ffc7 	bl	800f03c <__pow5mult>
 800e0ae:	ee18 2a10 	vmov	r2, s16
 800e0b2:	4601      	mov	r1, r0
 800e0b4:	4607      	mov	r7, r0
 800e0b6:	4620      	mov	r0, r4
 800e0b8:	f000 ff16 	bl	800eee8 <__multiply>
 800e0bc:	ee18 1a10 	vmov	r1, s16
 800e0c0:	4680      	mov	r8, r0
 800e0c2:	4620      	mov	r0, r4
 800e0c4:	f000 fdf8 	bl	800ecb8 <_Bfree>
 800e0c8:	ee08 8a10 	vmov	s16, r8
 800e0cc:	9b07      	ldr	r3, [sp, #28]
 800e0ce:	1b9a      	subs	r2, r3, r6
 800e0d0:	d006      	beq.n	800e0e0 <_dtoa_r+0x7a0>
 800e0d2:	ee18 1a10 	vmov	r1, s16
 800e0d6:	4620      	mov	r0, r4
 800e0d8:	f000 ffb0 	bl	800f03c <__pow5mult>
 800e0dc:	ee08 0a10 	vmov	s16, r0
 800e0e0:	2101      	movs	r1, #1
 800e0e2:	4620      	mov	r0, r4
 800e0e4:	f000 feea 	bl	800eebc <__i2b>
 800e0e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	4606      	mov	r6, r0
 800e0ee:	f340 8088 	ble.w	800e202 <_dtoa_r+0x8c2>
 800e0f2:	461a      	mov	r2, r3
 800e0f4:	4601      	mov	r1, r0
 800e0f6:	4620      	mov	r0, r4
 800e0f8:	f000 ffa0 	bl	800f03c <__pow5mult>
 800e0fc:	9b06      	ldr	r3, [sp, #24]
 800e0fe:	2b01      	cmp	r3, #1
 800e100:	4606      	mov	r6, r0
 800e102:	f340 8081 	ble.w	800e208 <_dtoa_r+0x8c8>
 800e106:	f04f 0800 	mov.w	r8, #0
 800e10a:	6933      	ldr	r3, [r6, #16]
 800e10c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e110:	6918      	ldr	r0, [r3, #16]
 800e112:	f000 fe83 	bl	800ee1c <__hi0bits>
 800e116:	f1c0 0020 	rsb	r0, r0, #32
 800e11a:	9b05      	ldr	r3, [sp, #20]
 800e11c:	4418      	add	r0, r3
 800e11e:	f010 001f 	ands.w	r0, r0, #31
 800e122:	f000 8092 	beq.w	800e24a <_dtoa_r+0x90a>
 800e126:	f1c0 0320 	rsb	r3, r0, #32
 800e12a:	2b04      	cmp	r3, #4
 800e12c:	f340 808a 	ble.w	800e244 <_dtoa_r+0x904>
 800e130:	f1c0 001c 	rsb	r0, r0, #28
 800e134:	9b04      	ldr	r3, [sp, #16]
 800e136:	4403      	add	r3, r0
 800e138:	9304      	str	r3, [sp, #16]
 800e13a:	9b05      	ldr	r3, [sp, #20]
 800e13c:	4403      	add	r3, r0
 800e13e:	4405      	add	r5, r0
 800e140:	9305      	str	r3, [sp, #20]
 800e142:	9b04      	ldr	r3, [sp, #16]
 800e144:	2b00      	cmp	r3, #0
 800e146:	dd07      	ble.n	800e158 <_dtoa_r+0x818>
 800e148:	ee18 1a10 	vmov	r1, s16
 800e14c:	461a      	mov	r2, r3
 800e14e:	4620      	mov	r0, r4
 800e150:	f000 ffce 	bl	800f0f0 <__lshift>
 800e154:	ee08 0a10 	vmov	s16, r0
 800e158:	9b05      	ldr	r3, [sp, #20]
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	dd05      	ble.n	800e16a <_dtoa_r+0x82a>
 800e15e:	4631      	mov	r1, r6
 800e160:	461a      	mov	r2, r3
 800e162:	4620      	mov	r0, r4
 800e164:	f000 ffc4 	bl	800f0f0 <__lshift>
 800e168:	4606      	mov	r6, r0
 800e16a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d06e      	beq.n	800e24e <_dtoa_r+0x90e>
 800e170:	ee18 0a10 	vmov	r0, s16
 800e174:	4631      	mov	r1, r6
 800e176:	f001 f82b 	bl	800f1d0 <__mcmp>
 800e17a:	2800      	cmp	r0, #0
 800e17c:	da67      	bge.n	800e24e <_dtoa_r+0x90e>
 800e17e:	9b00      	ldr	r3, [sp, #0]
 800e180:	3b01      	subs	r3, #1
 800e182:	ee18 1a10 	vmov	r1, s16
 800e186:	9300      	str	r3, [sp, #0]
 800e188:	220a      	movs	r2, #10
 800e18a:	2300      	movs	r3, #0
 800e18c:	4620      	mov	r0, r4
 800e18e:	f000 fdb5 	bl	800ecfc <__multadd>
 800e192:	9b08      	ldr	r3, [sp, #32]
 800e194:	ee08 0a10 	vmov	s16, r0
 800e198:	2b00      	cmp	r3, #0
 800e19a:	f000 81b1 	beq.w	800e500 <_dtoa_r+0xbc0>
 800e19e:	2300      	movs	r3, #0
 800e1a0:	4639      	mov	r1, r7
 800e1a2:	220a      	movs	r2, #10
 800e1a4:	4620      	mov	r0, r4
 800e1a6:	f000 fda9 	bl	800ecfc <__multadd>
 800e1aa:	9b02      	ldr	r3, [sp, #8]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	4607      	mov	r7, r0
 800e1b0:	f300 808e 	bgt.w	800e2d0 <_dtoa_r+0x990>
 800e1b4:	9b06      	ldr	r3, [sp, #24]
 800e1b6:	2b02      	cmp	r3, #2
 800e1b8:	dc51      	bgt.n	800e25e <_dtoa_r+0x91e>
 800e1ba:	e089      	b.n	800e2d0 <_dtoa_r+0x990>
 800e1bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e1be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e1c2:	e74b      	b.n	800e05c <_dtoa_r+0x71c>
 800e1c4:	9b03      	ldr	r3, [sp, #12]
 800e1c6:	1e5e      	subs	r6, r3, #1
 800e1c8:	9b07      	ldr	r3, [sp, #28]
 800e1ca:	42b3      	cmp	r3, r6
 800e1cc:	bfbf      	itttt	lt
 800e1ce:	9b07      	ldrlt	r3, [sp, #28]
 800e1d0:	9607      	strlt	r6, [sp, #28]
 800e1d2:	1af2      	sublt	r2, r6, r3
 800e1d4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e1d6:	bfb6      	itet	lt
 800e1d8:	189b      	addlt	r3, r3, r2
 800e1da:	1b9e      	subge	r6, r3, r6
 800e1dc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800e1de:	9b03      	ldr	r3, [sp, #12]
 800e1e0:	bfb8      	it	lt
 800e1e2:	2600      	movlt	r6, #0
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	bfb7      	itett	lt
 800e1e8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800e1ec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800e1f0:	1a9d      	sublt	r5, r3, r2
 800e1f2:	2300      	movlt	r3, #0
 800e1f4:	e734      	b.n	800e060 <_dtoa_r+0x720>
 800e1f6:	9e07      	ldr	r6, [sp, #28]
 800e1f8:	9d04      	ldr	r5, [sp, #16]
 800e1fa:	9f08      	ldr	r7, [sp, #32]
 800e1fc:	e73b      	b.n	800e076 <_dtoa_r+0x736>
 800e1fe:	9a07      	ldr	r2, [sp, #28]
 800e200:	e767      	b.n	800e0d2 <_dtoa_r+0x792>
 800e202:	9b06      	ldr	r3, [sp, #24]
 800e204:	2b01      	cmp	r3, #1
 800e206:	dc18      	bgt.n	800e23a <_dtoa_r+0x8fa>
 800e208:	f1ba 0f00 	cmp.w	sl, #0
 800e20c:	d115      	bne.n	800e23a <_dtoa_r+0x8fa>
 800e20e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e212:	b993      	cbnz	r3, 800e23a <_dtoa_r+0x8fa>
 800e214:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e218:	0d1b      	lsrs	r3, r3, #20
 800e21a:	051b      	lsls	r3, r3, #20
 800e21c:	b183      	cbz	r3, 800e240 <_dtoa_r+0x900>
 800e21e:	9b04      	ldr	r3, [sp, #16]
 800e220:	3301      	adds	r3, #1
 800e222:	9304      	str	r3, [sp, #16]
 800e224:	9b05      	ldr	r3, [sp, #20]
 800e226:	3301      	adds	r3, #1
 800e228:	9305      	str	r3, [sp, #20]
 800e22a:	f04f 0801 	mov.w	r8, #1
 800e22e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e230:	2b00      	cmp	r3, #0
 800e232:	f47f af6a 	bne.w	800e10a <_dtoa_r+0x7ca>
 800e236:	2001      	movs	r0, #1
 800e238:	e76f      	b.n	800e11a <_dtoa_r+0x7da>
 800e23a:	f04f 0800 	mov.w	r8, #0
 800e23e:	e7f6      	b.n	800e22e <_dtoa_r+0x8ee>
 800e240:	4698      	mov	r8, r3
 800e242:	e7f4      	b.n	800e22e <_dtoa_r+0x8ee>
 800e244:	f43f af7d 	beq.w	800e142 <_dtoa_r+0x802>
 800e248:	4618      	mov	r0, r3
 800e24a:	301c      	adds	r0, #28
 800e24c:	e772      	b.n	800e134 <_dtoa_r+0x7f4>
 800e24e:	9b03      	ldr	r3, [sp, #12]
 800e250:	2b00      	cmp	r3, #0
 800e252:	dc37      	bgt.n	800e2c4 <_dtoa_r+0x984>
 800e254:	9b06      	ldr	r3, [sp, #24]
 800e256:	2b02      	cmp	r3, #2
 800e258:	dd34      	ble.n	800e2c4 <_dtoa_r+0x984>
 800e25a:	9b03      	ldr	r3, [sp, #12]
 800e25c:	9302      	str	r3, [sp, #8]
 800e25e:	9b02      	ldr	r3, [sp, #8]
 800e260:	b96b      	cbnz	r3, 800e27e <_dtoa_r+0x93e>
 800e262:	4631      	mov	r1, r6
 800e264:	2205      	movs	r2, #5
 800e266:	4620      	mov	r0, r4
 800e268:	f000 fd48 	bl	800ecfc <__multadd>
 800e26c:	4601      	mov	r1, r0
 800e26e:	4606      	mov	r6, r0
 800e270:	ee18 0a10 	vmov	r0, s16
 800e274:	f000 ffac 	bl	800f1d0 <__mcmp>
 800e278:	2800      	cmp	r0, #0
 800e27a:	f73f adbb 	bgt.w	800ddf4 <_dtoa_r+0x4b4>
 800e27e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e280:	9d01      	ldr	r5, [sp, #4]
 800e282:	43db      	mvns	r3, r3
 800e284:	9300      	str	r3, [sp, #0]
 800e286:	f04f 0800 	mov.w	r8, #0
 800e28a:	4631      	mov	r1, r6
 800e28c:	4620      	mov	r0, r4
 800e28e:	f000 fd13 	bl	800ecb8 <_Bfree>
 800e292:	2f00      	cmp	r7, #0
 800e294:	f43f aea4 	beq.w	800dfe0 <_dtoa_r+0x6a0>
 800e298:	f1b8 0f00 	cmp.w	r8, #0
 800e29c:	d005      	beq.n	800e2aa <_dtoa_r+0x96a>
 800e29e:	45b8      	cmp	r8, r7
 800e2a0:	d003      	beq.n	800e2aa <_dtoa_r+0x96a>
 800e2a2:	4641      	mov	r1, r8
 800e2a4:	4620      	mov	r0, r4
 800e2a6:	f000 fd07 	bl	800ecb8 <_Bfree>
 800e2aa:	4639      	mov	r1, r7
 800e2ac:	4620      	mov	r0, r4
 800e2ae:	f000 fd03 	bl	800ecb8 <_Bfree>
 800e2b2:	e695      	b.n	800dfe0 <_dtoa_r+0x6a0>
 800e2b4:	2600      	movs	r6, #0
 800e2b6:	4637      	mov	r7, r6
 800e2b8:	e7e1      	b.n	800e27e <_dtoa_r+0x93e>
 800e2ba:	9700      	str	r7, [sp, #0]
 800e2bc:	4637      	mov	r7, r6
 800e2be:	e599      	b.n	800ddf4 <_dtoa_r+0x4b4>
 800e2c0:	40240000 	.word	0x40240000
 800e2c4:	9b08      	ldr	r3, [sp, #32]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	f000 80ca 	beq.w	800e460 <_dtoa_r+0xb20>
 800e2cc:	9b03      	ldr	r3, [sp, #12]
 800e2ce:	9302      	str	r3, [sp, #8]
 800e2d0:	2d00      	cmp	r5, #0
 800e2d2:	dd05      	ble.n	800e2e0 <_dtoa_r+0x9a0>
 800e2d4:	4639      	mov	r1, r7
 800e2d6:	462a      	mov	r2, r5
 800e2d8:	4620      	mov	r0, r4
 800e2da:	f000 ff09 	bl	800f0f0 <__lshift>
 800e2de:	4607      	mov	r7, r0
 800e2e0:	f1b8 0f00 	cmp.w	r8, #0
 800e2e4:	d05b      	beq.n	800e39e <_dtoa_r+0xa5e>
 800e2e6:	6879      	ldr	r1, [r7, #4]
 800e2e8:	4620      	mov	r0, r4
 800e2ea:	f000 fca5 	bl	800ec38 <_Balloc>
 800e2ee:	4605      	mov	r5, r0
 800e2f0:	b928      	cbnz	r0, 800e2fe <_dtoa_r+0x9be>
 800e2f2:	4b87      	ldr	r3, [pc, #540]	; (800e510 <_dtoa_r+0xbd0>)
 800e2f4:	4602      	mov	r2, r0
 800e2f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e2fa:	f7ff bb3b 	b.w	800d974 <_dtoa_r+0x34>
 800e2fe:	693a      	ldr	r2, [r7, #16]
 800e300:	3202      	adds	r2, #2
 800e302:	0092      	lsls	r2, r2, #2
 800e304:	f107 010c 	add.w	r1, r7, #12
 800e308:	300c      	adds	r0, #12
 800e30a:	f7fd fce5 	bl	800bcd8 <memcpy>
 800e30e:	2201      	movs	r2, #1
 800e310:	4629      	mov	r1, r5
 800e312:	4620      	mov	r0, r4
 800e314:	f000 feec 	bl	800f0f0 <__lshift>
 800e318:	9b01      	ldr	r3, [sp, #4]
 800e31a:	f103 0901 	add.w	r9, r3, #1
 800e31e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e322:	4413      	add	r3, r2
 800e324:	9305      	str	r3, [sp, #20]
 800e326:	f00a 0301 	and.w	r3, sl, #1
 800e32a:	46b8      	mov	r8, r7
 800e32c:	9304      	str	r3, [sp, #16]
 800e32e:	4607      	mov	r7, r0
 800e330:	4631      	mov	r1, r6
 800e332:	ee18 0a10 	vmov	r0, s16
 800e336:	f7ff fa75 	bl	800d824 <quorem>
 800e33a:	4641      	mov	r1, r8
 800e33c:	9002      	str	r0, [sp, #8]
 800e33e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e342:	ee18 0a10 	vmov	r0, s16
 800e346:	f000 ff43 	bl	800f1d0 <__mcmp>
 800e34a:	463a      	mov	r2, r7
 800e34c:	9003      	str	r0, [sp, #12]
 800e34e:	4631      	mov	r1, r6
 800e350:	4620      	mov	r0, r4
 800e352:	f000 ff59 	bl	800f208 <__mdiff>
 800e356:	68c2      	ldr	r2, [r0, #12]
 800e358:	f109 3bff 	add.w	fp, r9, #4294967295
 800e35c:	4605      	mov	r5, r0
 800e35e:	bb02      	cbnz	r2, 800e3a2 <_dtoa_r+0xa62>
 800e360:	4601      	mov	r1, r0
 800e362:	ee18 0a10 	vmov	r0, s16
 800e366:	f000 ff33 	bl	800f1d0 <__mcmp>
 800e36a:	4602      	mov	r2, r0
 800e36c:	4629      	mov	r1, r5
 800e36e:	4620      	mov	r0, r4
 800e370:	9207      	str	r2, [sp, #28]
 800e372:	f000 fca1 	bl	800ecb8 <_Bfree>
 800e376:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e37a:	ea43 0102 	orr.w	r1, r3, r2
 800e37e:	9b04      	ldr	r3, [sp, #16]
 800e380:	430b      	orrs	r3, r1
 800e382:	464d      	mov	r5, r9
 800e384:	d10f      	bne.n	800e3a6 <_dtoa_r+0xa66>
 800e386:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e38a:	d02a      	beq.n	800e3e2 <_dtoa_r+0xaa2>
 800e38c:	9b03      	ldr	r3, [sp, #12]
 800e38e:	2b00      	cmp	r3, #0
 800e390:	dd02      	ble.n	800e398 <_dtoa_r+0xa58>
 800e392:	9b02      	ldr	r3, [sp, #8]
 800e394:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e398:	f88b a000 	strb.w	sl, [fp]
 800e39c:	e775      	b.n	800e28a <_dtoa_r+0x94a>
 800e39e:	4638      	mov	r0, r7
 800e3a0:	e7ba      	b.n	800e318 <_dtoa_r+0x9d8>
 800e3a2:	2201      	movs	r2, #1
 800e3a4:	e7e2      	b.n	800e36c <_dtoa_r+0xa2c>
 800e3a6:	9b03      	ldr	r3, [sp, #12]
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	db04      	blt.n	800e3b6 <_dtoa_r+0xa76>
 800e3ac:	9906      	ldr	r1, [sp, #24]
 800e3ae:	430b      	orrs	r3, r1
 800e3b0:	9904      	ldr	r1, [sp, #16]
 800e3b2:	430b      	orrs	r3, r1
 800e3b4:	d122      	bne.n	800e3fc <_dtoa_r+0xabc>
 800e3b6:	2a00      	cmp	r2, #0
 800e3b8:	ddee      	ble.n	800e398 <_dtoa_r+0xa58>
 800e3ba:	ee18 1a10 	vmov	r1, s16
 800e3be:	2201      	movs	r2, #1
 800e3c0:	4620      	mov	r0, r4
 800e3c2:	f000 fe95 	bl	800f0f0 <__lshift>
 800e3c6:	4631      	mov	r1, r6
 800e3c8:	ee08 0a10 	vmov	s16, r0
 800e3cc:	f000 ff00 	bl	800f1d0 <__mcmp>
 800e3d0:	2800      	cmp	r0, #0
 800e3d2:	dc03      	bgt.n	800e3dc <_dtoa_r+0xa9c>
 800e3d4:	d1e0      	bne.n	800e398 <_dtoa_r+0xa58>
 800e3d6:	f01a 0f01 	tst.w	sl, #1
 800e3da:	d0dd      	beq.n	800e398 <_dtoa_r+0xa58>
 800e3dc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e3e0:	d1d7      	bne.n	800e392 <_dtoa_r+0xa52>
 800e3e2:	2339      	movs	r3, #57	; 0x39
 800e3e4:	f88b 3000 	strb.w	r3, [fp]
 800e3e8:	462b      	mov	r3, r5
 800e3ea:	461d      	mov	r5, r3
 800e3ec:	3b01      	subs	r3, #1
 800e3ee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e3f2:	2a39      	cmp	r2, #57	; 0x39
 800e3f4:	d071      	beq.n	800e4da <_dtoa_r+0xb9a>
 800e3f6:	3201      	adds	r2, #1
 800e3f8:	701a      	strb	r2, [r3, #0]
 800e3fa:	e746      	b.n	800e28a <_dtoa_r+0x94a>
 800e3fc:	2a00      	cmp	r2, #0
 800e3fe:	dd07      	ble.n	800e410 <_dtoa_r+0xad0>
 800e400:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e404:	d0ed      	beq.n	800e3e2 <_dtoa_r+0xaa2>
 800e406:	f10a 0301 	add.w	r3, sl, #1
 800e40a:	f88b 3000 	strb.w	r3, [fp]
 800e40e:	e73c      	b.n	800e28a <_dtoa_r+0x94a>
 800e410:	9b05      	ldr	r3, [sp, #20]
 800e412:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e416:	4599      	cmp	r9, r3
 800e418:	d047      	beq.n	800e4aa <_dtoa_r+0xb6a>
 800e41a:	ee18 1a10 	vmov	r1, s16
 800e41e:	2300      	movs	r3, #0
 800e420:	220a      	movs	r2, #10
 800e422:	4620      	mov	r0, r4
 800e424:	f000 fc6a 	bl	800ecfc <__multadd>
 800e428:	45b8      	cmp	r8, r7
 800e42a:	ee08 0a10 	vmov	s16, r0
 800e42e:	f04f 0300 	mov.w	r3, #0
 800e432:	f04f 020a 	mov.w	r2, #10
 800e436:	4641      	mov	r1, r8
 800e438:	4620      	mov	r0, r4
 800e43a:	d106      	bne.n	800e44a <_dtoa_r+0xb0a>
 800e43c:	f000 fc5e 	bl	800ecfc <__multadd>
 800e440:	4680      	mov	r8, r0
 800e442:	4607      	mov	r7, r0
 800e444:	f109 0901 	add.w	r9, r9, #1
 800e448:	e772      	b.n	800e330 <_dtoa_r+0x9f0>
 800e44a:	f000 fc57 	bl	800ecfc <__multadd>
 800e44e:	4639      	mov	r1, r7
 800e450:	4680      	mov	r8, r0
 800e452:	2300      	movs	r3, #0
 800e454:	220a      	movs	r2, #10
 800e456:	4620      	mov	r0, r4
 800e458:	f000 fc50 	bl	800ecfc <__multadd>
 800e45c:	4607      	mov	r7, r0
 800e45e:	e7f1      	b.n	800e444 <_dtoa_r+0xb04>
 800e460:	9b03      	ldr	r3, [sp, #12]
 800e462:	9302      	str	r3, [sp, #8]
 800e464:	9d01      	ldr	r5, [sp, #4]
 800e466:	ee18 0a10 	vmov	r0, s16
 800e46a:	4631      	mov	r1, r6
 800e46c:	f7ff f9da 	bl	800d824 <quorem>
 800e470:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e474:	9b01      	ldr	r3, [sp, #4]
 800e476:	f805 ab01 	strb.w	sl, [r5], #1
 800e47a:	1aea      	subs	r2, r5, r3
 800e47c:	9b02      	ldr	r3, [sp, #8]
 800e47e:	4293      	cmp	r3, r2
 800e480:	dd09      	ble.n	800e496 <_dtoa_r+0xb56>
 800e482:	ee18 1a10 	vmov	r1, s16
 800e486:	2300      	movs	r3, #0
 800e488:	220a      	movs	r2, #10
 800e48a:	4620      	mov	r0, r4
 800e48c:	f000 fc36 	bl	800ecfc <__multadd>
 800e490:	ee08 0a10 	vmov	s16, r0
 800e494:	e7e7      	b.n	800e466 <_dtoa_r+0xb26>
 800e496:	9b02      	ldr	r3, [sp, #8]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	bfc8      	it	gt
 800e49c:	461d      	movgt	r5, r3
 800e49e:	9b01      	ldr	r3, [sp, #4]
 800e4a0:	bfd8      	it	le
 800e4a2:	2501      	movle	r5, #1
 800e4a4:	441d      	add	r5, r3
 800e4a6:	f04f 0800 	mov.w	r8, #0
 800e4aa:	ee18 1a10 	vmov	r1, s16
 800e4ae:	2201      	movs	r2, #1
 800e4b0:	4620      	mov	r0, r4
 800e4b2:	f000 fe1d 	bl	800f0f0 <__lshift>
 800e4b6:	4631      	mov	r1, r6
 800e4b8:	ee08 0a10 	vmov	s16, r0
 800e4bc:	f000 fe88 	bl	800f1d0 <__mcmp>
 800e4c0:	2800      	cmp	r0, #0
 800e4c2:	dc91      	bgt.n	800e3e8 <_dtoa_r+0xaa8>
 800e4c4:	d102      	bne.n	800e4cc <_dtoa_r+0xb8c>
 800e4c6:	f01a 0f01 	tst.w	sl, #1
 800e4ca:	d18d      	bne.n	800e3e8 <_dtoa_r+0xaa8>
 800e4cc:	462b      	mov	r3, r5
 800e4ce:	461d      	mov	r5, r3
 800e4d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e4d4:	2a30      	cmp	r2, #48	; 0x30
 800e4d6:	d0fa      	beq.n	800e4ce <_dtoa_r+0xb8e>
 800e4d8:	e6d7      	b.n	800e28a <_dtoa_r+0x94a>
 800e4da:	9a01      	ldr	r2, [sp, #4]
 800e4dc:	429a      	cmp	r2, r3
 800e4de:	d184      	bne.n	800e3ea <_dtoa_r+0xaaa>
 800e4e0:	9b00      	ldr	r3, [sp, #0]
 800e4e2:	3301      	adds	r3, #1
 800e4e4:	9300      	str	r3, [sp, #0]
 800e4e6:	2331      	movs	r3, #49	; 0x31
 800e4e8:	7013      	strb	r3, [r2, #0]
 800e4ea:	e6ce      	b.n	800e28a <_dtoa_r+0x94a>
 800e4ec:	4b09      	ldr	r3, [pc, #36]	; (800e514 <_dtoa_r+0xbd4>)
 800e4ee:	f7ff ba95 	b.w	800da1c <_dtoa_r+0xdc>
 800e4f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	f47f aa6e 	bne.w	800d9d6 <_dtoa_r+0x96>
 800e4fa:	4b07      	ldr	r3, [pc, #28]	; (800e518 <_dtoa_r+0xbd8>)
 800e4fc:	f7ff ba8e 	b.w	800da1c <_dtoa_r+0xdc>
 800e500:	9b02      	ldr	r3, [sp, #8]
 800e502:	2b00      	cmp	r3, #0
 800e504:	dcae      	bgt.n	800e464 <_dtoa_r+0xb24>
 800e506:	9b06      	ldr	r3, [sp, #24]
 800e508:	2b02      	cmp	r3, #2
 800e50a:	f73f aea8 	bgt.w	800e25e <_dtoa_r+0x91e>
 800e50e:	e7a9      	b.n	800e464 <_dtoa_r+0xb24>
 800e510:	08011ab0 	.word	0x08011ab0
 800e514:	080118b0 	.word	0x080118b0
 800e518:	08011a31 	.word	0x08011a31

0800e51c <rshift>:
 800e51c:	6903      	ldr	r3, [r0, #16]
 800e51e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e522:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e526:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e52a:	f100 0414 	add.w	r4, r0, #20
 800e52e:	dd45      	ble.n	800e5bc <rshift+0xa0>
 800e530:	f011 011f 	ands.w	r1, r1, #31
 800e534:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e538:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e53c:	d10c      	bne.n	800e558 <rshift+0x3c>
 800e53e:	f100 0710 	add.w	r7, r0, #16
 800e542:	4629      	mov	r1, r5
 800e544:	42b1      	cmp	r1, r6
 800e546:	d334      	bcc.n	800e5b2 <rshift+0x96>
 800e548:	1a9b      	subs	r3, r3, r2
 800e54a:	009b      	lsls	r3, r3, #2
 800e54c:	1eea      	subs	r2, r5, #3
 800e54e:	4296      	cmp	r6, r2
 800e550:	bf38      	it	cc
 800e552:	2300      	movcc	r3, #0
 800e554:	4423      	add	r3, r4
 800e556:	e015      	b.n	800e584 <rshift+0x68>
 800e558:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e55c:	f1c1 0820 	rsb	r8, r1, #32
 800e560:	40cf      	lsrs	r7, r1
 800e562:	f105 0e04 	add.w	lr, r5, #4
 800e566:	46a1      	mov	r9, r4
 800e568:	4576      	cmp	r6, lr
 800e56a:	46f4      	mov	ip, lr
 800e56c:	d815      	bhi.n	800e59a <rshift+0x7e>
 800e56e:	1a9a      	subs	r2, r3, r2
 800e570:	0092      	lsls	r2, r2, #2
 800e572:	3a04      	subs	r2, #4
 800e574:	3501      	adds	r5, #1
 800e576:	42ae      	cmp	r6, r5
 800e578:	bf38      	it	cc
 800e57a:	2200      	movcc	r2, #0
 800e57c:	18a3      	adds	r3, r4, r2
 800e57e:	50a7      	str	r7, [r4, r2]
 800e580:	b107      	cbz	r7, 800e584 <rshift+0x68>
 800e582:	3304      	adds	r3, #4
 800e584:	1b1a      	subs	r2, r3, r4
 800e586:	42a3      	cmp	r3, r4
 800e588:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e58c:	bf08      	it	eq
 800e58e:	2300      	moveq	r3, #0
 800e590:	6102      	str	r2, [r0, #16]
 800e592:	bf08      	it	eq
 800e594:	6143      	streq	r3, [r0, #20]
 800e596:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e59a:	f8dc c000 	ldr.w	ip, [ip]
 800e59e:	fa0c fc08 	lsl.w	ip, ip, r8
 800e5a2:	ea4c 0707 	orr.w	r7, ip, r7
 800e5a6:	f849 7b04 	str.w	r7, [r9], #4
 800e5aa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e5ae:	40cf      	lsrs	r7, r1
 800e5b0:	e7da      	b.n	800e568 <rshift+0x4c>
 800e5b2:	f851 cb04 	ldr.w	ip, [r1], #4
 800e5b6:	f847 cf04 	str.w	ip, [r7, #4]!
 800e5ba:	e7c3      	b.n	800e544 <rshift+0x28>
 800e5bc:	4623      	mov	r3, r4
 800e5be:	e7e1      	b.n	800e584 <rshift+0x68>

0800e5c0 <__hexdig_fun>:
 800e5c0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e5c4:	2b09      	cmp	r3, #9
 800e5c6:	d802      	bhi.n	800e5ce <__hexdig_fun+0xe>
 800e5c8:	3820      	subs	r0, #32
 800e5ca:	b2c0      	uxtb	r0, r0
 800e5cc:	4770      	bx	lr
 800e5ce:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e5d2:	2b05      	cmp	r3, #5
 800e5d4:	d801      	bhi.n	800e5da <__hexdig_fun+0x1a>
 800e5d6:	3847      	subs	r0, #71	; 0x47
 800e5d8:	e7f7      	b.n	800e5ca <__hexdig_fun+0xa>
 800e5da:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e5de:	2b05      	cmp	r3, #5
 800e5e0:	d801      	bhi.n	800e5e6 <__hexdig_fun+0x26>
 800e5e2:	3827      	subs	r0, #39	; 0x27
 800e5e4:	e7f1      	b.n	800e5ca <__hexdig_fun+0xa>
 800e5e6:	2000      	movs	r0, #0
 800e5e8:	4770      	bx	lr
	...

0800e5ec <__gethex>:
 800e5ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5f0:	ed2d 8b02 	vpush	{d8}
 800e5f4:	b089      	sub	sp, #36	; 0x24
 800e5f6:	ee08 0a10 	vmov	s16, r0
 800e5fa:	9304      	str	r3, [sp, #16]
 800e5fc:	4bb4      	ldr	r3, [pc, #720]	; (800e8d0 <__gethex+0x2e4>)
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	9301      	str	r3, [sp, #4]
 800e602:	4618      	mov	r0, r3
 800e604:	468b      	mov	fp, r1
 800e606:	4690      	mov	r8, r2
 800e608:	f7f1 fdea 	bl	80001e0 <strlen>
 800e60c:	9b01      	ldr	r3, [sp, #4]
 800e60e:	f8db 2000 	ldr.w	r2, [fp]
 800e612:	4403      	add	r3, r0
 800e614:	4682      	mov	sl, r0
 800e616:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e61a:	9305      	str	r3, [sp, #20]
 800e61c:	1c93      	adds	r3, r2, #2
 800e61e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e622:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e626:	32fe      	adds	r2, #254	; 0xfe
 800e628:	18d1      	adds	r1, r2, r3
 800e62a:	461f      	mov	r7, r3
 800e62c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e630:	9100      	str	r1, [sp, #0]
 800e632:	2830      	cmp	r0, #48	; 0x30
 800e634:	d0f8      	beq.n	800e628 <__gethex+0x3c>
 800e636:	f7ff ffc3 	bl	800e5c0 <__hexdig_fun>
 800e63a:	4604      	mov	r4, r0
 800e63c:	2800      	cmp	r0, #0
 800e63e:	d13a      	bne.n	800e6b6 <__gethex+0xca>
 800e640:	9901      	ldr	r1, [sp, #4]
 800e642:	4652      	mov	r2, sl
 800e644:	4638      	mov	r0, r7
 800e646:	f001 fa23 	bl	800fa90 <strncmp>
 800e64a:	4605      	mov	r5, r0
 800e64c:	2800      	cmp	r0, #0
 800e64e:	d168      	bne.n	800e722 <__gethex+0x136>
 800e650:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e654:	eb07 060a 	add.w	r6, r7, sl
 800e658:	f7ff ffb2 	bl	800e5c0 <__hexdig_fun>
 800e65c:	2800      	cmp	r0, #0
 800e65e:	d062      	beq.n	800e726 <__gethex+0x13a>
 800e660:	4633      	mov	r3, r6
 800e662:	7818      	ldrb	r0, [r3, #0]
 800e664:	2830      	cmp	r0, #48	; 0x30
 800e666:	461f      	mov	r7, r3
 800e668:	f103 0301 	add.w	r3, r3, #1
 800e66c:	d0f9      	beq.n	800e662 <__gethex+0x76>
 800e66e:	f7ff ffa7 	bl	800e5c0 <__hexdig_fun>
 800e672:	2301      	movs	r3, #1
 800e674:	fab0 f480 	clz	r4, r0
 800e678:	0964      	lsrs	r4, r4, #5
 800e67a:	4635      	mov	r5, r6
 800e67c:	9300      	str	r3, [sp, #0]
 800e67e:	463a      	mov	r2, r7
 800e680:	4616      	mov	r6, r2
 800e682:	3201      	adds	r2, #1
 800e684:	7830      	ldrb	r0, [r6, #0]
 800e686:	f7ff ff9b 	bl	800e5c0 <__hexdig_fun>
 800e68a:	2800      	cmp	r0, #0
 800e68c:	d1f8      	bne.n	800e680 <__gethex+0x94>
 800e68e:	9901      	ldr	r1, [sp, #4]
 800e690:	4652      	mov	r2, sl
 800e692:	4630      	mov	r0, r6
 800e694:	f001 f9fc 	bl	800fa90 <strncmp>
 800e698:	b980      	cbnz	r0, 800e6bc <__gethex+0xd0>
 800e69a:	b94d      	cbnz	r5, 800e6b0 <__gethex+0xc4>
 800e69c:	eb06 050a 	add.w	r5, r6, sl
 800e6a0:	462a      	mov	r2, r5
 800e6a2:	4616      	mov	r6, r2
 800e6a4:	3201      	adds	r2, #1
 800e6a6:	7830      	ldrb	r0, [r6, #0]
 800e6a8:	f7ff ff8a 	bl	800e5c0 <__hexdig_fun>
 800e6ac:	2800      	cmp	r0, #0
 800e6ae:	d1f8      	bne.n	800e6a2 <__gethex+0xb6>
 800e6b0:	1bad      	subs	r5, r5, r6
 800e6b2:	00ad      	lsls	r5, r5, #2
 800e6b4:	e004      	b.n	800e6c0 <__gethex+0xd4>
 800e6b6:	2400      	movs	r4, #0
 800e6b8:	4625      	mov	r5, r4
 800e6ba:	e7e0      	b.n	800e67e <__gethex+0x92>
 800e6bc:	2d00      	cmp	r5, #0
 800e6be:	d1f7      	bne.n	800e6b0 <__gethex+0xc4>
 800e6c0:	7833      	ldrb	r3, [r6, #0]
 800e6c2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e6c6:	2b50      	cmp	r3, #80	; 0x50
 800e6c8:	d13b      	bne.n	800e742 <__gethex+0x156>
 800e6ca:	7873      	ldrb	r3, [r6, #1]
 800e6cc:	2b2b      	cmp	r3, #43	; 0x2b
 800e6ce:	d02c      	beq.n	800e72a <__gethex+0x13e>
 800e6d0:	2b2d      	cmp	r3, #45	; 0x2d
 800e6d2:	d02e      	beq.n	800e732 <__gethex+0x146>
 800e6d4:	1c71      	adds	r1, r6, #1
 800e6d6:	f04f 0900 	mov.w	r9, #0
 800e6da:	7808      	ldrb	r0, [r1, #0]
 800e6dc:	f7ff ff70 	bl	800e5c0 <__hexdig_fun>
 800e6e0:	1e43      	subs	r3, r0, #1
 800e6e2:	b2db      	uxtb	r3, r3
 800e6e4:	2b18      	cmp	r3, #24
 800e6e6:	d82c      	bhi.n	800e742 <__gethex+0x156>
 800e6e8:	f1a0 0210 	sub.w	r2, r0, #16
 800e6ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e6f0:	f7ff ff66 	bl	800e5c0 <__hexdig_fun>
 800e6f4:	1e43      	subs	r3, r0, #1
 800e6f6:	b2db      	uxtb	r3, r3
 800e6f8:	2b18      	cmp	r3, #24
 800e6fa:	d91d      	bls.n	800e738 <__gethex+0x14c>
 800e6fc:	f1b9 0f00 	cmp.w	r9, #0
 800e700:	d000      	beq.n	800e704 <__gethex+0x118>
 800e702:	4252      	negs	r2, r2
 800e704:	4415      	add	r5, r2
 800e706:	f8cb 1000 	str.w	r1, [fp]
 800e70a:	b1e4      	cbz	r4, 800e746 <__gethex+0x15a>
 800e70c:	9b00      	ldr	r3, [sp, #0]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	bf14      	ite	ne
 800e712:	2700      	movne	r7, #0
 800e714:	2706      	moveq	r7, #6
 800e716:	4638      	mov	r0, r7
 800e718:	b009      	add	sp, #36	; 0x24
 800e71a:	ecbd 8b02 	vpop	{d8}
 800e71e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e722:	463e      	mov	r6, r7
 800e724:	4625      	mov	r5, r4
 800e726:	2401      	movs	r4, #1
 800e728:	e7ca      	b.n	800e6c0 <__gethex+0xd4>
 800e72a:	f04f 0900 	mov.w	r9, #0
 800e72e:	1cb1      	adds	r1, r6, #2
 800e730:	e7d3      	b.n	800e6da <__gethex+0xee>
 800e732:	f04f 0901 	mov.w	r9, #1
 800e736:	e7fa      	b.n	800e72e <__gethex+0x142>
 800e738:	230a      	movs	r3, #10
 800e73a:	fb03 0202 	mla	r2, r3, r2, r0
 800e73e:	3a10      	subs	r2, #16
 800e740:	e7d4      	b.n	800e6ec <__gethex+0x100>
 800e742:	4631      	mov	r1, r6
 800e744:	e7df      	b.n	800e706 <__gethex+0x11a>
 800e746:	1bf3      	subs	r3, r6, r7
 800e748:	3b01      	subs	r3, #1
 800e74a:	4621      	mov	r1, r4
 800e74c:	2b07      	cmp	r3, #7
 800e74e:	dc0b      	bgt.n	800e768 <__gethex+0x17c>
 800e750:	ee18 0a10 	vmov	r0, s16
 800e754:	f000 fa70 	bl	800ec38 <_Balloc>
 800e758:	4604      	mov	r4, r0
 800e75a:	b940      	cbnz	r0, 800e76e <__gethex+0x182>
 800e75c:	4b5d      	ldr	r3, [pc, #372]	; (800e8d4 <__gethex+0x2e8>)
 800e75e:	4602      	mov	r2, r0
 800e760:	21de      	movs	r1, #222	; 0xde
 800e762:	485d      	ldr	r0, [pc, #372]	; (800e8d8 <__gethex+0x2ec>)
 800e764:	f001 f9b6 	bl	800fad4 <__assert_func>
 800e768:	3101      	adds	r1, #1
 800e76a:	105b      	asrs	r3, r3, #1
 800e76c:	e7ee      	b.n	800e74c <__gethex+0x160>
 800e76e:	f100 0914 	add.w	r9, r0, #20
 800e772:	f04f 0b00 	mov.w	fp, #0
 800e776:	f1ca 0301 	rsb	r3, sl, #1
 800e77a:	f8cd 9008 	str.w	r9, [sp, #8]
 800e77e:	f8cd b000 	str.w	fp, [sp]
 800e782:	9306      	str	r3, [sp, #24]
 800e784:	42b7      	cmp	r7, r6
 800e786:	d340      	bcc.n	800e80a <__gethex+0x21e>
 800e788:	9802      	ldr	r0, [sp, #8]
 800e78a:	9b00      	ldr	r3, [sp, #0]
 800e78c:	f840 3b04 	str.w	r3, [r0], #4
 800e790:	eba0 0009 	sub.w	r0, r0, r9
 800e794:	1080      	asrs	r0, r0, #2
 800e796:	0146      	lsls	r6, r0, #5
 800e798:	6120      	str	r0, [r4, #16]
 800e79a:	4618      	mov	r0, r3
 800e79c:	f000 fb3e 	bl	800ee1c <__hi0bits>
 800e7a0:	1a30      	subs	r0, r6, r0
 800e7a2:	f8d8 6000 	ldr.w	r6, [r8]
 800e7a6:	42b0      	cmp	r0, r6
 800e7a8:	dd63      	ble.n	800e872 <__gethex+0x286>
 800e7aa:	1b87      	subs	r7, r0, r6
 800e7ac:	4639      	mov	r1, r7
 800e7ae:	4620      	mov	r0, r4
 800e7b0:	f000 fee2 	bl	800f578 <__any_on>
 800e7b4:	4682      	mov	sl, r0
 800e7b6:	b1a8      	cbz	r0, 800e7e4 <__gethex+0x1f8>
 800e7b8:	1e7b      	subs	r3, r7, #1
 800e7ba:	1159      	asrs	r1, r3, #5
 800e7bc:	f003 021f 	and.w	r2, r3, #31
 800e7c0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e7c4:	f04f 0a01 	mov.w	sl, #1
 800e7c8:	fa0a f202 	lsl.w	r2, sl, r2
 800e7cc:	420a      	tst	r2, r1
 800e7ce:	d009      	beq.n	800e7e4 <__gethex+0x1f8>
 800e7d0:	4553      	cmp	r3, sl
 800e7d2:	dd05      	ble.n	800e7e0 <__gethex+0x1f4>
 800e7d4:	1eb9      	subs	r1, r7, #2
 800e7d6:	4620      	mov	r0, r4
 800e7d8:	f000 fece 	bl	800f578 <__any_on>
 800e7dc:	2800      	cmp	r0, #0
 800e7de:	d145      	bne.n	800e86c <__gethex+0x280>
 800e7e0:	f04f 0a02 	mov.w	sl, #2
 800e7e4:	4639      	mov	r1, r7
 800e7e6:	4620      	mov	r0, r4
 800e7e8:	f7ff fe98 	bl	800e51c <rshift>
 800e7ec:	443d      	add	r5, r7
 800e7ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e7f2:	42ab      	cmp	r3, r5
 800e7f4:	da4c      	bge.n	800e890 <__gethex+0x2a4>
 800e7f6:	ee18 0a10 	vmov	r0, s16
 800e7fa:	4621      	mov	r1, r4
 800e7fc:	f000 fa5c 	bl	800ecb8 <_Bfree>
 800e800:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e802:	2300      	movs	r3, #0
 800e804:	6013      	str	r3, [r2, #0]
 800e806:	27a3      	movs	r7, #163	; 0xa3
 800e808:	e785      	b.n	800e716 <__gethex+0x12a>
 800e80a:	1e73      	subs	r3, r6, #1
 800e80c:	9a05      	ldr	r2, [sp, #20]
 800e80e:	9303      	str	r3, [sp, #12]
 800e810:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e814:	4293      	cmp	r3, r2
 800e816:	d019      	beq.n	800e84c <__gethex+0x260>
 800e818:	f1bb 0f20 	cmp.w	fp, #32
 800e81c:	d107      	bne.n	800e82e <__gethex+0x242>
 800e81e:	9b02      	ldr	r3, [sp, #8]
 800e820:	9a00      	ldr	r2, [sp, #0]
 800e822:	f843 2b04 	str.w	r2, [r3], #4
 800e826:	9302      	str	r3, [sp, #8]
 800e828:	2300      	movs	r3, #0
 800e82a:	9300      	str	r3, [sp, #0]
 800e82c:	469b      	mov	fp, r3
 800e82e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e832:	f7ff fec5 	bl	800e5c0 <__hexdig_fun>
 800e836:	9b00      	ldr	r3, [sp, #0]
 800e838:	f000 000f 	and.w	r0, r0, #15
 800e83c:	fa00 f00b 	lsl.w	r0, r0, fp
 800e840:	4303      	orrs	r3, r0
 800e842:	9300      	str	r3, [sp, #0]
 800e844:	f10b 0b04 	add.w	fp, fp, #4
 800e848:	9b03      	ldr	r3, [sp, #12]
 800e84a:	e00d      	b.n	800e868 <__gethex+0x27c>
 800e84c:	9b03      	ldr	r3, [sp, #12]
 800e84e:	9a06      	ldr	r2, [sp, #24]
 800e850:	4413      	add	r3, r2
 800e852:	42bb      	cmp	r3, r7
 800e854:	d3e0      	bcc.n	800e818 <__gethex+0x22c>
 800e856:	4618      	mov	r0, r3
 800e858:	9901      	ldr	r1, [sp, #4]
 800e85a:	9307      	str	r3, [sp, #28]
 800e85c:	4652      	mov	r2, sl
 800e85e:	f001 f917 	bl	800fa90 <strncmp>
 800e862:	9b07      	ldr	r3, [sp, #28]
 800e864:	2800      	cmp	r0, #0
 800e866:	d1d7      	bne.n	800e818 <__gethex+0x22c>
 800e868:	461e      	mov	r6, r3
 800e86a:	e78b      	b.n	800e784 <__gethex+0x198>
 800e86c:	f04f 0a03 	mov.w	sl, #3
 800e870:	e7b8      	b.n	800e7e4 <__gethex+0x1f8>
 800e872:	da0a      	bge.n	800e88a <__gethex+0x29e>
 800e874:	1a37      	subs	r7, r6, r0
 800e876:	4621      	mov	r1, r4
 800e878:	ee18 0a10 	vmov	r0, s16
 800e87c:	463a      	mov	r2, r7
 800e87e:	f000 fc37 	bl	800f0f0 <__lshift>
 800e882:	1bed      	subs	r5, r5, r7
 800e884:	4604      	mov	r4, r0
 800e886:	f100 0914 	add.w	r9, r0, #20
 800e88a:	f04f 0a00 	mov.w	sl, #0
 800e88e:	e7ae      	b.n	800e7ee <__gethex+0x202>
 800e890:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e894:	42a8      	cmp	r0, r5
 800e896:	dd72      	ble.n	800e97e <__gethex+0x392>
 800e898:	1b45      	subs	r5, r0, r5
 800e89a:	42ae      	cmp	r6, r5
 800e89c:	dc36      	bgt.n	800e90c <__gethex+0x320>
 800e89e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e8a2:	2b02      	cmp	r3, #2
 800e8a4:	d02a      	beq.n	800e8fc <__gethex+0x310>
 800e8a6:	2b03      	cmp	r3, #3
 800e8a8:	d02c      	beq.n	800e904 <__gethex+0x318>
 800e8aa:	2b01      	cmp	r3, #1
 800e8ac:	d11c      	bne.n	800e8e8 <__gethex+0x2fc>
 800e8ae:	42ae      	cmp	r6, r5
 800e8b0:	d11a      	bne.n	800e8e8 <__gethex+0x2fc>
 800e8b2:	2e01      	cmp	r6, #1
 800e8b4:	d112      	bne.n	800e8dc <__gethex+0x2f0>
 800e8b6:	9a04      	ldr	r2, [sp, #16]
 800e8b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e8bc:	6013      	str	r3, [r2, #0]
 800e8be:	2301      	movs	r3, #1
 800e8c0:	6123      	str	r3, [r4, #16]
 800e8c2:	f8c9 3000 	str.w	r3, [r9]
 800e8c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e8c8:	2762      	movs	r7, #98	; 0x62
 800e8ca:	601c      	str	r4, [r3, #0]
 800e8cc:	e723      	b.n	800e716 <__gethex+0x12a>
 800e8ce:	bf00      	nop
 800e8d0:	08011b28 	.word	0x08011b28
 800e8d4:	08011ab0 	.word	0x08011ab0
 800e8d8:	08011ac1 	.word	0x08011ac1
 800e8dc:	1e71      	subs	r1, r6, #1
 800e8de:	4620      	mov	r0, r4
 800e8e0:	f000 fe4a 	bl	800f578 <__any_on>
 800e8e4:	2800      	cmp	r0, #0
 800e8e6:	d1e6      	bne.n	800e8b6 <__gethex+0x2ca>
 800e8e8:	ee18 0a10 	vmov	r0, s16
 800e8ec:	4621      	mov	r1, r4
 800e8ee:	f000 f9e3 	bl	800ecb8 <_Bfree>
 800e8f2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	6013      	str	r3, [r2, #0]
 800e8f8:	2750      	movs	r7, #80	; 0x50
 800e8fa:	e70c      	b.n	800e716 <__gethex+0x12a>
 800e8fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d1f2      	bne.n	800e8e8 <__gethex+0x2fc>
 800e902:	e7d8      	b.n	800e8b6 <__gethex+0x2ca>
 800e904:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e906:	2b00      	cmp	r3, #0
 800e908:	d1d5      	bne.n	800e8b6 <__gethex+0x2ca>
 800e90a:	e7ed      	b.n	800e8e8 <__gethex+0x2fc>
 800e90c:	1e6f      	subs	r7, r5, #1
 800e90e:	f1ba 0f00 	cmp.w	sl, #0
 800e912:	d131      	bne.n	800e978 <__gethex+0x38c>
 800e914:	b127      	cbz	r7, 800e920 <__gethex+0x334>
 800e916:	4639      	mov	r1, r7
 800e918:	4620      	mov	r0, r4
 800e91a:	f000 fe2d 	bl	800f578 <__any_on>
 800e91e:	4682      	mov	sl, r0
 800e920:	117b      	asrs	r3, r7, #5
 800e922:	2101      	movs	r1, #1
 800e924:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e928:	f007 071f 	and.w	r7, r7, #31
 800e92c:	fa01 f707 	lsl.w	r7, r1, r7
 800e930:	421f      	tst	r7, r3
 800e932:	4629      	mov	r1, r5
 800e934:	4620      	mov	r0, r4
 800e936:	bf18      	it	ne
 800e938:	f04a 0a02 	orrne.w	sl, sl, #2
 800e93c:	1b76      	subs	r6, r6, r5
 800e93e:	f7ff fded 	bl	800e51c <rshift>
 800e942:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e946:	2702      	movs	r7, #2
 800e948:	f1ba 0f00 	cmp.w	sl, #0
 800e94c:	d048      	beq.n	800e9e0 <__gethex+0x3f4>
 800e94e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e952:	2b02      	cmp	r3, #2
 800e954:	d015      	beq.n	800e982 <__gethex+0x396>
 800e956:	2b03      	cmp	r3, #3
 800e958:	d017      	beq.n	800e98a <__gethex+0x39e>
 800e95a:	2b01      	cmp	r3, #1
 800e95c:	d109      	bne.n	800e972 <__gethex+0x386>
 800e95e:	f01a 0f02 	tst.w	sl, #2
 800e962:	d006      	beq.n	800e972 <__gethex+0x386>
 800e964:	f8d9 0000 	ldr.w	r0, [r9]
 800e968:	ea4a 0a00 	orr.w	sl, sl, r0
 800e96c:	f01a 0f01 	tst.w	sl, #1
 800e970:	d10e      	bne.n	800e990 <__gethex+0x3a4>
 800e972:	f047 0710 	orr.w	r7, r7, #16
 800e976:	e033      	b.n	800e9e0 <__gethex+0x3f4>
 800e978:	f04f 0a01 	mov.w	sl, #1
 800e97c:	e7d0      	b.n	800e920 <__gethex+0x334>
 800e97e:	2701      	movs	r7, #1
 800e980:	e7e2      	b.n	800e948 <__gethex+0x35c>
 800e982:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e984:	f1c3 0301 	rsb	r3, r3, #1
 800e988:	9315      	str	r3, [sp, #84]	; 0x54
 800e98a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d0f0      	beq.n	800e972 <__gethex+0x386>
 800e990:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e994:	f104 0314 	add.w	r3, r4, #20
 800e998:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e99c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e9a0:	f04f 0c00 	mov.w	ip, #0
 800e9a4:	4618      	mov	r0, r3
 800e9a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9aa:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e9ae:	d01c      	beq.n	800e9ea <__gethex+0x3fe>
 800e9b0:	3201      	adds	r2, #1
 800e9b2:	6002      	str	r2, [r0, #0]
 800e9b4:	2f02      	cmp	r7, #2
 800e9b6:	f104 0314 	add.w	r3, r4, #20
 800e9ba:	d13f      	bne.n	800ea3c <__gethex+0x450>
 800e9bc:	f8d8 2000 	ldr.w	r2, [r8]
 800e9c0:	3a01      	subs	r2, #1
 800e9c2:	42b2      	cmp	r2, r6
 800e9c4:	d10a      	bne.n	800e9dc <__gethex+0x3f0>
 800e9c6:	1171      	asrs	r1, r6, #5
 800e9c8:	2201      	movs	r2, #1
 800e9ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e9ce:	f006 061f 	and.w	r6, r6, #31
 800e9d2:	fa02 f606 	lsl.w	r6, r2, r6
 800e9d6:	421e      	tst	r6, r3
 800e9d8:	bf18      	it	ne
 800e9da:	4617      	movne	r7, r2
 800e9dc:	f047 0720 	orr.w	r7, r7, #32
 800e9e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e9e2:	601c      	str	r4, [r3, #0]
 800e9e4:	9b04      	ldr	r3, [sp, #16]
 800e9e6:	601d      	str	r5, [r3, #0]
 800e9e8:	e695      	b.n	800e716 <__gethex+0x12a>
 800e9ea:	4299      	cmp	r1, r3
 800e9ec:	f843 cc04 	str.w	ip, [r3, #-4]
 800e9f0:	d8d8      	bhi.n	800e9a4 <__gethex+0x3b8>
 800e9f2:	68a3      	ldr	r3, [r4, #8]
 800e9f4:	459b      	cmp	fp, r3
 800e9f6:	db19      	blt.n	800ea2c <__gethex+0x440>
 800e9f8:	6861      	ldr	r1, [r4, #4]
 800e9fa:	ee18 0a10 	vmov	r0, s16
 800e9fe:	3101      	adds	r1, #1
 800ea00:	f000 f91a 	bl	800ec38 <_Balloc>
 800ea04:	4681      	mov	r9, r0
 800ea06:	b918      	cbnz	r0, 800ea10 <__gethex+0x424>
 800ea08:	4b1a      	ldr	r3, [pc, #104]	; (800ea74 <__gethex+0x488>)
 800ea0a:	4602      	mov	r2, r0
 800ea0c:	2184      	movs	r1, #132	; 0x84
 800ea0e:	e6a8      	b.n	800e762 <__gethex+0x176>
 800ea10:	6922      	ldr	r2, [r4, #16]
 800ea12:	3202      	adds	r2, #2
 800ea14:	f104 010c 	add.w	r1, r4, #12
 800ea18:	0092      	lsls	r2, r2, #2
 800ea1a:	300c      	adds	r0, #12
 800ea1c:	f7fd f95c 	bl	800bcd8 <memcpy>
 800ea20:	4621      	mov	r1, r4
 800ea22:	ee18 0a10 	vmov	r0, s16
 800ea26:	f000 f947 	bl	800ecb8 <_Bfree>
 800ea2a:	464c      	mov	r4, r9
 800ea2c:	6923      	ldr	r3, [r4, #16]
 800ea2e:	1c5a      	adds	r2, r3, #1
 800ea30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ea34:	6122      	str	r2, [r4, #16]
 800ea36:	2201      	movs	r2, #1
 800ea38:	615a      	str	r2, [r3, #20]
 800ea3a:	e7bb      	b.n	800e9b4 <__gethex+0x3c8>
 800ea3c:	6922      	ldr	r2, [r4, #16]
 800ea3e:	455a      	cmp	r2, fp
 800ea40:	dd0b      	ble.n	800ea5a <__gethex+0x46e>
 800ea42:	2101      	movs	r1, #1
 800ea44:	4620      	mov	r0, r4
 800ea46:	f7ff fd69 	bl	800e51c <rshift>
 800ea4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ea4e:	3501      	adds	r5, #1
 800ea50:	42ab      	cmp	r3, r5
 800ea52:	f6ff aed0 	blt.w	800e7f6 <__gethex+0x20a>
 800ea56:	2701      	movs	r7, #1
 800ea58:	e7c0      	b.n	800e9dc <__gethex+0x3f0>
 800ea5a:	f016 061f 	ands.w	r6, r6, #31
 800ea5e:	d0fa      	beq.n	800ea56 <__gethex+0x46a>
 800ea60:	4453      	add	r3, sl
 800ea62:	f1c6 0620 	rsb	r6, r6, #32
 800ea66:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ea6a:	f000 f9d7 	bl	800ee1c <__hi0bits>
 800ea6e:	42b0      	cmp	r0, r6
 800ea70:	dbe7      	blt.n	800ea42 <__gethex+0x456>
 800ea72:	e7f0      	b.n	800ea56 <__gethex+0x46a>
 800ea74:	08011ab0 	.word	0x08011ab0

0800ea78 <L_shift>:
 800ea78:	f1c2 0208 	rsb	r2, r2, #8
 800ea7c:	0092      	lsls	r2, r2, #2
 800ea7e:	b570      	push	{r4, r5, r6, lr}
 800ea80:	f1c2 0620 	rsb	r6, r2, #32
 800ea84:	6843      	ldr	r3, [r0, #4]
 800ea86:	6804      	ldr	r4, [r0, #0]
 800ea88:	fa03 f506 	lsl.w	r5, r3, r6
 800ea8c:	432c      	orrs	r4, r5
 800ea8e:	40d3      	lsrs	r3, r2
 800ea90:	6004      	str	r4, [r0, #0]
 800ea92:	f840 3f04 	str.w	r3, [r0, #4]!
 800ea96:	4288      	cmp	r0, r1
 800ea98:	d3f4      	bcc.n	800ea84 <L_shift+0xc>
 800ea9a:	bd70      	pop	{r4, r5, r6, pc}

0800ea9c <__match>:
 800ea9c:	b530      	push	{r4, r5, lr}
 800ea9e:	6803      	ldr	r3, [r0, #0]
 800eaa0:	3301      	adds	r3, #1
 800eaa2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eaa6:	b914      	cbnz	r4, 800eaae <__match+0x12>
 800eaa8:	6003      	str	r3, [r0, #0]
 800eaaa:	2001      	movs	r0, #1
 800eaac:	bd30      	pop	{r4, r5, pc}
 800eaae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eab2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800eab6:	2d19      	cmp	r5, #25
 800eab8:	bf98      	it	ls
 800eaba:	3220      	addls	r2, #32
 800eabc:	42a2      	cmp	r2, r4
 800eabe:	d0f0      	beq.n	800eaa2 <__match+0x6>
 800eac0:	2000      	movs	r0, #0
 800eac2:	e7f3      	b.n	800eaac <__match+0x10>

0800eac4 <__hexnan>:
 800eac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eac8:	680b      	ldr	r3, [r1, #0]
 800eaca:	115e      	asrs	r6, r3, #5
 800eacc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ead0:	f013 031f 	ands.w	r3, r3, #31
 800ead4:	b087      	sub	sp, #28
 800ead6:	bf18      	it	ne
 800ead8:	3604      	addne	r6, #4
 800eada:	2500      	movs	r5, #0
 800eadc:	1f37      	subs	r7, r6, #4
 800eade:	4690      	mov	r8, r2
 800eae0:	6802      	ldr	r2, [r0, #0]
 800eae2:	9301      	str	r3, [sp, #4]
 800eae4:	4682      	mov	sl, r0
 800eae6:	f846 5c04 	str.w	r5, [r6, #-4]
 800eaea:	46b9      	mov	r9, r7
 800eaec:	463c      	mov	r4, r7
 800eaee:	9502      	str	r5, [sp, #8]
 800eaf0:	46ab      	mov	fp, r5
 800eaf2:	7851      	ldrb	r1, [r2, #1]
 800eaf4:	1c53      	adds	r3, r2, #1
 800eaf6:	9303      	str	r3, [sp, #12]
 800eaf8:	b341      	cbz	r1, 800eb4c <__hexnan+0x88>
 800eafa:	4608      	mov	r0, r1
 800eafc:	9205      	str	r2, [sp, #20]
 800eafe:	9104      	str	r1, [sp, #16]
 800eb00:	f7ff fd5e 	bl	800e5c0 <__hexdig_fun>
 800eb04:	2800      	cmp	r0, #0
 800eb06:	d14f      	bne.n	800eba8 <__hexnan+0xe4>
 800eb08:	9904      	ldr	r1, [sp, #16]
 800eb0a:	9a05      	ldr	r2, [sp, #20]
 800eb0c:	2920      	cmp	r1, #32
 800eb0e:	d818      	bhi.n	800eb42 <__hexnan+0x7e>
 800eb10:	9b02      	ldr	r3, [sp, #8]
 800eb12:	459b      	cmp	fp, r3
 800eb14:	dd13      	ble.n	800eb3e <__hexnan+0x7a>
 800eb16:	454c      	cmp	r4, r9
 800eb18:	d206      	bcs.n	800eb28 <__hexnan+0x64>
 800eb1a:	2d07      	cmp	r5, #7
 800eb1c:	dc04      	bgt.n	800eb28 <__hexnan+0x64>
 800eb1e:	462a      	mov	r2, r5
 800eb20:	4649      	mov	r1, r9
 800eb22:	4620      	mov	r0, r4
 800eb24:	f7ff ffa8 	bl	800ea78 <L_shift>
 800eb28:	4544      	cmp	r4, r8
 800eb2a:	d950      	bls.n	800ebce <__hexnan+0x10a>
 800eb2c:	2300      	movs	r3, #0
 800eb2e:	f1a4 0904 	sub.w	r9, r4, #4
 800eb32:	f844 3c04 	str.w	r3, [r4, #-4]
 800eb36:	f8cd b008 	str.w	fp, [sp, #8]
 800eb3a:	464c      	mov	r4, r9
 800eb3c:	461d      	mov	r5, r3
 800eb3e:	9a03      	ldr	r2, [sp, #12]
 800eb40:	e7d7      	b.n	800eaf2 <__hexnan+0x2e>
 800eb42:	2929      	cmp	r1, #41	; 0x29
 800eb44:	d156      	bne.n	800ebf4 <__hexnan+0x130>
 800eb46:	3202      	adds	r2, #2
 800eb48:	f8ca 2000 	str.w	r2, [sl]
 800eb4c:	f1bb 0f00 	cmp.w	fp, #0
 800eb50:	d050      	beq.n	800ebf4 <__hexnan+0x130>
 800eb52:	454c      	cmp	r4, r9
 800eb54:	d206      	bcs.n	800eb64 <__hexnan+0xa0>
 800eb56:	2d07      	cmp	r5, #7
 800eb58:	dc04      	bgt.n	800eb64 <__hexnan+0xa0>
 800eb5a:	462a      	mov	r2, r5
 800eb5c:	4649      	mov	r1, r9
 800eb5e:	4620      	mov	r0, r4
 800eb60:	f7ff ff8a 	bl	800ea78 <L_shift>
 800eb64:	4544      	cmp	r4, r8
 800eb66:	d934      	bls.n	800ebd2 <__hexnan+0x10e>
 800eb68:	f1a8 0204 	sub.w	r2, r8, #4
 800eb6c:	4623      	mov	r3, r4
 800eb6e:	f853 1b04 	ldr.w	r1, [r3], #4
 800eb72:	f842 1f04 	str.w	r1, [r2, #4]!
 800eb76:	429f      	cmp	r7, r3
 800eb78:	d2f9      	bcs.n	800eb6e <__hexnan+0xaa>
 800eb7a:	1b3b      	subs	r3, r7, r4
 800eb7c:	f023 0303 	bic.w	r3, r3, #3
 800eb80:	3304      	adds	r3, #4
 800eb82:	3401      	adds	r4, #1
 800eb84:	3e03      	subs	r6, #3
 800eb86:	42b4      	cmp	r4, r6
 800eb88:	bf88      	it	hi
 800eb8a:	2304      	movhi	r3, #4
 800eb8c:	4443      	add	r3, r8
 800eb8e:	2200      	movs	r2, #0
 800eb90:	f843 2b04 	str.w	r2, [r3], #4
 800eb94:	429f      	cmp	r7, r3
 800eb96:	d2fb      	bcs.n	800eb90 <__hexnan+0xcc>
 800eb98:	683b      	ldr	r3, [r7, #0]
 800eb9a:	b91b      	cbnz	r3, 800eba4 <__hexnan+0xe0>
 800eb9c:	4547      	cmp	r7, r8
 800eb9e:	d127      	bne.n	800ebf0 <__hexnan+0x12c>
 800eba0:	2301      	movs	r3, #1
 800eba2:	603b      	str	r3, [r7, #0]
 800eba4:	2005      	movs	r0, #5
 800eba6:	e026      	b.n	800ebf6 <__hexnan+0x132>
 800eba8:	3501      	adds	r5, #1
 800ebaa:	2d08      	cmp	r5, #8
 800ebac:	f10b 0b01 	add.w	fp, fp, #1
 800ebb0:	dd06      	ble.n	800ebc0 <__hexnan+0xfc>
 800ebb2:	4544      	cmp	r4, r8
 800ebb4:	d9c3      	bls.n	800eb3e <__hexnan+0x7a>
 800ebb6:	2300      	movs	r3, #0
 800ebb8:	f844 3c04 	str.w	r3, [r4, #-4]
 800ebbc:	2501      	movs	r5, #1
 800ebbe:	3c04      	subs	r4, #4
 800ebc0:	6822      	ldr	r2, [r4, #0]
 800ebc2:	f000 000f 	and.w	r0, r0, #15
 800ebc6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ebca:	6022      	str	r2, [r4, #0]
 800ebcc:	e7b7      	b.n	800eb3e <__hexnan+0x7a>
 800ebce:	2508      	movs	r5, #8
 800ebd0:	e7b5      	b.n	800eb3e <__hexnan+0x7a>
 800ebd2:	9b01      	ldr	r3, [sp, #4]
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d0df      	beq.n	800eb98 <__hexnan+0xd4>
 800ebd8:	f04f 32ff 	mov.w	r2, #4294967295
 800ebdc:	f1c3 0320 	rsb	r3, r3, #32
 800ebe0:	fa22 f303 	lsr.w	r3, r2, r3
 800ebe4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ebe8:	401a      	ands	r2, r3
 800ebea:	f846 2c04 	str.w	r2, [r6, #-4]
 800ebee:	e7d3      	b.n	800eb98 <__hexnan+0xd4>
 800ebf0:	3f04      	subs	r7, #4
 800ebf2:	e7d1      	b.n	800eb98 <__hexnan+0xd4>
 800ebf4:	2004      	movs	r0, #4
 800ebf6:	b007      	add	sp, #28
 800ebf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ebfc <_localeconv_r>:
 800ebfc:	4800      	ldr	r0, [pc, #0]	; (800ec00 <_localeconv_r+0x4>)
 800ebfe:	4770      	bx	lr
 800ec00:	20000424 	.word	0x20000424

0800ec04 <malloc>:
 800ec04:	4b02      	ldr	r3, [pc, #8]	; (800ec10 <malloc+0xc>)
 800ec06:	4601      	mov	r1, r0
 800ec08:	6818      	ldr	r0, [r3, #0]
 800ec0a:	f000 bd59 	b.w	800f6c0 <_malloc_r>
 800ec0e:	bf00      	nop
 800ec10:	200002cc 	.word	0x200002cc

0800ec14 <__ascii_mbtowc>:
 800ec14:	b082      	sub	sp, #8
 800ec16:	b901      	cbnz	r1, 800ec1a <__ascii_mbtowc+0x6>
 800ec18:	a901      	add	r1, sp, #4
 800ec1a:	b142      	cbz	r2, 800ec2e <__ascii_mbtowc+0x1a>
 800ec1c:	b14b      	cbz	r3, 800ec32 <__ascii_mbtowc+0x1e>
 800ec1e:	7813      	ldrb	r3, [r2, #0]
 800ec20:	600b      	str	r3, [r1, #0]
 800ec22:	7812      	ldrb	r2, [r2, #0]
 800ec24:	1e10      	subs	r0, r2, #0
 800ec26:	bf18      	it	ne
 800ec28:	2001      	movne	r0, #1
 800ec2a:	b002      	add	sp, #8
 800ec2c:	4770      	bx	lr
 800ec2e:	4610      	mov	r0, r2
 800ec30:	e7fb      	b.n	800ec2a <__ascii_mbtowc+0x16>
 800ec32:	f06f 0001 	mvn.w	r0, #1
 800ec36:	e7f8      	b.n	800ec2a <__ascii_mbtowc+0x16>

0800ec38 <_Balloc>:
 800ec38:	b570      	push	{r4, r5, r6, lr}
 800ec3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ec3c:	4604      	mov	r4, r0
 800ec3e:	460d      	mov	r5, r1
 800ec40:	b976      	cbnz	r6, 800ec60 <_Balloc+0x28>
 800ec42:	2010      	movs	r0, #16
 800ec44:	f7ff ffde 	bl	800ec04 <malloc>
 800ec48:	4602      	mov	r2, r0
 800ec4a:	6260      	str	r0, [r4, #36]	; 0x24
 800ec4c:	b920      	cbnz	r0, 800ec58 <_Balloc+0x20>
 800ec4e:	4b18      	ldr	r3, [pc, #96]	; (800ecb0 <_Balloc+0x78>)
 800ec50:	4818      	ldr	r0, [pc, #96]	; (800ecb4 <_Balloc+0x7c>)
 800ec52:	2166      	movs	r1, #102	; 0x66
 800ec54:	f000 ff3e 	bl	800fad4 <__assert_func>
 800ec58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ec5c:	6006      	str	r6, [r0, #0]
 800ec5e:	60c6      	str	r6, [r0, #12]
 800ec60:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ec62:	68f3      	ldr	r3, [r6, #12]
 800ec64:	b183      	cbz	r3, 800ec88 <_Balloc+0x50>
 800ec66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec68:	68db      	ldr	r3, [r3, #12]
 800ec6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ec6e:	b9b8      	cbnz	r0, 800eca0 <_Balloc+0x68>
 800ec70:	2101      	movs	r1, #1
 800ec72:	fa01 f605 	lsl.w	r6, r1, r5
 800ec76:	1d72      	adds	r2, r6, #5
 800ec78:	0092      	lsls	r2, r2, #2
 800ec7a:	4620      	mov	r0, r4
 800ec7c:	f000 fc9d 	bl	800f5ba <_calloc_r>
 800ec80:	b160      	cbz	r0, 800ec9c <_Balloc+0x64>
 800ec82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ec86:	e00e      	b.n	800eca6 <_Balloc+0x6e>
 800ec88:	2221      	movs	r2, #33	; 0x21
 800ec8a:	2104      	movs	r1, #4
 800ec8c:	4620      	mov	r0, r4
 800ec8e:	f000 fc94 	bl	800f5ba <_calloc_r>
 800ec92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec94:	60f0      	str	r0, [r6, #12]
 800ec96:	68db      	ldr	r3, [r3, #12]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d1e4      	bne.n	800ec66 <_Balloc+0x2e>
 800ec9c:	2000      	movs	r0, #0
 800ec9e:	bd70      	pop	{r4, r5, r6, pc}
 800eca0:	6802      	ldr	r2, [r0, #0]
 800eca2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800eca6:	2300      	movs	r3, #0
 800eca8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ecac:	e7f7      	b.n	800ec9e <_Balloc+0x66>
 800ecae:	bf00      	nop
 800ecb0:	08011a3e 	.word	0x08011a3e
 800ecb4:	08011b3c 	.word	0x08011b3c

0800ecb8 <_Bfree>:
 800ecb8:	b570      	push	{r4, r5, r6, lr}
 800ecba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ecbc:	4605      	mov	r5, r0
 800ecbe:	460c      	mov	r4, r1
 800ecc0:	b976      	cbnz	r6, 800ece0 <_Bfree+0x28>
 800ecc2:	2010      	movs	r0, #16
 800ecc4:	f7ff ff9e 	bl	800ec04 <malloc>
 800ecc8:	4602      	mov	r2, r0
 800ecca:	6268      	str	r0, [r5, #36]	; 0x24
 800eccc:	b920      	cbnz	r0, 800ecd8 <_Bfree+0x20>
 800ecce:	4b09      	ldr	r3, [pc, #36]	; (800ecf4 <_Bfree+0x3c>)
 800ecd0:	4809      	ldr	r0, [pc, #36]	; (800ecf8 <_Bfree+0x40>)
 800ecd2:	218a      	movs	r1, #138	; 0x8a
 800ecd4:	f000 fefe 	bl	800fad4 <__assert_func>
 800ecd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ecdc:	6006      	str	r6, [r0, #0]
 800ecde:	60c6      	str	r6, [r0, #12]
 800ece0:	b13c      	cbz	r4, 800ecf2 <_Bfree+0x3a>
 800ece2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ece4:	6862      	ldr	r2, [r4, #4]
 800ece6:	68db      	ldr	r3, [r3, #12]
 800ece8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ecec:	6021      	str	r1, [r4, #0]
 800ecee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ecf2:	bd70      	pop	{r4, r5, r6, pc}
 800ecf4:	08011a3e 	.word	0x08011a3e
 800ecf8:	08011b3c 	.word	0x08011b3c

0800ecfc <__multadd>:
 800ecfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed00:	690d      	ldr	r5, [r1, #16]
 800ed02:	4607      	mov	r7, r0
 800ed04:	460c      	mov	r4, r1
 800ed06:	461e      	mov	r6, r3
 800ed08:	f101 0c14 	add.w	ip, r1, #20
 800ed0c:	2000      	movs	r0, #0
 800ed0e:	f8dc 3000 	ldr.w	r3, [ip]
 800ed12:	b299      	uxth	r1, r3
 800ed14:	fb02 6101 	mla	r1, r2, r1, r6
 800ed18:	0c1e      	lsrs	r6, r3, #16
 800ed1a:	0c0b      	lsrs	r3, r1, #16
 800ed1c:	fb02 3306 	mla	r3, r2, r6, r3
 800ed20:	b289      	uxth	r1, r1
 800ed22:	3001      	adds	r0, #1
 800ed24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ed28:	4285      	cmp	r5, r0
 800ed2a:	f84c 1b04 	str.w	r1, [ip], #4
 800ed2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ed32:	dcec      	bgt.n	800ed0e <__multadd+0x12>
 800ed34:	b30e      	cbz	r6, 800ed7a <__multadd+0x7e>
 800ed36:	68a3      	ldr	r3, [r4, #8]
 800ed38:	42ab      	cmp	r3, r5
 800ed3a:	dc19      	bgt.n	800ed70 <__multadd+0x74>
 800ed3c:	6861      	ldr	r1, [r4, #4]
 800ed3e:	4638      	mov	r0, r7
 800ed40:	3101      	adds	r1, #1
 800ed42:	f7ff ff79 	bl	800ec38 <_Balloc>
 800ed46:	4680      	mov	r8, r0
 800ed48:	b928      	cbnz	r0, 800ed56 <__multadd+0x5a>
 800ed4a:	4602      	mov	r2, r0
 800ed4c:	4b0c      	ldr	r3, [pc, #48]	; (800ed80 <__multadd+0x84>)
 800ed4e:	480d      	ldr	r0, [pc, #52]	; (800ed84 <__multadd+0x88>)
 800ed50:	21b5      	movs	r1, #181	; 0xb5
 800ed52:	f000 febf 	bl	800fad4 <__assert_func>
 800ed56:	6922      	ldr	r2, [r4, #16]
 800ed58:	3202      	adds	r2, #2
 800ed5a:	f104 010c 	add.w	r1, r4, #12
 800ed5e:	0092      	lsls	r2, r2, #2
 800ed60:	300c      	adds	r0, #12
 800ed62:	f7fc ffb9 	bl	800bcd8 <memcpy>
 800ed66:	4621      	mov	r1, r4
 800ed68:	4638      	mov	r0, r7
 800ed6a:	f7ff ffa5 	bl	800ecb8 <_Bfree>
 800ed6e:	4644      	mov	r4, r8
 800ed70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ed74:	3501      	adds	r5, #1
 800ed76:	615e      	str	r6, [r3, #20]
 800ed78:	6125      	str	r5, [r4, #16]
 800ed7a:	4620      	mov	r0, r4
 800ed7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed80:	08011ab0 	.word	0x08011ab0
 800ed84:	08011b3c 	.word	0x08011b3c

0800ed88 <__s2b>:
 800ed88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed8c:	460c      	mov	r4, r1
 800ed8e:	4615      	mov	r5, r2
 800ed90:	461f      	mov	r7, r3
 800ed92:	2209      	movs	r2, #9
 800ed94:	3308      	adds	r3, #8
 800ed96:	4606      	mov	r6, r0
 800ed98:	fb93 f3f2 	sdiv	r3, r3, r2
 800ed9c:	2100      	movs	r1, #0
 800ed9e:	2201      	movs	r2, #1
 800eda0:	429a      	cmp	r2, r3
 800eda2:	db09      	blt.n	800edb8 <__s2b+0x30>
 800eda4:	4630      	mov	r0, r6
 800eda6:	f7ff ff47 	bl	800ec38 <_Balloc>
 800edaa:	b940      	cbnz	r0, 800edbe <__s2b+0x36>
 800edac:	4602      	mov	r2, r0
 800edae:	4b19      	ldr	r3, [pc, #100]	; (800ee14 <__s2b+0x8c>)
 800edb0:	4819      	ldr	r0, [pc, #100]	; (800ee18 <__s2b+0x90>)
 800edb2:	21ce      	movs	r1, #206	; 0xce
 800edb4:	f000 fe8e 	bl	800fad4 <__assert_func>
 800edb8:	0052      	lsls	r2, r2, #1
 800edba:	3101      	adds	r1, #1
 800edbc:	e7f0      	b.n	800eda0 <__s2b+0x18>
 800edbe:	9b08      	ldr	r3, [sp, #32]
 800edc0:	6143      	str	r3, [r0, #20]
 800edc2:	2d09      	cmp	r5, #9
 800edc4:	f04f 0301 	mov.w	r3, #1
 800edc8:	6103      	str	r3, [r0, #16]
 800edca:	dd16      	ble.n	800edfa <__s2b+0x72>
 800edcc:	f104 0909 	add.w	r9, r4, #9
 800edd0:	46c8      	mov	r8, r9
 800edd2:	442c      	add	r4, r5
 800edd4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800edd8:	4601      	mov	r1, r0
 800edda:	3b30      	subs	r3, #48	; 0x30
 800eddc:	220a      	movs	r2, #10
 800edde:	4630      	mov	r0, r6
 800ede0:	f7ff ff8c 	bl	800ecfc <__multadd>
 800ede4:	45a0      	cmp	r8, r4
 800ede6:	d1f5      	bne.n	800edd4 <__s2b+0x4c>
 800ede8:	f1a5 0408 	sub.w	r4, r5, #8
 800edec:	444c      	add	r4, r9
 800edee:	1b2d      	subs	r5, r5, r4
 800edf0:	1963      	adds	r3, r4, r5
 800edf2:	42bb      	cmp	r3, r7
 800edf4:	db04      	blt.n	800ee00 <__s2b+0x78>
 800edf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edfa:	340a      	adds	r4, #10
 800edfc:	2509      	movs	r5, #9
 800edfe:	e7f6      	b.n	800edee <__s2b+0x66>
 800ee00:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ee04:	4601      	mov	r1, r0
 800ee06:	3b30      	subs	r3, #48	; 0x30
 800ee08:	220a      	movs	r2, #10
 800ee0a:	4630      	mov	r0, r6
 800ee0c:	f7ff ff76 	bl	800ecfc <__multadd>
 800ee10:	e7ee      	b.n	800edf0 <__s2b+0x68>
 800ee12:	bf00      	nop
 800ee14:	08011ab0 	.word	0x08011ab0
 800ee18:	08011b3c 	.word	0x08011b3c

0800ee1c <__hi0bits>:
 800ee1c:	0c03      	lsrs	r3, r0, #16
 800ee1e:	041b      	lsls	r3, r3, #16
 800ee20:	b9d3      	cbnz	r3, 800ee58 <__hi0bits+0x3c>
 800ee22:	0400      	lsls	r0, r0, #16
 800ee24:	2310      	movs	r3, #16
 800ee26:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ee2a:	bf04      	itt	eq
 800ee2c:	0200      	lsleq	r0, r0, #8
 800ee2e:	3308      	addeq	r3, #8
 800ee30:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ee34:	bf04      	itt	eq
 800ee36:	0100      	lsleq	r0, r0, #4
 800ee38:	3304      	addeq	r3, #4
 800ee3a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ee3e:	bf04      	itt	eq
 800ee40:	0080      	lsleq	r0, r0, #2
 800ee42:	3302      	addeq	r3, #2
 800ee44:	2800      	cmp	r0, #0
 800ee46:	db05      	blt.n	800ee54 <__hi0bits+0x38>
 800ee48:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ee4c:	f103 0301 	add.w	r3, r3, #1
 800ee50:	bf08      	it	eq
 800ee52:	2320      	moveq	r3, #32
 800ee54:	4618      	mov	r0, r3
 800ee56:	4770      	bx	lr
 800ee58:	2300      	movs	r3, #0
 800ee5a:	e7e4      	b.n	800ee26 <__hi0bits+0xa>

0800ee5c <__lo0bits>:
 800ee5c:	6803      	ldr	r3, [r0, #0]
 800ee5e:	f013 0207 	ands.w	r2, r3, #7
 800ee62:	4601      	mov	r1, r0
 800ee64:	d00b      	beq.n	800ee7e <__lo0bits+0x22>
 800ee66:	07da      	lsls	r2, r3, #31
 800ee68:	d423      	bmi.n	800eeb2 <__lo0bits+0x56>
 800ee6a:	0798      	lsls	r0, r3, #30
 800ee6c:	bf49      	itett	mi
 800ee6e:	085b      	lsrmi	r3, r3, #1
 800ee70:	089b      	lsrpl	r3, r3, #2
 800ee72:	2001      	movmi	r0, #1
 800ee74:	600b      	strmi	r3, [r1, #0]
 800ee76:	bf5c      	itt	pl
 800ee78:	600b      	strpl	r3, [r1, #0]
 800ee7a:	2002      	movpl	r0, #2
 800ee7c:	4770      	bx	lr
 800ee7e:	b298      	uxth	r0, r3
 800ee80:	b9a8      	cbnz	r0, 800eeae <__lo0bits+0x52>
 800ee82:	0c1b      	lsrs	r3, r3, #16
 800ee84:	2010      	movs	r0, #16
 800ee86:	b2da      	uxtb	r2, r3
 800ee88:	b90a      	cbnz	r2, 800ee8e <__lo0bits+0x32>
 800ee8a:	3008      	adds	r0, #8
 800ee8c:	0a1b      	lsrs	r3, r3, #8
 800ee8e:	071a      	lsls	r2, r3, #28
 800ee90:	bf04      	itt	eq
 800ee92:	091b      	lsreq	r3, r3, #4
 800ee94:	3004      	addeq	r0, #4
 800ee96:	079a      	lsls	r2, r3, #30
 800ee98:	bf04      	itt	eq
 800ee9a:	089b      	lsreq	r3, r3, #2
 800ee9c:	3002      	addeq	r0, #2
 800ee9e:	07da      	lsls	r2, r3, #31
 800eea0:	d403      	bmi.n	800eeaa <__lo0bits+0x4e>
 800eea2:	085b      	lsrs	r3, r3, #1
 800eea4:	f100 0001 	add.w	r0, r0, #1
 800eea8:	d005      	beq.n	800eeb6 <__lo0bits+0x5a>
 800eeaa:	600b      	str	r3, [r1, #0]
 800eeac:	4770      	bx	lr
 800eeae:	4610      	mov	r0, r2
 800eeb0:	e7e9      	b.n	800ee86 <__lo0bits+0x2a>
 800eeb2:	2000      	movs	r0, #0
 800eeb4:	4770      	bx	lr
 800eeb6:	2020      	movs	r0, #32
 800eeb8:	4770      	bx	lr
	...

0800eebc <__i2b>:
 800eebc:	b510      	push	{r4, lr}
 800eebe:	460c      	mov	r4, r1
 800eec0:	2101      	movs	r1, #1
 800eec2:	f7ff feb9 	bl	800ec38 <_Balloc>
 800eec6:	4602      	mov	r2, r0
 800eec8:	b928      	cbnz	r0, 800eed6 <__i2b+0x1a>
 800eeca:	4b05      	ldr	r3, [pc, #20]	; (800eee0 <__i2b+0x24>)
 800eecc:	4805      	ldr	r0, [pc, #20]	; (800eee4 <__i2b+0x28>)
 800eece:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800eed2:	f000 fdff 	bl	800fad4 <__assert_func>
 800eed6:	2301      	movs	r3, #1
 800eed8:	6144      	str	r4, [r0, #20]
 800eeda:	6103      	str	r3, [r0, #16]
 800eedc:	bd10      	pop	{r4, pc}
 800eede:	bf00      	nop
 800eee0:	08011ab0 	.word	0x08011ab0
 800eee4:	08011b3c 	.word	0x08011b3c

0800eee8 <__multiply>:
 800eee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eeec:	4691      	mov	r9, r2
 800eeee:	690a      	ldr	r2, [r1, #16]
 800eef0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800eef4:	429a      	cmp	r2, r3
 800eef6:	bfb8      	it	lt
 800eef8:	460b      	movlt	r3, r1
 800eefa:	460c      	mov	r4, r1
 800eefc:	bfbc      	itt	lt
 800eefe:	464c      	movlt	r4, r9
 800ef00:	4699      	movlt	r9, r3
 800ef02:	6927      	ldr	r7, [r4, #16]
 800ef04:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ef08:	68a3      	ldr	r3, [r4, #8]
 800ef0a:	6861      	ldr	r1, [r4, #4]
 800ef0c:	eb07 060a 	add.w	r6, r7, sl
 800ef10:	42b3      	cmp	r3, r6
 800ef12:	b085      	sub	sp, #20
 800ef14:	bfb8      	it	lt
 800ef16:	3101      	addlt	r1, #1
 800ef18:	f7ff fe8e 	bl	800ec38 <_Balloc>
 800ef1c:	b930      	cbnz	r0, 800ef2c <__multiply+0x44>
 800ef1e:	4602      	mov	r2, r0
 800ef20:	4b44      	ldr	r3, [pc, #272]	; (800f034 <__multiply+0x14c>)
 800ef22:	4845      	ldr	r0, [pc, #276]	; (800f038 <__multiply+0x150>)
 800ef24:	f240 115d 	movw	r1, #349	; 0x15d
 800ef28:	f000 fdd4 	bl	800fad4 <__assert_func>
 800ef2c:	f100 0514 	add.w	r5, r0, #20
 800ef30:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ef34:	462b      	mov	r3, r5
 800ef36:	2200      	movs	r2, #0
 800ef38:	4543      	cmp	r3, r8
 800ef3a:	d321      	bcc.n	800ef80 <__multiply+0x98>
 800ef3c:	f104 0314 	add.w	r3, r4, #20
 800ef40:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ef44:	f109 0314 	add.w	r3, r9, #20
 800ef48:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ef4c:	9202      	str	r2, [sp, #8]
 800ef4e:	1b3a      	subs	r2, r7, r4
 800ef50:	3a15      	subs	r2, #21
 800ef52:	f022 0203 	bic.w	r2, r2, #3
 800ef56:	3204      	adds	r2, #4
 800ef58:	f104 0115 	add.w	r1, r4, #21
 800ef5c:	428f      	cmp	r7, r1
 800ef5e:	bf38      	it	cc
 800ef60:	2204      	movcc	r2, #4
 800ef62:	9201      	str	r2, [sp, #4]
 800ef64:	9a02      	ldr	r2, [sp, #8]
 800ef66:	9303      	str	r3, [sp, #12]
 800ef68:	429a      	cmp	r2, r3
 800ef6a:	d80c      	bhi.n	800ef86 <__multiply+0x9e>
 800ef6c:	2e00      	cmp	r6, #0
 800ef6e:	dd03      	ble.n	800ef78 <__multiply+0x90>
 800ef70:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d05a      	beq.n	800f02e <__multiply+0x146>
 800ef78:	6106      	str	r6, [r0, #16]
 800ef7a:	b005      	add	sp, #20
 800ef7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef80:	f843 2b04 	str.w	r2, [r3], #4
 800ef84:	e7d8      	b.n	800ef38 <__multiply+0x50>
 800ef86:	f8b3 a000 	ldrh.w	sl, [r3]
 800ef8a:	f1ba 0f00 	cmp.w	sl, #0
 800ef8e:	d024      	beq.n	800efda <__multiply+0xf2>
 800ef90:	f104 0e14 	add.w	lr, r4, #20
 800ef94:	46a9      	mov	r9, r5
 800ef96:	f04f 0c00 	mov.w	ip, #0
 800ef9a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ef9e:	f8d9 1000 	ldr.w	r1, [r9]
 800efa2:	fa1f fb82 	uxth.w	fp, r2
 800efa6:	b289      	uxth	r1, r1
 800efa8:	fb0a 110b 	mla	r1, sl, fp, r1
 800efac:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800efb0:	f8d9 2000 	ldr.w	r2, [r9]
 800efb4:	4461      	add	r1, ip
 800efb6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800efba:	fb0a c20b 	mla	r2, sl, fp, ip
 800efbe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800efc2:	b289      	uxth	r1, r1
 800efc4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800efc8:	4577      	cmp	r7, lr
 800efca:	f849 1b04 	str.w	r1, [r9], #4
 800efce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800efd2:	d8e2      	bhi.n	800ef9a <__multiply+0xb2>
 800efd4:	9a01      	ldr	r2, [sp, #4]
 800efd6:	f845 c002 	str.w	ip, [r5, r2]
 800efda:	9a03      	ldr	r2, [sp, #12]
 800efdc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800efe0:	3304      	adds	r3, #4
 800efe2:	f1b9 0f00 	cmp.w	r9, #0
 800efe6:	d020      	beq.n	800f02a <__multiply+0x142>
 800efe8:	6829      	ldr	r1, [r5, #0]
 800efea:	f104 0c14 	add.w	ip, r4, #20
 800efee:	46ae      	mov	lr, r5
 800eff0:	f04f 0a00 	mov.w	sl, #0
 800eff4:	f8bc b000 	ldrh.w	fp, [ip]
 800eff8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800effc:	fb09 220b 	mla	r2, r9, fp, r2
 800f000:	4492      	add	sl, r2
 800f002:	b289      	uxth	r1, r1
 800f004:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f008:	f84e 1b04 	str.w	r1, [lr], #4
 800f00c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f010:	f8be 1000 	ldrh.w	r1, [lr]
 800f014:	0c12      	lsrs	r2, r2, #16
 800f016:	fb09 1102 	mla	r1, r9, r2, r1
 800f01a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800f01e:	4567      	cmp	r7, ip
 800f020:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f024:	d8e6      	bhi.n	800eff4 <__multiply+0x10c>
 800f026:	9a01      	ldr	r2, [sp, #4]
 800f028:	50a9      	str	r1, [r5, r2]
 800f02a:	3504      	adds	r5, #4
 800f02c:	e79a      	b.n	800ef64 <__multiply+0x7c>
 800f02e:	3e01      	subs	r6, #1
 800f030:	e79c      	b.n	800ef6c <__multiply+0x84>
 800f032:	bf00      	nop
 800f034:	08011ab0 	.word	0x08011ab0
 800f038:	08011b3c 	.word	0x08011b3c

0800f03c <__pow5mult>:
 800f03c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f040:	4615      	mov	r5, r2
 800f042:	f012 0203 	ands.w	r2, r2, #3
 800f046:	4606      	mov	r6, r0
 800f048:	460f      	mov	r7, r1
 800f04a:	d007      	beq.n	800f05c <__pow5mult+0x20>
 800f04c:	4c25      	ldr	r4, [pc, #148]	; (800f0e4 <__pow5mult+0xa8>)
 800f04e:	3a01      	subs	r2, #1
 800f050:	2300      	movs	r3, #0
 800f052:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f056:	f7ff fe51 	bl	800ecfc <__multadd>
 800f05a:	4607      	mov	r7, r0
 800f05c:	10ad      	asrs	r5, r5, #2
 800f05e:	d03d      	beq.n	800f0dc <__pow5mult+0xa0>
 800f060:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f062:	b97c      	cbnz	r4, 800f084 <__pow5mult+0x48>
 800f064:	2010      	movs	r0, #16
 800f066:	f7ff fdcd 	bl	800ec04 <malloc>
 800f06a:	4602      	mov	r2, r0
 800f06c:	6270      	str	r0, [r6, #36]	; 0x24
 800f06e:	b928      	cbnz	r0, 800f07c <__pow5mult+0x40>
 800f070:	4b1d      	ldr	r3, [pc, #116]	; (800f0e8 <__pow5mult+0xac>)
 800f072:	481e      	ldr	r0, [pc, #120]	; (800f0ec <__pow5mult+0xb0>)
 800f074:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f078:	f000 fd2c 	bl	800fad4 <__assert_func>
 800f07c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f080:	6004      	str	r4, [r0, #0]
 800f082:	60c4      	str	r4, [r0, #12]
 800f084:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f088:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f08c:	b94c      	cbnz	r4, 800f0a2 <__pow5mult+0x66>
 800f08e:	f240 2171 	movw	r1, #625	; 0x271
 800f092:	4630      	mov	r0, r6
 800f094:	f7ff ff12 	bl	800eebc <__i2b>
 800f098:	2300      	movs	r3, #0
 800f09a:	f8c8 0008 	str.w	r0, [r8, #8]
 800f09e:	4604      	mov	r4, r0
 800f0a0:	6003      	str	r3, [r0, #0]
 800f0a2:	f04f 0900 	mov.w	r9, #0
 800f0a6:	07eb      	lsls	r3, r5, #31
 800f0a8:	d50a      	bpl.n	800f0c0 <__pow5mult+0x84>
 800f0aa:	4639      	mov	r1, r7
 800f0ac:	4622      	mov	r2, r4
 800f0ae:	4630      	mov	r0, r6
 800f0b0:	f7ff ff1a 	bl	800eee8 <__multiply>
 800f0b4:	4639      	mov	r1, r7
 800f0b6:	4680      	mov	r8, r0
 800f0b8:	4630      	mov	r0, r6
 800f0ba:	f7ff fdfd 	bl	800ecb8 <_Bfree>
 800f0be:	4647      	mov	r7, r8
 800f0c0:	106d      	asrs	r5, r5, #1
 800f0c2:	d00b      	beq.n	800f0dc <__pow5mult+0xa0>
 800f0c4:	6820      	ldr	r0, [r4, #0]
 800f0c6:	b938      	cbnz	r0, 800f0d8 <__pow5mult+0x9c>
 800f0c8:	4622      	mov	r2, r4
 800f0ca:	4621      	mov	r1, r4
 800f0cc:	4630      	mov	r0, r6
 800f0ce:	f7ff ff0b 	bl	800eee8 <__multiply>
 800f0d2:	6020      	str	r0, [r4, #0]
 800f0d4:	f8c0 9000 	str.w	r9, [r0]
 800f0d8:	4604      	mov	r4, r0
 800f0da:	e7e4      	b.n	800f0a6 <__pow5mult+0x6a>
 800f0dc:	4638      	mov	r0, r7
 800f0de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f0e2:	bf00      	nop
 800f0e4:	08011c88 	.word	0x08011c88
 800f0e8:	08011a3e 	.word	0x08011a3e
 800f0ec:	08011b3c 	.word	0x08011b3c

0800f0f0 <__lshift>:
 800f0f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0f4:	460c      	mov	r4, r1
 800f0f6:	6849      	ldr	r1, [r1, #4]
 800f0f8:	6923      	ldr	r3, [r4, #16]
 800f0fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f0fe:	68a3      	ldr	r3, [r4, #8]
 800f100:	4607      	mov	r7, r0
 800f102:	4691      	mov	r9, r2
 800f104:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f108:	f108 0601 	add.w	r6, r8, #1
 800f10c:	42b3      	cmp	r3, r6
 800f10e:	db0b      	blt.n	800f128 <__lshift+0x38>
 800f110:	4638      	mov	r0, r7
 800f112:	f7ff fd91 	bl	800ec38 <_Balloc>
 800f116:	4605      	mov	r5, r0
 800f118:	b948      	cbnz	r0, 800f12e <__lshift+0x3e>
 800f11a:	4602      	mov	r2, r0
 800f11c:	4b2a      	ldr	r3, [pc, #168]	; (800f1c8 <__lshift+0xd8>)
 800f11e:	482b      	ldr	r0, [pc, #172]	; (800f1cc <__lshift+0xdc>)
 800f120:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f124:	f000 fcd6 	bl	800fad4 <__assert_func>
 800f128:	3101      	adds	r1, #1
 800f12a:	005b      	lsls	r3, r3, #1
 800f12c:	e7ee      	b.n	800f10c <__lshift+0x1c>
 800f12e:	2300      	movs	r3, #0
 800f130:	f100 0114 	add.w	r1, r0, #20
 800f134:	f100 0210 	add.w	r2, r0, #16
 800f138:	4618      	mov	r0, r3
 800f13a:	4553      	cmp	r3, sl
 800f13c:	db37      	blt.n	800f1ae <__lshift+0xbe>
 800f13e:	6920      	ldr	r0, [r4, #16]
 800f140:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f144:	f104 0314 	add.w	r3, r4, #20
 800f148:	f019 091f 	ands.w	r9, r9, #31
 800f14c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f150:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f154:	d02f      	beq.n	800f1b6 <__lshift+0xc6>
 800f156:	f1c9 0e20 	rsb	lr, r9, #32
 800f15a:	468a      	mov	sl, r1
 800f15c:	f04f 0c00 	mov.w	ip, #0
 800f160:	681a      	ldr	r2, [r3, #0]
 800f162:	fa02 f209 	lsl.w	r2, r2, r9
 800f166:	ea42 020c 	orr.w	r2, r2, ip
 800f16a:	f84a 2b04 	str.w	r2, [sl], #4
 800f16e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f172:	4298      	cmp	r0, r3
 800f174:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f178:	d8f2      	bhi.n	800f160 <__lshift+0x70>
 800f17a:	1b03      	subs	r3, r0, r4
 800f17c:	3b15      	subs	r3, #21
 800f17e:	f023 0303 	bic.w	r3, r3, #3
 800f182:	3304      	adds	r3, #4
 800f184:	f104 0215 	add.w	r2, r4, #21
 800f188:	4290      	cmp	r0, r2
 800f18a:	bf38      	it	cc
 800f18c:	2304      	movcc	r3, #4
 800f18e:	f841 c003 	str.w	ip, [r1, r3]
 800f192:	f1bc 0f00 	cmp.w	ip, #0
 800f196:	d001      	beq.n	800f19c <__lshift+0xac>
 800f198:	f108 0602 	add.w	r6, r8, #2
 800f19c:	3e01      	subs	r6, #1
 800f19e:	4638      	mov	r0, r7
 800f1a0:	612e      	str	r6, [r5, #16]
 800f1a2:	4621      	mov	r1, r4
 800f1a4:	f7ff fd88 	bl	800ecb8 <_Bfree>
 800f1a8:	4628      	mov	r0, r5
 800f1aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1ae:	f842 0f04 	str.w	r0, [r2, #4]!
 800f1b2:	3301      	adds	r3, #1
 800f1b4:	e7c1      	b.n	800f13a <__lshift+0x4a>
 800f1b6:	3904      	subs	r1, #4
 800f1b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f1bc:	f841 2f04 	str.w	r2, [r1, #4]!
 800f1c0:	4298      	cmp	r0, r3
 800f1c2:	d8f9      	bhi.n	800f1b8 <__lshift+0xc8>
 800f1c4:	e7ea      	b.n	800f19c <__lshift+0xac>
 800f1c6:	bf00      	nop
 800f1c8:	08011ab0 	.word	0x08011ab0
 800f1cc:	08011b3c 	.word	0x08011b3c

0800f1d0 <__mcmp>:
 800f1d0:	b530      	push	{r4, r5, lr}
 800f1d2:	6902      	ldr	r2, [r0, #16]
 800f1d4:	690c      	ldr	r4, [r1, #16]
 800f1d6:	1b12      	subs	r2, r2, r4
 800f1d8:	d10e      	bne.n	800f1f8 <__mcmp+0x28>
 800f1da:	f100 0314 	add.w	r3, r0, #20
 800f1de:	3114      	adds	r1, #20
 800f1e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f1e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f1e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f1ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f1f0:	42a5      	cmp	r5, r4
 800f1f2:	d003      	beq.n	800f1fc <__mcmp+0x2c>
 800f1f4:	d305      	bcc.n	800f202 <__mcmp+0x32>
 800f1f6:	2201      	movs	r2, #1
 800f1f8:	4610      	mov	r0, r2
 800f1fa:	bd30      	pop	{r4, r5, pc}
 800f1fc:	4283      	cmp	r3, r0
 800f1fe:	d3f3      	bcc.n	800f1e8 <__mcmp+0x18>
 800f200:	e7fa      	b.n	800f1f8 <__mcmp+0x28>
 800f202:	f04f 32ff 	mov.w	r2, #4294967295
 800f206:	e7f7      	b.n	800f1f8 <__mcmp+0x28>

0800f208 <__mdiff>:
 800f208:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f20c:	460c      	mov	r4, r1
 800f20e:	4606      	mov	r6, r0
 800f210:	4611      	mov	r1, r2
 800f212:	4620      	mov	r0, r4
 800f214:	4690      	mov	r8, r2
 800f216:	f7ff ffdb 	bl	800f1d0 <__mcmp>
 800f21a:	1e05      	subs	r5, r0, #0
 800f21c:	d110      	bne.n	800f240 <__mdiff+0x38>
 800f21e:	4629      	mov	r1, r5
 800f220:	4630      	mov	r0, r6
 800f222:	f7ff fd09 	bl	800ec38 <_Balloc>
 800f226:	b930      	cbnz	r0, 800f236 <__mdiff+0x2e>
 800f228:	4b3a      	ldr	r3, [pc, #232]	; (800f314 <__mdiff+0x10c>)
 800f22a:	4602      	mov	r2, r0
 800f22c:	f240 2132 	movw	r1, #562	; 0x232
 800f230:	4839      	ldr	r0, [pc, #228]	; (800f318 <__mdiff+0x110>)
 800f232:	f000 fc4f 	bl	800fad4 <__assert_func>
 800f236:	2301      	movs	r3, #1
 800f238:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f23c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f240:	bfa4      	itt	ge
 800f242:	4643      	movge	r3, r8
 800f244:	46a0      	movge	r8, r4
 800f246:	4630      	mov	r0, r6
 800f248:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f24c:	bfa6      	itte	ge
 800f24e:	461c      	movge	r4, r3
 800f250:	2500      	movge	r5, #0
 800f252:	2501      	movlt	r5, #1
 800f254:	f7ff fcf0 	bl	800ec38 <_Balloc>
 800f258:	b920      	cbnz	r0, 800f264 <__mdiff+0x5c>
 800f25a:	4b2e      	ldr	r3, [pc, #184]	; (800f314 <__mdiff+0x10c>)
 800f25c:	4602      	mov	r2, r0
 800f25e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f262:	e7e5      	b.n	800f230 <__mdiff+0x28>
 800f264:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f268:	6926      	ldr	r6, [r4, #16]
 800f26a:	60c5      	str	r5, [r0, #12]
 800f26c:	f104 0914 	add.w	r9, r4, #20
 800f270:	f108 0514 	add.w	r5, r8, #20
 800f274:	f100 0e14 	add.w	lr, r0, #20
 800f278:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f27c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f280:	f108 0210 	add.w	r2, r8, #16
 800f284:	46f2      	mov	sl, lr
 800f286:	2100      	movs	r1, #0
 800f288:	f859 3b04 	ldr.w	r3, [r9], #4
 800f28c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f290:	fa1f f883 	uxth.w	r8, r3
 800f294:	fa11 f18b 	uxtah	r1, r1, fp
 800f298:	0c1b      	lsrs	r3, r3, #16
 800f29a:	eba1 0808 	sub.w	r8, r1, r8
 800f29e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f2a2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f2a6:	fa1f f888 	uxth.w	r8, r8
 800f2aa:	1419      	asrs	r1, r3, #16
 800f2ac:	454e      	cmp	r6, r9
 800f2ae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f2b2:	f84a 3b04 	str.w	r3, [sl], #4
 800f2b6:	d8e7      	bhi.n	800f288 <__mdiff+0x80>
 800f2b8:	1b33      	subs	r3, r6, r4
 800f2ba:	3b15      	subs	r3, #21
 800f2bc:	f023 0303 	bic.w	r3, r3, #3
 800f2c0:	3304      	adds	r3, #4
 800f2c2:	3415      	adds	r4, #21
 800f2c4:	42a6      	cmp	r6, r4
 800f2c6:	bf38      	it	cc
 800f2c8:	2304      	movcc	r3, #4
 800f2ca:	441d      	add	r5, r3
 800f2cc:	4473      	add	r3, lr
 800f2ce:	469e      	mov	lr, r3
 800f2d0:	462e      	mov	r6, r5
 800f2d2:	4566      	cmp	r6, ip
 800f2d4:	d30e      	bcc.n	800f2f4 <__mdiff+0xec>
 800f2d6:	f10c 0203 	add.w	r2, ip, #3
 800f2da:	1b52      	subs	r2, r2, r5
 800f2dc:	f022 0203 	bic.w	r2, r2, #3
 800f2e0:	3d03      	subs	r5, #3
 800f2e2:	45ac      	cmp	ip, r5
 800f2e4:	bf38      	it	cc
 800f2e6:	2200      	movcc	r2, #0
 800f2e8:	441a      	add	r2, r3
 800f2ea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f2ee:	b17b      	cbz	r3, 800f310 <__mdiff+0x108>
 800f2f0:	6107      	str	r7, [r0, #16]
 800f2f2:	e7a3      	b.n	800f23c <__mdiff+0x34>
 800f2f4:	f856 8b04 	ldr.w	r8, [r6], #4
 800f2f8:	fa11 f288 	uxtah	r2, r1, r8
 800f2fc:	1414      	asrs	r4, r2, #16
 800f2fe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f302:	b292      	uxth	r2, r2
 800f304:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f308:	f84e 2b04 	str.w	r2, [lr], #4
 800f30c:	1421      	asrs	r1, r4, #16
 800f30e:	e7e0      	b.n	800f2d2 <__mdiff+0xca>
 800f310:	3f01      	subs	r7, #1
 800f312:	e7ea      	b.n	800f2ea <__mdiff+0xe2>
 800f314:	08011ab0 	.word	0x08011ab0
 800f318:	08011b3c 	.word	0x08011b3c

0800f31c <__ulp>:
 800f31c:	b082      	sub	sp, #8
 800f31e:	ed8d 0b00 	vstr	d0, [sp]
 800f322:	9b01      	ldr	r3, [sp, #4]
 800f324:	4912      	ldr	r1, [pc, #72]	; (800f370 <__ulp+0x54>)
 800f326:	4019      	ands	r1, r3
 800f328:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800f32c:	2900      	cmp	r1, #0
 800f32e:	dd05      	ble.n	800f33c <__ulp+0x20>
 800f330:	2200      	movs	r2, #0
 800f332:	460b      	mov	r3, r1
 800f334:	ec43 2b10 	vmov	d0, r2, r3
 800f338:	b002      	add	sp, #8
 800f33a:	4770      	bx	lr
 800f33c:	4249      	negs	r1, r1
 800f33e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800f342:	ea4f 5021 	mov.w	r0, r1, asr #20
 800f346:	f04f 0200 	mov.w	r2, #0
 800f34a:	f04f 0300 	mov.w	r3, #0
 800f34e:	da04      	bge.n	800f35a <__ulp+0x3e>
 800f350:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800f354:	fa41 f300 	asr.w	r3, r1, r0
 800f358:	e7ec      	b.n	800f334 <__ulp+0x18>
 800f35a:	f1a0 0114 	sub.w	r1, r0, #20
 800f35e:	291e      	cmp	r1, #30
 800f360:	bfda      	itte	le
 800f362:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800f366:	fa20 f101 	lsrle.w	r1, r0, r1
 800f36a:	2101      	movgt	r1, #1
 800f36c:	460a      	mov	r2, r1
 800f36e:	e7e1      	b.n	800f334 <__ulp+0x18>
 800f370:	7ff00000 	.word	0x7ff00000

0800f374 <__b2d>:
 800f374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f376:	6905      	ldr	r5, [r0, #16]
 800f378:	f100 0714 	add.w	r7, r0, #20
 800f37c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800f380:	1f2e      	subs	r6, r5, #4
 800f382:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800f386:	4620      	mov	r0, r4
 800f388:	f7ff fd48 	bl	800ee1c <__hi0bits>
 800f38c:	f1c0 0320 	rsb	r3, r0, #32
 800f390:	280a      	cmp	r0, #10
 800f392:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f410 <__b2d+0x9c>
 800f396:	600b      	str	r3, [r1, #0]
 800f398:	dc14      	bgt.n	800f3c4 <__b2d+0x50>
 800f39a:	f1c0 0e0b 	rsb	lr, r0, #11
 800f39e:	fa24 f10e 	lsr.w	r1, r4, lr
 800f3a2:	42b7      	cmp	r7, r6
 800f3a4:	ea41 030c 	orr.w	r3, r1, ip
 800f3a8:	bf34      	ite	cc
 800f3aa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f3ae:	2100      	movcs	r1, #0
 800f3b0:	3015      	adds	r0, #21
 800f3b2:	fa04 f000 	lsl.w	r0, r4, r0
 800f3b6:	fa21 f10e 	lsr.w	r1, r1, lr
 800f3ba:	ea40 0201 	orr.w	r2, r0, r1
 800f3be:	ec43 2b10 	vmov	d0, r2, r3
 800f3c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f3c4:	42b7      	cmp	r7, r6
 800f3c6:	bf3a      	itte	cc
 800f3c8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f3cc:	f1a5 0608 	subcc.w	r6, r5, #8
 800f3d0:	2100      	movcs	r1, #0
 800f3d2:	380b      	subs	r0, #11
 800f3d4:	d017      	beq.n	800f406 <__b2d+0x92>
 800f3d6:	f1c0 0c20 	rsb	ip, r0, #32
 800f3da:	fa04 f500 	lsl.w	r5, r4, r0
 800f3de:	42be      	cmp	r6, r7
 800f3e0:	fa21 f40c 	lsr.w	r4, r1, ip
 800f3e4:	ea45 0504 	orr.w	r5, r5, r4
 800f3e8:	bf8c      	ite	hi
 800f3ea:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800f3ee:	2400      	movls	r4, #0
 800f3f0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800f3f4:	fa01 f000 	lsl.w	r0, r1, r0
 800f3f8:	fa24 f40c 	lsr.w	r4, r4, ip
 800f3fc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f400:	ea40 0204 	orr.w	r2, r0, r4
 800f404:	e7db      	b.n	800f3be <__b2d+0x4a>
 800f406:	ea44 030c 	orr.w	r3, r4, ip
 800f40a:	460a      	mov	r2, r1
 800f40c:	e7d7      	b.n	800f3be <__b2d+0x4a>
 800f40e:	bf00      	nop
 800f410:	3ff00000 	.word	0x3ff00000

0800f414 <__d2b>:
 800f414:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f418:	4689      	mov	r9, r1
 800f41a:	2101      	movs	r1, #1
 800f41c:	ec57 6b10 	vmov	r6, r7, d0
 800f420:	4690      	mov	r8, r2
 800f422:	f7ff fc09 	bl	800ec38 <_Balloc>
 800f426:	4604      	mov	r4, r0
 800f428:	b930      	cbnz	r0, 800f438 <__d2b+0x24>
 800f42a:	4602      	mov	r2, r0
 800f42c:	4b25      	ldr	r3, [pc, #148]	; (800f4c4 <__d2b+0xb0>)
 800f42e:	4826      	ldr	r0, [pc, #152]	; (800f4c8 <__d2b+0xb4>)
 800f430:	f240 310a 	movw	r1, #778	; 0x30a
 800f434:	f000 fb4e 	bl	800fad4 <__assert_func>
 800f438:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f43c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f440:	bb35      	cbnz	r5, 800f490 <__d2b+0x7c>
 800f442:	2e00      	cmp	r6, #0
 800f444:	9301      	str	r3, [sp, #4]
 800f446:	d028      	beq.n	800f49a <__d2b+0x86>
 800f448:	4668      	mov	r0, sp
 800f44a:	9600      	str	r6, [sp, #0]
 800f44c:	f7ff fd06 	bl	800ee5c <__lo0bits>
 800f450:	9900      	ldr	r1, [sp, #0]
 800f452:	b300      	cbz	r0, 800f496 <__d2b+0x82>
 800f454:	9a01      	ldr	r2, [sp, #4]
 800f456:	f1c0 0320 	rsb	r3, r0, #32
 800f45a:	fa02 f303 	lsl.w	r3, r2, r3
 800f45e:	430b      	orrs	r3, r1
 800f460:	40c2      	lsrs	r2, r0
 800f462:	6163      	str	r3, [r4, #20]
 800f464:	9201      	str	r2, [sp, #4]
 800f466:	9b01      	ldr	r3, [sp, #4]
 800f468:	61a3      	str	r3, [r4, #24]
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	bf14      	ite	ne
 800f46e:	2202      	movne	r2, #2
 800f470:	2201      	moveq	r2, #1
 800f472:	6122      	str	r2, [r4, #16]
 800f474:	b1d5      	cbz	r5, 800f4ac <__d2b+0x98>
 800f476:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f47a:	4405      	add	r5, r0
 800f47c:	f8c9 5000 	str.w	r5, [r9]
 800f480:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f484:	f8c8 0000 	str.w	r0, [r8]
 800f488:	4620      	mov	r0, r4
 800f48a:	b003      	add	sp, #12
 800f48c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f490:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f494:	e7d5      	b.n	800f442 <__d2b+0x2e>
 800f496:	6161      	str	r1, [r4, #20]
 800f498:	e7e5      	b.n	800f466 <__d2b+0x52>
 800f49a:	a801      	add	r0, sp, #4
 800f49c:	f7ff fcde 	bl	800ee5c <__lo0bits>
 800f4a0:	9b01      	ldr	r3, [sp, #4]
 800f4a2:	6163      	str	r3, [r4, #20]
 800f4a4:	2201      	movs	r2, #1
 800f4a6:	6122      	str	r2, [r4, #16]
 800f4a8:	3020      	adds	r0, #32
 800f4aa:	e7e3      	b.n	800f474 <__d2b+0x60>
 800f4ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f4b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f4b4:	f8c9 0000 	str.w	r0, [r9]
 800f4b8:	6918      	ldr	r0, [r3, #16]
 800f4ba:	f7ff fcaf 	bl	800ee1c <__hi0bits>
 800f4be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f4c2:	e7df      	b.n	800f484 <__d2b+0x70>
 800f4c4:	08011ab0 	.word	0x08011ab0
 800f4c8:	08011b3c 	.word	0x08011b3c

0800f4cc <__ratio>:
 800f4cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4d0:	4688      	mov	r8, r1
 800f4d2:	4669      	mov	r1, sp
 800f4d4:	4681      	mov	r9, r0
 800f4d6:	f7ff ff4d 	bl	800f374 <__b2d>
 800f4da:	a901      	add	r1, sp, #4
 800f4dc:	4640      	mov	r0, r8
 800f4de:	ec55 4b10 	vmov	r4, r5, d0
 800f4e2:	f7ff ff47 	bl	800f374 <__b2d>
 800f4e6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f4ea:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f4ee:	eba3 0c02 	sub.w	ip, r3, r2
 800f4f2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f4f6:	1a9b      	subs	r3, r3, r2
 800f4f8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f4fc:	ec51 0b10 	vmov	r0, r1, d0
 800f500:	2b00      	cmp	r3, #0
 800f502:	bfd6      	itet	le
 800f504:	460a      	movle	r2, r1
 800f506:	462a      	movgt	r2, r5
 800f508:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f50c:	468b      	mov	fp, r1
 800f50e:	462f      	mov	r7, r5
 800f510:	bfd4      	ite	le
 800f512:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f516:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f51a:	4620      	mov	r0, r4
 800f51c:	ee10 2a10 	vmov	r2, s0
 800f520:	465b      	mov	r3, fp
 800f522:	4639      	mov	r1, r7
 800f524:	f7f1 f99a 	bl	800085c <__aeabi_ddiv>
 800f528:	ec41 0b10 	vmov	d0, r0, r1
 800f52c:	b003      	add	sp, #12
 800f52e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f532 <__copybits>:
 800f532:	3901      	subs	r1, #1
 800f534:	b570      	push	{r4, r5, r6, lr}
 800f536:	1149      	asrs	r1, r1, #5
 800f538:	6914      	ldr	r4, [r2, #16]
 800f53a:	3101      	adds	r1, #1
 800f53c:	f102 0314 	add.w	r3, r2, #20
 800f540:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f544:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f548:	1f05      	subs	r5, r0, #4
 800f54a:	42a3      	cmp	r3, r4
 800f54c:	d30c      	bcc.n	800f568 <__copybits+0x36>
 800f54e:	1aa3      	subs	r3, r4, r2
 800f550:	3b11      	subs	r3, #17
 800f552:	f023 0303 	bic.w	r3, r3, #3
 800f556:	3211      	adds	r2, #17
 800f558:	42a2      	cmp	r2, r4
 800f55a:	bf88      	it	hi
 800f55c:	2300      	movhi	r3, #0
 800f55e:	4418      	add	r0, r3
 800f560:	2300      	movs	r3, #0
 800f562:	4288      	cmp	r0, r1
 800f564:	d305      	bcc.n	800f572 <__copybits+0x40>
 800f566:	bd70      	pop	{r4, r5, r6, pc}
 800f568:	f853 6b04 	ldr.w	r6, [r3], #4
 800f56c:	f845 6f04 	str.w	r6, [r5, #4]!
 800f570:	e7eb      	b.n	800f54a <__copybits+0x18>
 800f572:	f840 3b04 	str.w	r3, [r0], #4
 800f576:	e7f4      	b.n	800f562 <__copybits+0x30>

0800f578 <__any_on>:
 800f578:	f100 0214 	add.w	r2, r0, #20
 800f57c:	6900      	ldr	r0, [r0, #16]
 800f57e:	114b      	asrs	r3, r1, #5
 800f580:	4298      	cmp	r0, r3
 800f582:	b510      	push	{r4, lr}
 800f584:	db11      	blt.n	800f5aa <__any_on+0x32>
 800f586:	dd0a      	ble.n	800f59e <__any_on+0x26>
 800f588:	f011 011f 	ands.w	r1, r1, #31
 800f58c:	d007      	beq.n	800f59e <__any_on+0x26>
 800f58e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f592:	fa24 f001 	lsr.w	r0, r4, r1
 800f596:	fa00 f101 	lsl.w	r1, r0, r1
 800f59a:	428c      	cmp	r4, r1
 800f59c:	d10b      	bne.n	800f5b6 <__any_on+0x3e>
 800f59e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f5a2:	4293      	cmp	r3, r2
 800f5a4:	d803      	bhi.n	800f5ae <__any_on+0x36>
 800f5a6:	2000      	movs	r0, #0
 800f5a8:	bd10      	pop	{r4, pc}
 800f5aa:	4603      	mov	r3, r0
 800f5ac:	e7f7      	b.n	800f59e <__any_on+0x26>
 800f5ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f5b2:	2900      	cmp	r1, #0
 800f5b4:	d0f5      	beq.n	800f5a2 <__any_on+0x2a>
 800f5b6:	2001      	movs	r0, #1
 800f5b8:	e7f6      	b.n	800f5a8 <__any_on+0x30>

0800f5ba <_calloc_r>:
 800f5ba:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f5bc:	fba1 2402 	umull	r2, r4, r1, r2
 800f5c0:	b94c      	cbnz	r4, 800f5d6 <_calloc_r+0x1c>
 800f5c2:	4611      	mov	r1, r2
 800f5c4:	9201      	str	r2, [sp, #4]
 800f5c6:	f000 f87b 	bl	800f6c0 <_malloc_r>
 800f5ca:	9a01      	ldr	r2, [sp, #4]
 800f5cc:	4605      	mov	r5, r0
 800f5ce:	b930      	cbnz	r0, 800f5de <_calloc_r+0x24>
 800f5d0:	4628      	mov	r0, r5
 800f5d2:	b003      	add	sp, #12
 800f5d4:	bd30      	pop	{r4, r5, pc}
 800f5d6:	220c      	movs	r2, #12
 800f5d8:	6002      	str	r2, [r0, #0]
 800f5da:	2500      	movs	r5, #0
 800f5dc:	e7f8      	b.n	800f5d0 <_calloc_r+0x16>
 800f5de:	4621      	mov	r1, r4
 800f5e0:	f7fc fb88 	bl	800bcf4 <memset>
 800f5e4:	e7f4      	b.n	800f5d0 <_calloc_r+0x16>
	...

0800f5e8 <_free_r>:
 800f5e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f5ea:	2900      	cmp	r1, #0
 800f5ec:	d044      	beq.n	800f678 <_free_r+0x90>
 800f5ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f5f2:	9001      	str	r0, [sp, #4]
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	f1a1 0404 	sub.w	r4, r1, #4
 800f5fa:	bfb8      	it	lt
 800f5fc:	18e4      	addlt	r4, r4, r3
 800f5fe:	f000 fab3 	bl	800fb68 <__malloc_lock>
 800f602:	4a1e      	ldr	r2, [pc, #120]	; (800f67c <_free_r+0x94>)
 800f604:	9801      	ldr	r0, [sp, #4]
 800f606:	6813      	ldr	r3, [r2, #0]
 800f608:	b933      	cbnz	r3, 800f618 <_free_r+0x30>
 800f60a:	6063      	str	r3, [r4, #4]
 800f60c:	6014      	str	r4, [r2, #0]
 800f60e:	b003      	add	sp, #12
 800f610:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f614:	f000 baae 	b.w	800fb74 <__malloc_unlock>
 800f618:	42a3      	cmp	r3, r4
 800f61a:	d908      	bls.n	800f62e <_free_r+0x46>
 800f61c:	6825      	ldr	r5, [r4, #0]
 800f61e:	1961      	adds	r1, r4, r5
 800f620:	428b      	cmp	r3, r1
 800f622:	bf01      	itttt	eq
 800f624:	6819      	ldreq	r1, [r3, #0]
 800f626:	685b      	ldreq	r3, [r3, #4]
 800f628:	1949      	addeq	r1, r1, r5
 800f62a:	6021      	streq	r1, [r4, #0]
 800f62c:	e7ed      	b.n	800f60a <_free_r+0x22>
 800f62e:	461a      	mov	r2, r3
 800f630:	685b      	ldr	r3, [r3, #4]
 800f632:	b10b      	cbz	r3, 800f638 <_free_r+0x50>
 800f634:	42a3      	cmp	r3, r4
 800f636:	d9fa      	bls.n	800f62e <_free_r+0x46>
 800f638:	6811      	ldr	r1, [r2, #0]
 800f63a:	1855      	adds	r5, r2, r1
 800f63c:	42a5      	cmp	r5, r4
 800f63e:	d10b      	bne.n	800f658 <_free_r+0x70>
 800f640:	6824      	ldr	r4, [r4, #0]
 800f642:	4421      	add	r1, r4
 800f644:	1854      	adds	r4, r2, r1
 800f646:	42a3      	cmp	r3, r4
 800f648:	6011      	str	r1, [r2, #0]
 800f64a:	d1e0      	bne.n	800f60e <_free_r+0x26>
 800f64c:	681c      	ldr	r4, [r3, #0]
 800f64e:	685b      	ldr	r3, [r3, #4]
 800f650:	6053      	str	r3, [r2, #4]
 800f652:	4421      	add	r1, r4
 800f654:	6011      	str	r1, [r2, #0]
 800f656:	e7da      	b.n	800f60e <_free_r+0x26>
 800f658:	d902      	bls.n	800f660 <_free_r+0x78>
 800f65a:	230c      	movs	r3, #12
 800f65c:	6003      	str	r3, [r0, #0]
 800f65e:	e7d6      	b.n	800f60e <_free_r+0x26>
 800f660:	6825      	ldr	r5, [r4, #0]
 800f662:	1961      	adds	r1, r4, r5
 800f664:	428b      	cmp	r3, r1
 800f666:	bf04      	itt	eq
 800f668:	6819      	ldreq	r1, [r3, #0]
 800f66a:	685b      	ldreq	r3, [r3, #4]
 800f66c:	6063      	str	r3, [r4, #4]
 800f66e:	bf04      	itt	eq
 800f670:	1949      	addeq	r1, r1, r5
 800f672:	6021      	streq	r1, [r4, #0]
 800f674:	6054      	str	r4, [r2, #4]
 800f676:	e7ca      	b.n	800f60e <_free_r+0x26>
 800f678:	b003      	add	sp, #12
 800f67a:	bd30      	pop	{r4, r5, pc}
 800f67c:	20000ed4 	.word	0x20000ed4

0800f680 <sbrk_aligned>:
 800f680:	b570      	push	{r4, r5, r6, lr}
 800f682:	4e0e      	ldr	r6, [pc, #56]	; (800f6bc <sbrk_aligned+0x3c>)
 800f684:	460c      	mov	r4, r1
 800f686:	6831      	ldr	r1, [r6, #0]
 800f688:	4605      	mov	r5, r0
 800f68a:	b911      	cbnz	r1, 800f692 <sbrk_aligned+0x12>
 800f68c:	f000 f9f0 	bl	800fa70 <_sbrk_r>
 800f690:	6030      	str	r0, [r6, #0]
 800f692:	4621      	mov	r1, r4
 800f694:	4628      	mov	r0, r5
 800f696:	f000 f9eb 	bl	800fa70 <_sbrk_r>
 800f69a:	1c43      	adds	r3, r0, #1
 800f69c:	d00a      	beq.n	800f6b4 <sbrk_aligned+0x34>
 800f69e:	1cc4      	adds	r4, r0, #3
 800f6a0:	f024 0403 	bic.w	r4, r4, #3
 800f6a4:	42a0      	cmp	r0, r4
 800f6a6:	d007      	beq.n	800f6b8 <sbrk_aligned+0x38>
 800f6a8:	1a21      	subs	r1, r4, r0
 800f6aa:	4628      	mov	r0, r5
 800f6ac:	f000 f9e0 	bl	800fa70 <_sbrk_r>
 800f6b0:	3001      	adds	r0, #1
 800f6b2:	d101      	bne.n	800f6b8 <sbrk_aligned+0x38>
 800f6b4:	f04f 34ff 	mov.w	r4, #4294967295
 800f6b8:	4620      	mov	r0, r4
 800f6ba:	bd70      	pop	{r4, r5, r6, pc}
 800f6bc:	20000ed8 	.word	0x20000ed8

0800f6c0 <_malloc_r>:
 800f6c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6c4:	1ccd      	adds	r5, r1, #3
 800f6c6:	f025 0503 	bic.w	r5, r5, #3
 800f6ca:	3508      	adds	r5, #8
 800f6cc:	2d0c      	cmp	r5, #12
 800f6ce:	bf38      	it	cc
 800f6d0:	250c      	movcc	r5, #12
 800f6d2:	2d00      	cmp	r5, #0
 800f6d4:	4607      	mov	r7, r0
 800f6d6:	db01      	blt.n	800f6dc <_malloc_r+0x1c>
 800f6d8:	42a9      	cmp	r1, r5
 800f6da:	d905      	bls.n	800f6e8 <_malloc_r+0x28>
 800f6dc:	230c      	movs	r3, #12
 800f6de:	603b      	str	r3, [r7, #0]
 800f6e0:	2600      	movs	r6, #0
 800f6e2:	4630      	mov	r0, r6
 800f6e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6e8:	4e2e      	ldr	r6, [pc, #184]	; (800f7a4 <_malloc_r+0xe4>)
 800f6ea:	f000 fa3d 	bl	800fb68 <__malloc_lock>
 800f6ee:	6833      	ldr	r3, [r6, #0]
 800f6f0:	461c      	mov	r4, r3
 800f6f2:	bb34      	cbnz	r4, 800f742 <_malloc_r+0x82>
 800f6f4:	4629      	mov	r1, r5
 800f6f6:	4638      	mov	r0, r7
 800f6f8:	f7ff ffc2 	bl	800f680 <sbrk_aligned>
 800f6fc:	1c43      	adds	r3, r0, #1
 800f6fe:	4604      	mov	r4, r0
 800f700:	d14d      	bne.n	800f79e <_malloc_r+0xde>
 800f702:	6834      	ldr	r4, [r6, #0]
 800f704:	4626      	mov	r6, r4
 800f706:	2e00      	cmp	r6, #0
 800f708:	d140      	bne.n	800f78c <_malloc_r+0xcc>
 800f70a:	6823      	ldr	r3, [r4, #0]
 800f70c:	4631      	mov	r1, r6
 800f70e:	4638      	mov	r0, r7
 800f710:	eb04 0803 	add.w	r8, r4, r3
 800f714:	f000 f9ac 	bl	800fa70 <_sbrk_r>
 800f718:	4580      	cmp	r8, r0
 800f71a:	d13a      	bne.n	800f792 <_malloc_r+0xd2>
 800f71c:	6821      	ldr	r1, [r4, #0]
 800f71e:	3503      	adds	r5, #3
 800f720:	1a6d      	subs	r5, r5, r1
 800f722:	f025 0503 	bic.w	r5, r5, #3
 800f726:	3508      	adds	r5, #8
 800f728:	2d0c      	cmp	r5, #12
 800f72a:	bf38      	it	cc
 800f72c:	250c      	movcc	r5, #12
 800f72e:	4629      	mov	r1, r5
 800f730:	4638      	mov	r0, r7
 800f732:	f7ff ffa5 	bl	800f680 <sbrk_aligned>
 800f736:	3001      	adds	r0, #1
 800f738:	d02b      	beq.n	800f792 <_malloc_r+0xd2>
 800f73a:	6823      	ldr	r3, [r4, #0]
 800f73c:	442b      	add	r3, r5
 800f73e:	6023      	str	r3, [r4, #0]
 800f740:	e00e      	b.n	800f760 <_malloc_r+0xa0>
 800f742:	6822      	ldr	r2, [r4, #0]
 800f744:	1b52      	subs	r2, r2, r5
 800f746:	d41e      	bmi.n	800f786 <_malloc_r+0xc6>
 800f748:	2a0b      	cmp	r2, #11
 800f74a:	d916      	bls.n	800f77a <_malloc_r+0xba>
 800f74c:	1961      	adds	r1, r4, r5
 800f74e:	42a3      	cmp	r3, r4
 800f750:	6025      	str	r5, [r4, #0]
 800f752:	bf18      	it	ne
 800f754:	6059      	strne	r1, [r3, #4]
 800f756:	6863      	ldr	r3, [r4, #4]
 800f758:	bf08      	it	eq
 800f75a:	6031      	streq	r1, [r6, #0]
 800f75c:	5162      	str	r2, [r4, r5]
 800f75e:	604b      	str	r3, [r1, #4]
 800f760:	4638      	mov	r0, r7
 800f762:	f104 060b 	add.w	r6, r4, #11
 800f766:	f000 fa05 	bl	800fb74 <__malloc_unlock>
 800f76a:	f026 0607 	bic.w	r6, r6, #7
 800f76e:	1d23      	adds	r3, r4, #4
 800f770:	1af2      	subs	r2, r6, r3
 800f772:	d0b6      	beq.n	800f6e2 <_malloc_r+0x22>
 800f774:	1b9b      	subs	r3, r3, r6
 800f776:	50a3      	str	r3, [r4, r2]
 800f778:	e7b3      	b.n	800f6e2 <_malloc_r+0x22>
 800f77a:	6862      	ldr	r2, [r4, #4]
 800f77c:	42a3      	cmp	r3, r4
 800f77e:	bf0c      	ite	eq
 800f780:	6032      	streq	r2, [r6, #0]
 800f782:	605a      	strne	r2, [r3, #4]
 800f784:	e7ec      	b.n	800f760 <_malloc_r+0xa0>
 800f786:	4623      	mov	r3, r4
 800f788:	6864      	ldr	r4, [r4, #4]
 800f78a:	e7b2      	b.n	800f6f2 <_malloc_r+0x32>
 800f78c:	4634      	mov	r4, r6
 800f78e:	6876      	ldr	r6, [r6, #4]
 800f790:	e7b9      	b.n	800f706 <_malloc_r+0x46>
 800f792:	230c      	movs	r3, #12
 800f794:	603b      	str	r3, [r7, #0]
 800f796:	4638      	mov	r0, r7
 800f798:	f000 f9ec 	bl	800fb74 <__malloc_unlock>
 800f79c:	e7a1      	b.n	800f6e2 <_malloc_r+0x22>
 800f79e:	6025      	str	r5, [r4, #0]
 800f7a0:	e7de      	b.n	800f760 <_malloc_r+0xa0>
 800f7a2:	bf00      	nop
 800f7a4:	20000ed4 	.word	0x20000ed4

0800f7a8 <__ssputs_r>:
 800f7a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f7ac:	688e      	ldr	r6, [r1, #8]
 800f7ae:	429e      	cmp	r6, r3
 800f7b0:	4682      	mov	sl, r0
 800f7b2:	460c      	mov	r4, r1
 800f7b4:	4690      	mov	r8, r2
 800f7b6:	461f      	mov	r7, r3
 800f7b8:	d838      	bhi.n	800f82c <__ssputs_r+0x84>
 800f7ba:	898a      	ldrh	r2, [r1, #12]
 800f7bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f7c0:	d032      	beq.n	800f828 <__ssputs_r+0x80>
 800f7c2:	6825      	ldr	r5, [r4, #0]
 800f7c4:	6909      	ldr	r1, [r1, #16]
 800f7c6:	eba5 0901 	sub.w	r9, r5, r1
 800f7ca:	6965      	ldr	r5, [r4, #20]
 800f7cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f7d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f7d4:	3301      	adds	r3, #1
 800f7d6:	444b      	add	r3, r9
 800f7d8:	106d      	asrs	r5, r5, #1
 800f7da:	429d      	cmp	r5, r3
 800f7dc:	bf38      	it	cc
 800f7de:	461d      	movcc	r5, r3
 800f7e0:	0553      	lsls	r3, r2, #21
 800f7e2:	d531      	bpl.n	800f848 <__ssputs_r+0xa0>
 800f7e4:	4629      	mov	r1, r5
 800f7e6:	f7ff ff6b 	bl	800f6c0 <_malloc_r>
 800f7ea:	4606      	mov	r6, r0
 800f7ec:	b950      	cbnz	r0, 800f804 <__ssputs_r+0x5c>
 800f7ee:	230c      	movs	r3, #12
 800f7f0:	f8ca 3000 	str.w	r3, [sl]
 800f7f4:	89a3      	ldrh	r3, [r4, #12]
 800f7f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f7fa:	81a3      	strh	r3, [r4, #12]
 800f7fc:	f04f 30ff 	mov.w	r0, #4294967295
 800f800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f804:	6921      	ldr	r1, [r4, #16]
 800f806:	464a      	mov	r2, r9
 800f808:	f7fc fa66 	bl	800bcd8 <memcpy>
 800f80c:	89a3      	ldrh	r3, [r4, #12]
 800f80e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f812:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f816:	81a3      	strh	r3, [r4, #12]
 800f818:	6126      	str	r6, [r4, #16]
 800f81a:	6165      	str	r5, [r4, #20]
 800f81c:	444e      	add	r6, r9
 800f81e:	eba5 0509 	sub.w	r5, r5, r9
 800f822:	6026      	str	r6, [r4, #0]
 800f824:	60a5      	str	r5, [r4, #8]
 800f826:	463e      	mov	r6, r7
 800f828:	42be      	cmp	r6, r7
 800f82a:	d900      	bls.n	800f82e <__ssputs_r+0x86>
 800f82c:	463e      	mov	r6, r7
 800f82e:	6820      	ldr	r0, [r4, #0]
 800f830:	4632      	mov	r2, r6
 800f832:	4641      	mov	r1, r8
 800f834:	f000 f97e 	bl	800fb34 <memmove>
 800f838:	68a3      	ldr	r3, [r4, #8]
 800f83a:	1b9b      	subs	r3, r3, r6
 800f83c:	60a3      	str	r3, [r4, #8]
 800f83e:	6823      	ldr	r3, [r4, #0]
 800f840:	4433      	add	r3, r6
 800f842:	6023      	str	r3, [r4, #0]
 800f844:	2000      	movs	r0, #0
 800f846:	e7db      	b.n	800f800 <__ssputs_r+0x58>
 800f848:	462a      	mov	r2, r5
 800f84a:	f000 f999 	bl	800fb80 <_realloc_r>
 800f84e:	4606      	mov	r6, r0
 800f850:	2800      	cmp	r0, #0
 800f852:	d1e1      	bne.n	800f818 <__ssputs_r+0x70>
 800f854:	6921      	ldr	r1, [r4, #16]
 800f856:	4650      	mov	r0, sl
 800f858:	f7ff fec6 	bl	800f5e8 <_free_r>
 800f85c:	e7c7      	b.n	800f7ee <__ssputs_r+0x46>
	...

0800f860 <_svfiprintf_r>:
 800f860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f864:	4698      	mov	r8, r3
 800f866:	898b      	ldrh	r3, [r1, #12]
 800f868:	061b      	lsls	r3, r3, #24
 800f86a:	b09d      	sub	sp, #116	; 0x74
 800f86c:	4607      	mov	r7, r0
 800f86e:	460d      	mov	r5, r1
 800f870:	4614      	mov	r4, r2
 800f872:	d50e      	bpl.n	800f892 <_svfiprintf_r+0x32>
 800f874:	690b      	ldr	r3, [r1, #16]
 800f876:	b963      	cbnz	r3, 800f892 <_svfiprintf_r+0x32>
 800f878:	2140      	movs	r1, #64	; 0x40
 800f87a:	f7ff ff21 	bl	800f6c0 <_malloc_r>
 800f87e:	6028      	str	r0, [r5, #0]
 800f880:	6128      	str	r0, [r5, #16]
 800f882:	b920      	cbnz	r0, 800f88e <_svfiprintf_r+0x2e>
 800f884:	230c      	movs	r3, #12
 800f886:	603b      	str	r3, [r7, #0]
 800f888:	f04f 30ff 	mov.w	r0, #4294967295
 800f88c:	e0d1      	b.n	800fa32 <_svfiprintf_r+0x1d2>
 800f88e:	2340      	movs	r3, #64	; 0x40
 800f890:	616b      	str	r3, [r5, #20]
 800f892:	2300      	movs	r3, #0
 800f894:	9309      	str	r3, [sp, #36]	; 0x24
 800f896:	2320      	movs	r3, #32
 800f898:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f89c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f8a0:	2330      	movs	r3, #48	; 0x30
 800f8a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fa4c <_svfiprintf_r+0x1ec>
 800f8a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f8aa:	f04f 0901 	mov.w	r9, #1
 800f8ae:	4623      	mov	r3, r4
 800f8b0:	469a      	mov	sl, r3
 800f8b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f8b6:	b10a      	cbz	r2, 800f8bc <_svfiprintf_r+0x5c>
 800f8b8:	2a25      	cmp	r2, #37	; 0x25
 800f8ba:	d1f9      	bne.n	800f8b0 <_svfiprintf_r+0x50>
 800f8bc:	ebba 0b04 	subs.w	fp, sl, r4
 800f8c0:	d00b      	beq.n	800f8da <_svfiprintf_r+0x7a>
 800f8c2:	465b      	mov	r3, fp
 800f8c4:	4622      	mov	r2, r4
 800f8c6:	4629      	mov	r1, r5
 800f8c8:	4638      	mov	r0, r7
 800f8ca:	f7ff ff6d 	bl	800f7a8 <__ssputs_r>
 800f8ce:	3001      	adds	r0, #1
 800f8d0:	f000 80aa 	beq.w	800fa28 <_svfiprintf_r+0x1c8>
 800f8d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f8d6:	445a      	add	r2, fp
 800f8d8:	9209      	str	r2, [sp, #36]	; 0x24
 800f8da:	f89a 3000 	ldrb.w	r3, [sl]
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	f000 80a2 	beq.w	800fa28 <_svfiprintf_r+0x1c8>
 800f8e4:	2300      	movs	r3, #0
 800f8e6:	f04f 32ff 	mov.w	r2, #4294967295
 800f8ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f8ee:	f10a 0a01 	add.w	sl, sl, #1
 800f8f2:	9304      	str	r3, [sp, #16]
 800f8f4:	9307      	str	r3, [sp, #28]
 800f8f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f8fa:	931a      	str	r3, [sp, #104]	; 0x68
 800f8fc:	4654      	mov	r4, sl
 800f8fe:	2205      	movs	r2, #5
 800f900:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f904:	4851      	ldr	r0, [pc, #324]	; (800fa4c <_svfiprintf_r+0x1ec>)
 800f906:	f7f0 fc73 	bl	80001f0 <memchr>
 800f90a:	9a04      	ldr	r2, [sp, #16]
 800f90c:	b9d8      	cbnz	r0, 800f946 <_svfiprintf_r+0xe6>
 800f90e:	06d0      	lsls	r0, r2, #27
 800f910:	bf44      	itt	mi
 800f912:	2320      	movmi	r3, #32
 800f914:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f918:	0711      	lsls	r1, r2, #28
 800f91a:	bf44      	itt	mi
 800f91c:	232b      	movmi	r3, #43	; 0x2b
 800f91e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f922:	f89a 3000 	ldrb.w	r3, [sl]
 800f926:	2b2a      	cmp	r3, #42	; 0x2a
 800f928:	d015      	beq.n	800f956 <_svfiprintf_r+0xf6>
 800f92a:	9a07      	ldr	r2, [sp, #28]
 800f92c:	4654      	mov	r4, sl
 800f92e:	2000      	movs	r0, #0
 800f930:	f04f 0c0a 	mov.w	ip, #10
 800f934:	4621      	mov	r1, r4
 800f936:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f93a:	3b30      	subs	r3, #48	; 0x30
 800f93c:	2b09      	cmp	r3, #9
 800f93e:	d94e      	bls.n	800f9de <_svfiprintf_r+0x17e>
 800f940:	b1b0      	cbz	r0, 800f970 <_svfiprintf_r+0x110>
 800f942:	9207      	str	r2, [sp, #28]
 800f944:	e014      	b.n	800f970 <_svfiprintf_r+0x110>
 800f946:	eba0 0308 	sub.w	r3, r0, r8
 800f94a:	fa09 f303 	lsl.w	r3, r9, r3
 800f94e:	4313      	orrs	r3, r2
 800f950:	9304      	str	r3, [sp, #16]
 800f952:	46a2      	mov	sl, r4
 800f954:	e7d2      	b.n	800f8fc <_svfiprintf_r+0x9c>
 800f956:	9b03      	ldr	r3, [sp, #12]
 800f958:	1d19      	adds	r1, r3, #4
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	9103      	str	r1, [sp, #12]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	bfbb      	ittet	lt
 800f962:	425b      	neglt	r3, r3
 800f964:	f042 0202 	orrlt.w	r2, r2, #2
 800f968:	9307      	strge	r3, [sp, #28]
 800f96a:	9307      	strlt	r3, [sp, #28]
 800f96c:	bfb8      	it	lt
 800f96e:	9204      	strlt	r2, [sp, #16]
 800f970:	7823      	ldrb	r3, [r4, #0]
 800f972:	2b2e      	cmp	r3, #46	; 0x2e
 800f974:	d10c      	bne.n	800f990 <_svfiprintf_r+0x130>
 800f976:	7863      	ldrb	r3, [r4, #1]
 800f978:	2b2a      	cmp	r3, #42	; 0x2a
 800f97a:	d135      	bne.n	800f9e8 <_svfiprintf_r+0x188>
 800f97c:	9b03      	ldr	r3, [sp, #12]
 800f97e:	1d1a      	adds	r2, r3, #4
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	9203      	str	r2, [sp, #12]
 800f984:	2b00      	cmp	r3, #0
 800f986:	bfb8      	it	lt
 800f988:	f04f 33ff 	movlt.w	r3, #4294967295
 800f98c:	3402      	adds	r4, #2
 800f98e:	9305      	str	r3, [sp, #20]
 800f990:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800fa5c <_svfiprintf_r+0x1fc>
 800f994:	7821      	ldrb	r1, [r4, #0]
 800f996:	2203      	movs	r2, #3
 800f998:	4650      	mov	r0, sl
 800f99a:	f7f0 fc29 	bl	80001f0 <memchr>
 800f99e:	b140      	cbz	r0, 800f9b2 <_svfiprintf_r+0x152>
 800f9a0:	2340      	movs	r3, #64	; 0x40
 800f9a2:	eba0 000a 	sub.w	r0, r0, sl
 800f9a6:	fa03 f000 	lsl.w	r0, r3, r0
 800f9aa:	9b04      	ldr	r3, [sp, #16]
 800f9ac:	4303      	orrs	r3, r0
 800f9ae:	3401      	adds	r4, #1
 800f9b0:	9304      	str	r3, [sp, #16]
 800f9b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f9b6:	4826      	ldr	r0, [pc, #152]	; (800fa50 <_svfiprintf_r+0x1f0>)
 800f9b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f9bc:	2206      	movs	r2, #6
 800f9be:	f7f0 fc17 	bl	80001f0 <memchr>
 800f9c2:	2800      	cmp	r0, #0
 800f9c4:	d038      	beq.n	800fa38 <_svfiprintf_r+0x1d8>
 800f9c6:	4b23      	ldr	r3, [pc, #140]	; (800fa54 <_svfiprintf_r+0x1f4>)
 800f9c8:	bb1b      	cbnz	r3, 800fa12 <_svfiprintf_r+0x1b2>
 800f9ca:	9b03      	ldr	r3, [sp, #12]
 800f9cc:	3307      	adds	r3, #7
 800f9ce:	f023 0307 	bic.w	r3, r3, #7
 800f9d2:	3308      	adds	r3, #8
 800f9d4:	9303      	str	r3, [sp, #12]
 800f9d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f9d8:	4433      	add	r3, r6
 800f9da:	9309      	str	r3, [sp, #36]	; 0x24
 800f9dc:	e767      	b.n	800f8ae <_svfiprintf_r+0x4e>
 800f9de:	fb0c 3202 	mla	r2, ip, r2, r3
 800f9e2:	460c      	mov	r4, r1
 800f9e4:	2001      	movs	r0, #1
 800f9e6:	e7a5      	b.n	800f934 <_svfiprintf_r+0xd4>
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	3401      	adds	r4, #1
 800f9ec:	9305      	str	r3, [sp, #20]
 800f9ee:	4619      	mov	r1, r3
 800f9f0:	f04f 0c0a 	mov.w	ip, #10
 800f9f4:	4620      	mov	r0, r4
 800f9f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f9fa:	3a30      	subs	r2, #48	; 0x30
 800f9fc:	2a09      	cmp	r2, #9
 800f9fe:	d903      	bls.n	800fa08 <_svfiprintf_r+0x1a8>
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d0c5      	beq.n	800f990 <_svfiprintf_r+0x130>
 800fa04:	9105      	str	r1, [sp, #20]
 800fa06:	e7c3      	b.n	800f990 <_svfiprintf_r+0x130>
 800fa08:	fb0c 2101 	mla	r1, ip, r1, r2
 800fa0c:	4604      	mov	r4, r0
 800fa0e:	2301      	movs	r3, #1
 800fa10:	e7f0      	b.n	800f9f4 <_svfiprintf_r+0x194>
 800fa12:	ab03      	add	r3, sp, #12
 800fa14:	9300      	str	r3, [sp, #0]
 800fa16:	462a      	mov	r2, r5
 800fa18:	4b0f      	ldr	r3, [pc, #60]	; (800fa58 <_svfiprintf_r+0x1f8>)
 800fa1a:	a904      	add	r1, sp, #16
 800fa1c:	4638      	mov	r0, r7
 800fa1e:	f7fc fa11 	bl	800be44 <_printf_float>
 800fa22:	1c42      	adds	r2, r0, #1
 800fa24:	4606      	mov	r6, r0
 800fa26:	d1d6      	bne.n	800f9d6 <_svfiprintf_r+0x176>
 800fa28:	89ab      	ldrh	r3, [r5, #12]
 800fa2a:	065b      	lsls	r3, r3, #25
 800fa2c:	f53f af2c 	bmi.w	800f888 <_svfiprintf_r+0x28>
 800fa30:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fa32:	b01d      	add	sp, #116	; 0x74
 800fa34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa38:	ab03      	add	r3, sp, #12
 800fa3a:	9300      	str	r3, [sp, #0]
 800fa3c:	462a      	mov	r2, r5
 800fa3e:	4b06      	ldr	r3, [pc, #24]	; (800fa58 <_svfiprintf_r+0x1f8>)
 800fa40:	a904      	add	r1, sp, #16
 800fa42:	4638      	mov	r0, r7
 800fa44:	f7fc fca2 	bl	800c38c <_printf_i>
 800fa48:	e7eb      	b.n	800fa22 <_svfiprintf_r+0x1c2>
 800fa4a:	bf00      	nop
 800fa4c:	08011c94 	.word	0x08011c94
 800fa50:	08011c9e 	.word	0x08011c9e
 800fa54:	0800be45 	.word	0x0800be45
 800fa58:	0800f7a9 	.word	0x0800f7a9
 800fa5c:	08011c9a 	.word	0x08011c9a

0800fa60 <nan>:
 800fa60:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800fa68 <nan+0x8>
 800fa64:	4770      	bx	lr
 800fa66:	bf00      	nop
 800fa68:	00000000 	.word	0x00000000
 800fa6c:	7ff80000 	.word	0x7ff80000

0800fa70 <_sbrk_r>:
 800fa70:	b538      	push	{r3, r4, r5, lr}
 800fa72:	4d06      	ldr	r5, [pc, #24]	; (800fa8c <_sbrk_r+0x1c>)
 800fa74:	2300      	movs	r3, #0
 800fa76:	4604      	mov	r4, r0
 800fa78:	4608      	mov	r0, r1
 800fa7a:	602b      	str	r3, [r5, #0]
 800fa7c:	f7f2 ff1e 	bl	80028bc <_sbrk>
 800fa80:	1c43      	adds	r3, r0, #1
 800fa82:	d102      	bne.n	800fa8a <_sbrk_r+0x1a>
 800fa84:	682b      	ldr	r3, [r5, #0]
 800fa86:	b103      	cbz	r3, 800fa8a <_sbrk_r+0x1a>
 800fa88:	6023      	str	r3, [r4, #0]
 800fa8a:	bd38      	pop	{r3, r4, r5, pc}
 800fa8c:	20000edc 	.word	0x20000edc

0800fa90 <strncmp>:
 800fa90:	b510      	push	{r4, lr}
 800fa92:	b17a      	cbz	r2, 800fab4 <strncmp+0x24>
 800fa94:	4603      	mov	r3, r0
 800fa96:	3901      	subs	r1, #1
 800fa98:	1884      	adds	r4, r0, r2
 800fa9a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800fa9e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800faa2:	4290      	cmp	r0, r2
 800faa4:	d101      	bne.n	800faaa <strncmp+0x1a>
 800faa6:	42a3      	cmp	r3, r4
 800faa8:	d101      	bne.n	800faae <strncmp+0x1e>
 800faaa:	1a80      	subs	r0, r0, r2
 800faac:	bd10      	pop	{r4, pc}
 800faae:	2800      	cmp	r0, #0
 800fab0:	d1f3      	bne.n	800fa9a <strncmp+0xa>
 800fab2:	e7fa      	b.n	800faaa <strncmp+0x1a>
 800fab4:	4610      	mov	r0, r2
 800fab6:	e7f9      	b.n	800faac <strncmp+0x1c>

0800fab8 <__ascii_wctomb>:
 800fab8:	b149      	cbz	r1, 800face <__ascii_wctomb+0x16>
 800faba:	2aff      	cmp	r2, #255	; 0xff
 800fabc:	bf85      	ittet	hi
 800fabe:	238a      	movhi	r3, #138	; 0x8a
 800fac0:	6003      	strhi	r3, [r0, #0]
 800fac2:	700a      	strbls	r2, [r1, #0]
 800fac4:	f04f 30ff 	movhi.w	r0, #4294967295
 800fac8:	bf98      	it	ls
 800faca:	2001      	movls	r0, #1
 800facc:	4770      	bx	lr
 800face:	4608      	mov	r0, r1
 800fad0:	4770      	bx	lr
	...

0800fad4 <__assert_func>:
 800fad4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fad6:	4614      	mov	r4, r2
 800fad8:	461a      	mov	r2, r3
 800fada:	4b09      	ldr	r3, [pc, #36]	; (800fb00 <__assert_func+0x2c>)
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	4605      	mov	r5, r0
 800fae0:	68d8      	ldr	r0, [r3, #12]
 800fae2:	b14c      	cbz	r4, 800faf8 <__assert_func+0x24>
 800fae4:	4b07      	ldr	r3, [pc, #28]	; (800fb04 <__assert_func+0x30>)
 800fae6:	9100      	str	r1, [sp, #0]
 800fae8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800faec:	4906      	ldr	r1, [pc, #24]	; (800fb08 <__assert_func+0x34>)
 800faee:	462b      	mov	r3, r5
 800faf0:	f000 f80e 	bl	800fb10 <fiprintf>
 800faf4:	f000 fa8c 	bl	8010010 <abort>
 800faf8:	4b04      	ldr	r3, [pc, #16]	; (800fb0c <__assert_func+0x38>)
 800fafa:	461c      	mov	r4, r3
 800fafc:	e7f3      	b.n	800fae6 <__assert_func+0x12>
 800fafe:	bf00      	nop
 800fb00:	200002cc 	.word	0x200002cc
 800fb04:	08011ca5 	.word	0x08011ca5
 800fb08:	08011cb2 	.word	0x08011cb2
 800fb0c:	08011ce0 	.word	0x08011ce0

0800fb10 <fiprintf>:
 800fb10:	b40e      	push	{r1, r2, r3}
 800fb12:	b503      	push	{r0, r1, lr}
 800fb14:	4601      	mov	r1, r0
 800fb16:	ab03      	add	r3, sp, #12
 800fb18:	4805      	ldr	r0, [pc, #20]	; (800fb30 <fiprintf+0x20>)
 800fb1a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fb1e:	6800      	ldr	r0, [r0, #0]
 800fb20:	9301      	str	r3, [sp, #4]
 800fb22:	f000 f885 	bl	800fc30 <_vfiprintf_r>
 800fb26:	b002      	add	sp, #8
 800fb28:	f85d eb04 	ldr.w	lr, [sp], #4
 800fb2c:	b003      	add	sp, #12
 800fb2e:	4770      	bx	lr
 800fb30:	200002cc 	.word	0x200002cc

0800fb34 <memmove>:
 800fb34:	4288      	cmp	r0, r1
 800fb36:	b510      	push	{r4, lr}
 800fb38:	eb01 0402 	add.w	r4, r1, r2
 800fb3c:	d902      	bls.n	800fb44 <memmove+0x10>
 800fb3e:	4284      	cmp	r4, r0
 800fb40:	4623      	mov	r3, r4
 800fb42:	d807      	bhi.n	800fb54 <memmove+0x20>
 800fb44:	1e43      	subs	r3, r0, #1
 800fb46:	42a1      	cmp	r1, r4
 800fb48:	d008      	beq.n	800fb5c <memmove+0x28>
 800fb4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fb4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fb52:	e7f8      	b.n	800fb46 <memmove+0x12>
 800fb54:	4402      	add	r2, r0
 800fb56:	4601      	mov	r1, r0
 800fb58:	428a      	cmp	r2, r1
 800fb5a:	d100      	bne.n	800fb5e <memmove+0x2a>
 800fb5c:	bd10      	pop	{r4, pc}
 800fb5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fb62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fb66:	e7f7      	b.n	800fb58 <memmove+0x24>

0800fb68 <__malloc_lock>:
 800fb68:	4801      	ldr	r0, [pc, #4]	; (800fb70 <__malloc_lock+0x8>)
 800fb6a:	f000 bc11 	b.w	8010390 <__retarget_lock_acquire_recursive>
 800fb6e:	bf00      	nop
 800fb70:	20000ee0 	.word	0x20000ee0

0800fb74 <__malloc_unlock>:
 800fb74:	4801      	ldr	r0, [pc, #4]	; (800fb7c <__malloc_unlock+0x8>)
 800fb76:	f000 bc0c 	b.w	8010392 <__retarget_lock_release_recursive>
 800fb7a:	bf00      	nop
 800fb7c:	20000ee0 	.word	0x20000ee0

0800fb80 <_realloc_r>:
 800fb80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb84:	4680      	mov	r8, r0
 800fb86:	4614      	mov	r4, r2
 800fb88:	460e      	mov	r6, r1
 800fb8a:	b921      	cbnz	r1, 800fb96 <_realloc_r+0x16>
 800fb8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb90:	4611      	mov	r1, r2
 800fb92:	f7ff bd95 	b.w	800f6c0 <_malloc_r>
 800fb96:	b92a      	cbnz	r2, 800fba4 <_realloc_r+0x24>
 800fb98:	f7ff fd26 	bl	800f5e8 <_free_r>
 800fb9c:	4625      	mov	r5, r4
 800fb9e:	4628      	mov	r0, r5
 800fba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fba4:	f000 fc5c 	bl	8010460 <_malloc_usable_size_r>
 800fba8:	4284      	cmp	r4, r0
 800fbaa:	4607      	mov	r7, r0
 800fbac:	d802      	bhi.n	800fbb4 <_realloc_r+0x34>
 800fbae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fbb2:	d812      	bhi.n	800fbda <_realloc_r+0x5a>
 800fbb4:	4621      	mov	r1, r4
 800fbb6:	4640      	mov	r0, r8
 800fbb8:	f7ff fd82 	bl	800f6c0 <_malloc_r>
 800fbbc:	4605      	mov	r5, r0
 800fbbe:	2800      	cmp	r0, #0
 800fbc0:	d0ed      	beq.n	800fb9e <_realloc_r+0x1e>
 800fbc2:	42bc      	cmp	r4, r7
 800fbc4:	4622      	mov	r2, r4
 800fbc6:	4631      	mov	r1, r6
 800fbc8:	bf28      	it	cs
 800fbca:	463a      	movcs	r2, r7
 800fbcc:	f7fc f884 	bl	800bcd8 <memcpy>
 800fbd0:	4631      	mov	r1, r6
 800fbd2:	4640      	mov	r0, r8
 800fbd4:	f7ff fd08 	bl	800f5e8 <_free_r>
 800fbd8:	e7e1      	b.n	800fb9e <_realloc_r+0x1e>
 800fbda:	4635      	mov	r5, r6
 800fbdc:	e7df      	b.n	800fb9e <_realloc_r+0x1e>

0800fbde <__sfputc_r>:
 800fbde:	6893      	ldr	r3, [r2, #8]
 800fbe0:	3b01      	subs	r3, #1
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	b410      	push	{r4}
 800fbe6:	6093      	str	r3, [r2, #8]
 800fbe8:	da08      	bge.n	800fbfc <__sfputc_r+0x1e>
 800fbea:	6994      	ldr	r4, [r2, #24]
 800fbec:	42a3      	cmp	r3, r4
 800fbee:	db01      	blt.n	800fbf4 <__sfputc_r+0x16>
 800fbf0:	290a      	cmp	r1, #10
 800fbf2:	d103      	bne.n	800fbfc <__sfputc_r+0x1e>
 800fbf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fbf8:	f000 b94a 	b.w	800fe90 <__swbuf_r>
 800fbfc:	6813      	ldr	r3, [r2, #0]
 800fbfe:	1c58      	adds	r0, r3, #1
 800fc00:	6010      	str	r0, [r2, #0]
 800fc02:	7019      	strb	r1, [r3, #0]
 800fc04:	4608      	mov	r0, r1
 800fc06:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fc0a:	4770      	bx	lr

0800fc0c <__sfputs_r>:
 800fc0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc0e:	4606      	mov	r6, r0
 800fc10:	460f      	mov	r7, r1
 800fc12:	4614      	mov	r4, r2
 800fc14:	18d5      	adds	r5, r2, r3
 800fc16:	42ac      	cmp	r4, r5
 800fc18:	d101      	bne.n	800fc1e <__sfputs_r+0x12>
 800fc1a:	2000      	movs	r0, #0
 800fc1c:	e007      	b.n	800fc2e <__sfputs_r+0x22>
 800fc1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc22:	463a      	mov	r2, r7
 800fc24:	4630      	mov	r0, r6
 800fc26:	f7ff ffda 	bl	800fbde <__sfputc_r>
 800fc2a:	1c43      	adds	r3, r0, #1
 800fc2c:	d1f3      	bne.n	800fc16 <__sfputs_r+0xa>
 800fc2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fc30 <_vfiprintf_r>:
 800fc30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc34:	460d      	mov	r5, r1
 800fc36:	b09d      	sub	sp, #116	; 0x74
 800fc38:	4614      	mov	r4, r2
 800fc3a:	4698      	mov	r8, r3
 800fc3c:	4606      	mov	r6, r0
 800fc3e:	b118      	cbz	r0, 800fc48 <_vfiprintf_r+0x18>
 800fc40:	6983      	ldr	r3, [r0, #24]
 800fc42:	b90b      	cbnz	r3, 800fc48 <_vfiprintf_r+0x18>
 800fc44:	f000 fb06 	bl	8010254 <__sinit>
 800fc48:	4b89      	ldr	r3, [pc, #548]	; (800fe70 <_vfiprintf_r+0x240>)
 800fc4a:	429d      	cmp	r5, r3
 800fc4c:	d11b      	bne.n	800fc86 <_vfiprintf_r+0x56>
 800fc4e:	6875      	ldr	r5, [r6, #4]
 800fc50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fc52:	07d9      	lsls	r1, r3, #31
 800fc54:	d405      	bmi.n	800fc62 <_vfiprintf_r+0x32>
 800fc56:	89ab      	ldrh	r3, [r5, #12]
 800fc58:	059a      	lsls	r2, r3, #22
 800fc5a:	d402      	bmi.n	800fc62 <_vfiprintf_r+0x32>
 800fc5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fc5e:	f000 fb97 	bl	8010390 <__retarget_lock_acquire_recursive>
 800fc62:	89ab      	ldrh	r3, [r5, #12]
 800fc64:	071b      	lsls	r3, r3, #28
 800fc66:	d501      	bpl.n	800fc6c <_vfiprintf_r+0x3c>
 800fc68:	692b      	ldr	r3, [r5, #16]
 800fc6a:	b9eb      	cbnz	r3, 800fca8 <_vfiprintf_r+0x78>
 800fc6c:	4629      	mov	r1, r5
 800fc6e:	4630      	mov	r0, r6
 800fc70:	f000 f960 	bl	800ff34 <__swsetup_r>
 800fc74:	b1c0      	cbz	r0, 800fca8 <_vfiprintf_r+0x78>
 800fc76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fc78:	07dc      	lsls	r4, r3, #31
 800fc7a:	d50e      	bpl.n	800fc9a <_vfiprintf_r+0x6a>
 800fc7c:	f04f 30ff 	mov.w	r0, #4294967295
 800fc80:	b01d      	add	sp, #116	; 0x74
 800fc82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc86:	4b7b      	ldr	r3, [pc, #492]	; (800fe74 <_vfiprintf_r+0x244>)
 800fc88:	429d      	cmp	r5, r3
 800fc8a:	d101      	bne.n	800fc90 <_vfiprintf_r+0x60>
 800fc8c:	68b5      	ldr	r5, [r6, #8]
 800fc8e:	e7df      	b.n	800fc50 <_vfiprintf_r+0x20>
 800fc90:	4b79      	ldr	r3, [pc, #484]	; (800fe78 <_vfiprintf_r+0x248>)
 800fc92:	429d      	cmp	r5, r3
 800fc94:	bf08      	it	eq
 800fc96:	68f5      	ldreq	r5, [r6, #12]
 800fc98:	e7da      	b.n	800fc50 <_vfiprintf_r+0x20>
 800fc9a:	89ab      	ldrh	r3, [r5, #12]
 800fc9c:	0598      	lsls	r0, r3, #22
 800fc9e:	d4ed      	bmi.n	800fc7c <_vfiprintf_r+0x4c>
 800fca0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fca2:	f000 fb76 	bl	8010392 <__retarget_lock_release_recursive>
 800fca6:	e7e9      	b.n	800fc7c <_vfiprintf_r+0x4c>
 800fca8:	2300      	movs	r3, #0
 800fcaa:	9309      	str	r3, [sp, #36]	; 0x24
 800fcac:	2320      	movs	r3, #32
 800fcae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fcb2:	f8cd 800c 	str.w	r8, [sp, #12]
 800fcb6:	2330      	movs	r3, #48	; 0x30
 800fcb8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800fe7c <_vfiprintf_r+0x24c>
 800fcbc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fcc0:	f04f 0901 	mov.w	r9, #1
 800fcc4:	4623      	mov	r3, r4
 800fcc6:	469a      	mov	sl, r3
 800fcc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fccc:	b10a      	cbz	r2, 800fcd2 <_vfiprintf_r+0xa2>
 800fcce:	2a25      	cmp	r2, #37	; 0x25
 800fcd0:	d1f9      	bne.n	800fcc6 <_vfiprintf_r+0x96>
 800fcd2:	ebba 0b04 	subs.w	fp, sl, r4
 800fcd6:	d00b      	beq.n	800fcf0 <_vfiprintf_r+0xc0>
 800fcd8:	465b      	mov	r3, fp
 800fcda:	4622      	mov	r2, r4
 800fcdc:	4629      	mov	r1, r5
 800fcde:	4630      	mov	r0, r6
 800fce0:	f7ff ff94 	bl	800fc0c <__sfputs_r>
 800fce4:	3001      	adds	r0, #1
 800fce6:	f000 80aa 	beq.w	800fe3e <_vfiprintf_r+0x20e>
 800fcea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fcec:	445a      	add	r2, fp
 800fcee:	9209      	str	r2, [sp, #36]	; 0x24
 800fcf0:	f89a 3000 	ldrb.w	r3, [sl]
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	f000 80a2 	beq.w	800fe3e <_vfiprintf_r+0x20e>
 800fcfa:	2300      	movs	r3, #0
 800fcfc:	f04f 32ff 	mov.w	r2, #4294967295
 800fd00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fd04:	f10a 0a01 	add.w	sl, sl, #1
 800fd08:	9304      	str	r3, [sp, #16]
 800fd0a:	9307      	str	r3, [sp, #28]
 800fd0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fd10:	931a      	str	r3, [sp, #104]	; 0x68
 800fd12:	4654      	mov	r4, sl
 800fd14:	2205      	movs	r2, #5
 800fd16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd1a:	4858      	ldr	r0, [pc, #352]	; (800fe7c <_vfiprintf_r+0x24c>)
 800fd1c:	f7f0 fa68 	bl	80001f0 <memchr>
 800fd20:	9a04      	ldr	r2, [sp, #16]
 800fd22:	b9d8      	cbnz	r0, 800fd5c <_vfiprintf_r+0x12c>
 800fd24:	06d1      	lsls	r1, r2, #27
 800fd26:	bf44      	itt	mi
 800fd28:	2320      	movmi	r3, #32
 800fd2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fd2e:	0713      	lsls	r3, r2, #28
 800fd30:	bf44      	itt	mi
 800fd32:	232b      	movmi	r3, #43	; 0x2b
 800fd34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fd38:	f89a 3000 	ldrb.w	r3, [sl]
 800fd3c:	2b2a      	cmp	r3, #42	; 0x2a
 800fd3e:	d015      	beq.n	800fd6c <_vfiprintf_r+0x13c>
 800fd40:	9a07      	ldr	r2, [sp, #28]
 800fd42:	4654      	mov	r4, sl
 800fd44:	2000      	movs	r0, #0
 800fd46:	f04f 0c0a 	mov.w	ip, #10
 800fd4a:	4621      	mov	r1, r4
 800fd4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fd50:	3b30      	subs	r3, #48	; 0x30
 800fd52:	2b09      	cmp	r3, #9
 800fd54:	d94e      	bls.n	800fdf4 <_vfiprintf_r+0x1c4>
 800fd56:	b1b0      	cbz	r0, 800fd86 <_vfiprintf_r+0x156>
 800fd58:	9207      	str	r2, [sp, #28]
 800fd5a:	e014      	b.n	800fd86 <_vfiprintf_r+0x156>
 800fd5c:	eba0 0308 	sub.w	r3, r0, r8
 800fd60:	fa09 f303 	lsl.w	r3, r9, r3
 800fd64:	4313      	orrs	r3, r2
 800fd66:	9304      	str	r3, [sp, #16]
 800fd68:	46a2      	mov	sl, r4
 800fd6a:	e7d2      	b.n	800fd12 <_vfiprintf_r+0xe2>
 800fd6c:	9b03      	ldr	r3, [sp, #12]
 800fd6e:	1d19      	adds	r1, r3, #4
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	9103      	str	r1, [sp, #12]
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	bfbb      	ittet	lt
 800fd78:	425b      	neglt	r3, r3
 800fd7a:	f042 0202 	orrlt.w	r2, r2, #2
 800fd7e:	9307      	strge	r3, [sp, #28]
 800fd80:	9307      	strlt	r3, [sp, #28]
 800fd82:	bfb8      	it	lt
 800fd84:	9204      	strlt	r2, [sp, #16]
 800fd86:	7823      	ldrb	r3, [r4, #0]
 800fd88:	2b2e      	cmp	r3, #46	; 0x2e
 800fd8a:	d10c      	bne.n	800fda6 <_vfiprintf_r+0x176>
 800fd8c:	7863      	ldrb	r3, [r4, #1]
 800fd8e:	2b2a      	cmp	r3, #42	; 0x2a
 800fd90:	d135      	bne.n	800fdfe <_vfiprintf_r+0x1ce>
 800fd92:	9b03      	ldr	r3, [sp, #12]
 800fd94:	1d1a      	adds	r2, r3, #4
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	9203      	str	r2, [sp, #12]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	bfb8      	it	lt
 800fd9e:	f04f 33ff 	movlt.w	r3, #4294967295
 800fda2:	3402      	adds	r4, #2
 800fda4:	9305      	str	r3, [sp, #20]
 800fda6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800fe8c <_vfiprintf_r+0x25c>
 800fdaa:	7821      	ldrb	r1, [r4, #0]
 800fdac:	2203      	movs	r2, #3
 800fdae:	4650      	mov	r0, sl
 800fdb0:	f7f0 fa1e 	bl	80001f0 <memchr>
 800fdb4:	b140      	cbz	r0, 800fdc8 <_vfiprintf_r+0x198>
 800fdb6:	2340      	movs	r3, #64	; 0x40
 800fdb8:	eba0 000a 	sub.w	r0, r0, sl
 800fdbc:	fa03 f000 	lsl.w	r0, r3, r0
 800fdc0:	9b04      	ldr	r3, [sp, #16]
 800fdc2:	4303      	orrs	r3, r0
 800fdc4:	3401      	adds	r4, #1
 800fdc6:	9304      	str	r3, [sp, #16]
 800fdc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fdcc:	482c      	ldr	r0, [pc, #176]	; (800fe80 <_vfiprintf_r+0x250>)
 800fdce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fdd2:	2206      	movs	r2, #6
 800fdd4:	f7f0 fa0c 	bl	80001f0 <memchr>
 800fdd8:	2800      	cmp	r0, #0
 800fdda:	d03f      	beq.n	800fe5c <_vfiprintf_r+0x22c>
 800fddc:	4b29      	ldr	r3, [pc, #164]	; (800fe84 <_vfiprintf_r+0x254>)
 800fdde:	bb1b      	cbnz	r3, 800fe28 <_vfiprintf_r+0x1f8>
 800fde0:	9b03      	ldr	r3, [sp, #12]
 800fde2:	3307      	adds	r3, #7
 800fde4:	f023 0307 	bic.w	r3, r3, #7
 800fde8:	3308      	adds	r3, #8
 800fdea:	9303      	str	r3, [sp, #12]
 800fdec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fdee:	443b      	add	r3, r7
 800fdf0:	9309      	str	r3, [sp, #36]	; 0x24
 800fdf2:	e767      	b.n	800fcc4 <_vfiprintf_r+0x94>
 800fdf4:	fb0c 3202 	mla	r2, ip, r2, r3
 800fdf8:	460c      	mov	r4, r1
 800fdfa:	2001      	movs	r0, #1
 800fdfc:	e7a5      	b.n	800fd4a <_vfiprintf_r+0x11a>
 800fdfe:	2300      	movs	r3, #0
 800fe00:	3401      	adds	r4, #1
 800fe02:	9305      	str	r3, [sp, #20]
 800fe04:	4619      	mov	r1, r3
 800fe06:	f04f 0c0a 	mov.w	ip, #10
 800fe0a:	4620      	mov	r0, r4
 800fe0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fe10:	3a30      	subs	r2, #48	; 0x30
 800fe12:	2a09      	cmp	r2, #9
 800fe14:	d903      	bls.n	800fe1e <_vfiprintf_r+0x1ee>
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d0c5      	beq.n	800fda6 <_vfiprintf_r+0x176>
 800fe1a:	9105      	str	r1, [sp, #20]
 800fe1c:	e7c3      	b.n	800fda6 <_vfiprintf_r+0x176>
 800fe1e:	fb0c 2101 	mla	r1, ip, r1, r2
 800fe22:	4604      	mov	r4, r0
 800fe24:	2301      	movs	r3, #1
 800fe26:	e7f0      	b.n	800fe0a <_vfiprintf_r+0x1da>
 800fe28:	ab03      	add	r3, sp, #12
 800fe2a:	9300      	str	r3, [sp, #0]
 800fe2c:	462a      	mov	r2, r5
 800fe2e:	4b16      	ldr	r3, [pc, #88]	; (800fe88 <_vfiprintf_r+0x258>)
 800fe30:	a904      	add	r1, sp, #16
 800fe32:	4630      	mov	r0, r6
 800fe34:	f7fc f806 	bl	800be44 <_printf_float>
 800fe38:	4607      	mov	r7, r0
 800fe3a:	1c78      	adds	r0, r7, #1
 800fe3c:	d1d6      	bne.n	800fdec <_vfiprintf_r+0x1bc>
 800fe3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fe40:	07d9      	lsls	r1, r3, #31
 800fe42:	d405      	bmi.n	800fe50 <_vfiprintf_r+0x220>
 800fe44:	89ab      	ldrh	r3, [r5, #12]
 800fe46:	059a      	lsls	r2, r3, #22
 800fe48:	d402      	bmi.n	800fe50 <_vfiprintf_r+0x220>
 800fe4a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fe4c:	f000 faa1 	bl	8010392 <__retarget_lock_release_recursive>
 800fe50:	89ab      	ldrh	r3, [r5, #12]
 800fe52:	065b      	lsls	r3, r3, #25
 800fe54:	f53f af12 	bmi.w	800fc7c <_vfiprintf_r+0x4c>
 800fe58:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fe5a:	e711      	b.n	800fc80 <_vfiprintf_r+0x50>
 800fe5c:	ab03      	add	r3, sp, #12
 800fe5e:	9300      	str	r3, [sp, #0]
 800fe60:	462a      	mov	r2, r5
 800fe62:	4b09      	ldr	r3, [pc, #36]	; (800fe88 <_vfiprintf_r+0x258>)
 800fe64:	a904      	add	r1, sp, #16
 800fe66:	4630      	mov	r0, r6
 800fe68:	f7fc fa90 	bl	800c38c <_printf_i>
 800fe6c:	e7e4      	b.n	800fe38 <_vfiprintf_r+0x208>
 800fe6e:	bf00      	nop
 800fe70:	08011d04 	.word	0x08011d04
 800fe74:	08011d24 	.word	0x08011d24
 800fe78:	08011ce4 	.word	0x08011ce4
 800fe7c:	08011c94 	.word	0x08011c94
 800fe80:	08011c9e 	.word	0x08011c9e
 800fe84:	0800be45 	.word	0x0800be45
 800fe88:	0800fc0d 	.word	0x0800fc0d
 800fe8c:	08011c9a 	.word	0x08011c9a

0800fe90 <__swbuf_r>:
 800fe90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe92:	460e      	mov	r6, r1
 800fe94:	4614      	mov	r4, r2
 800fe96:	4605      	mov	r5, r0
 800fe98:	b118      	cbz	r0, 800fea2 <__swbuf_r+0x12>
 800fe9a:	6983      	ldr	r3, [r0, #24]
 800fe9c:	b90b      	cbnz	r3, 800fea2 <__swbuf_r+0x12>
 800fe9e:	f000 f9d9 	bl	8010254 <__sinit>
 800fea2:	4b21      	ldr	r3, [pc, #132]	; (800ff28 <__swbuf_r+0x98>)
 800fea4:	429c      	cmp	r4, r3
 800fea6:	d12b      	bne.n	800ff00 <__swbuf_r+0x70>
 800fea8:	686c      	ldr	r4, [r5, #4]
 800feaa:	69a3      	ldr	r3, [r4, #24]
 800feac:	60a3      	str	r3, [r4, #8]
 800feae:	89a3      	ldrh	r3, [r4, #12]
 800feb0:	071a      	lsls	r2, r3, #28
 800feb2:	d52f      	bpl.n	800ff14 <__swbuf_r+0x84>
 800feb4:	6923      	ldr	r3, [r4, #16]
 800feb6:	b36b      	cbz	r3, 800ff14 <__swbuf_r+0x84>
 800feb8:	6923      	ldr	r3, [r4, #16]
 800feba:	6820      	ldr	r0, [r4, #0]
 800febc:	1ac0      	subs	r0, r0, r3
 800febe:	6963      	ldr	r3, [r4, #20]
 800fec0:	b2f6      	uxtb	r6, r6
 800fec2:	4283      	cmp	r3, r0
 800fec4:	4637      	mov	r7, r6
 800fec6:	dc04      	bgt.n	800fed2 <__swbuf_r+0x42>
 800fec8:	4621      	mov	r1, r4
 800feca:	4628      	mov	r0, r5
 800fecc:	f000 f92e 	bl	801012c <_fflush_r>
 800fed0:	bb30      	cbnz	r0, 800ff20 <__swbuf_r+0x90>
 800fed2:	68a3      	ldr	r3, [r4, #8]
 800fed4:	3b01      	subs	r3, #1
 800fed6:	60a3      	str	r3, [r4, #8]
 800fed8:	6823      	ldr	r3, [r4, #0]
 800feda:	1c5a      	adds	r2, r3, #1
 800fedc:	6022      	str	r2, [r4, #0]
 800fede:	701e      	strb	r6, [r3, #0]
 800fee0:	6963      	ldr	r3, [r4, #20]
 800fee2:	3001      	adds	r0, #1
 800fee4:	4283      	cmp	r3, r0
 800fee6:	d004      	beq.n	800fef2 <__swbuf_r+0x62>
 800fee8:	89a3      	ldrh	r3, [r4, #12]
 800feea:	07db      	lsls	r3, r3, #31
 800feec:	d506      	bpl.n	800fefc <__swbuf_r+0x6c>
 800feee:	2e0a      	cmp	r6, #10
 800fef0:	d104      	bne.n	800fefc <__swbuf_r+0x6c>
 800fef2:	4621      	mov	r1, r4
 800fef4:	4628      	mov	r0, r5
 800fef6:	f000 f919 	bl	801012c <_fflush_r>
 800fefa:	b988      	cbnz	r0, 800ff20 <__swbuf_r+0x90>
 800fefc:	4638      	mov	r0, r7
 800fefe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff00:	4b0a      	ldr	r3, [pc, #40]	; (800ff2c <__swbuf_r+0x9c>)
 800ff02:	429c      	cmp	r4, r3
 800ff04:	d101      	bne.n	800ff0a <__swbuf_r+0x7a>
 800ff06:	68ac      	ldr	r4, [r5, #8]
 800ff08:	e7cf      	b.n	800feaa <__swbuf_r+0x1a>
 800ff0a:	4b09      	ldr	r3, [pc, #36]	; (800ff30 <__swbuf_r+0xa0>)
 800ff0c:	429c      	cmp	r4, r3
 800ff0e:	bf08      	it	eq
 800ff10:	68ec      	ldreq	r4, [r5, #12]
 800ff12:	e7ca      	b.n	800feaa <__swbuf_r+0x1a>
 800ff14:	4621      	mov	r1, r4
 800ff16:	4628      	mov	r0, r5
 800ff18:	f000 f80c 	bl	800ff34 <__swsetup_r>
 800ff1c:	2800      	cmp	r0, #0
 800ff1e:	d0cb      	beq.n	800feb8 <__swbuf_r+0x28>
 800ff20:	f04f 37ff 	mov.w	r7, #4294967295
 800ff24:	e7ea      	b.n	800fefc <__swbuf_r+0x6c>
 800ff26:	bf00      	nop
 800ff28:	08011d04 	.word	0x08011d04
 800ff2c:	08011d24 	.word	0x08011d24
 800ff30:	08011ce4 	.word	0x08011ce4

0800ff34 <__swsetup_r>:
 800ff34:	4b32      	ldr	r3, [pc, #200]	; (8010000 <__swsetup_r+0xcc>)
 800ff36:	b570      	push	{r4, r5, r6, lr}
 800ff38:	681d      	ldr	r5, [r3, #0]
 800ff3a:	4606      	mov	r6, r0
 800ff3c:	460c      	mov	r4, r1
 800ff3e:	b125      	cbz	r5, 800ff4a <__swsetup_r+0x16>
 800ff40:	69ab      	ldr	r3, [r5, #24]
 800ff42:	b913      	cbnz	r3, 800ff4a <__swsetup_r+0x16>
 800ff44:	4628      	mov	r0, r5
 800ff46:	f000 f985 	bl	8010254 <__sinit>
 800ff4a:	4b2e      	ldr	r3, [pc, #184]	; (8010004 <__swsetup_r+0xd0>)
 800ff4c:	429c      	cmp	r4, r3
 800ff4e:	d10f      	bne.n	800ff70 <__swsetup_r+0x3c>
 800ff50:	686c      	ldr	r4, [r5, #4]
 800ff52:	89a3      	ldrh	r3, [r4, #12]
 800ff54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ff58:	0719      	lsls	r1, r3, #28
 800ff5a:	d42c      	bmi.n	800ffb6 <__swsetup_r+0x82>
 800ff5c:	06dd      	lsls	r5, r3, #27
 800ff5e:	d411      	bmi.n	800ff84 <__swsetup_r+0x50>
 800ff60:	2309      	movs	r3, #9
 800ff62:	6033      	str	r3, [r6, #0]
 800ff64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ff68:	81a3      	strh	r3, [r4, #12]
 800ff6a:	f04f 30ff 	mov.w	r0, #4294967295
 800ff6e:	e03e      	b.n	800ffee <__swsetup_r+0xba>
 800ff70:	4b25      	ldr	r3, [pc, #148]	; (8010008 <__swsetup_r+0xd4>)
 800ff72:	429c      	cmp	r4, r3
 800ff74:	d101      	bne.n	800ff7a <__swsetup_r+0x46>
 800ff76:	68ac      	ldr	r4, [r5, #8]
 800ff78:	e7eb      	b.n	800ff52 <__swsetup_r+0x1e>
 800ff7a:	4b24      	ldr	r3, [pc, #144]	; (801000c <__swsetup_r+0xd8>)
 800ff7c:	429c      	cmp	r4, r3
 800ff7e:	bf08      	it	eq
 800ff80:	68ec      	ldreq	r4, [r5, #12]
 800ff82:	e7e6      	b.n	800ff52 <__swsetup_r+0x1e>
 800ff84:	0758      	lsls	r0, r3, #29
 800ff86:	d512      	bpl.n	800ffae <__swsetup_r+0x7a>
 800ff88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ff8a:	b141      	cbz	r1, 800ff9e <__swsetup_r+0x6a>
 800ff8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ff90:	4299      	cmp	r1, r3
 800ff92:	d002      	beq.n	800ff9a <__swsetup_r+0x66>
 800ff94:	4630      	mov	r0, r6
 800ff96:	f7ff fb27 	bl	800f5e8 <_free_r>
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	6363      	str	r3, [r4, #52]	; 0x34
 800ff9e:	89a3      	ldrh	r3, [r4, #12]
 800ffa0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ffa4:	81a3      	strh	r3, [r4, #12]
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	6063      	str	r3, [r4, #4]
 800ffaa:	6923      	ldr	r3, [r4, #16]
 800ffac:	6023      	str	r3, [r4, #0]
 800ffae:	89a3      	ldrh	r3, [r4, #12]
 800ffb0:	f043 0308 	orr.w	r3, r3, #8
 800ffb4:	81a3      	strh	r3, [r4, #12]
 800ffb6:	6923      	ldr	r3, [r4, #16]
 800ffb8:	b94b      	cbnz	r3, 800ffce <__swsetup_r+0x9a>
 800ffba:	89a3      	ldrh	r3, [r4, #12]
 800ffbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ffc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ffc4:	d003      	beq.n	800ffce <__swsetup_r+0x9a>
 800ffc6:	4621      	mov	r1, r4
 800ffc8:	4630      	mov	r0, r6
 800ffca:	f000 fa09 	bl	80103e0 <__smakebuf_r>
 800ffce:	89a0      	ldrh	r0, [r4, #12]
 800ffd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ffd4:	f010 0301 	ands.w	r3, r0, #1
 800ffd8:	d00a      	beq.n	800fff0 <__swsetup_r+0xbc>
 800ffda:	2300      	movs	r3, #0
 800ffdc:	60a3      	str	r3, [r4, #8]
 800ffde:	6963      	ldr	r3, [r4, #20]
 800ffe0:	425b      	negs	r3, r3
 800ffe2:	61a3      	str	r3, [r4, #24]
 800ffe4:	6923      	ldr	r3, [r4, #16]
 800ffe6:	b943      	cbnz	r3, 800fffa <__swsetup_r+0xc6>
 800ffe8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ffec:	d1ba      	bne.n	800ff64 <__swsetup_r+0x30>
 800ffee:	bd70      	pop	{r4, r5, r6, pc}
 800fff0:	0781      	lsls	r1, r0, #30
 800fff2:	bf58      	it	pl
 800fff4:	6963      	ldrpl	r3, [r4, #20]
 800fff6:	60a3      	str	r3, [r4, #8]
 800fff8:	e7f4      	b.n	800ffe4 <__swsetup_r+0xb0>
 800fffa:	2000      	movs	r0, #0
 800fffc:	e7f7      	b.n	800ffee <__swsetup_r+0xba>
 800fffe:	bf00      	nop
 8010000:	200002cc 	.word	0x200002cc
 8010004:	08011d04 	.word	0x08011d04
 8010008:	08011d24 	.word	0x08011d24
 801000c:	08011ce4 	.word	0x08011ce4

08010010 <abort>:
 8010010:	b508      	push	{r3, lr}
 8010012:	2006      	movs	r0, #6
 8010014:	f000 fa54 	bl	80104c0 <raise>
 8010018:	2001      	movs	r0, #1
 801001a:	f7f2 fbd7 	bl	80027cc <_exit>
	...

08010020 <__sflush_r>:
 8010020:	898a      	ldrh	r2, [r1, #12]
 8010022:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010026:	4605      	mov	r5, r0
 8010028:	0710      	lsls	r0, r2, #28
 801002a:	460c      	mov	r4, r1
 801002c:	d458      	bmi.n	80100e0 <__sflush_r+0xc0>
 801002e:	684b      	ldr	r3, [r1, #4]
 8010030:	2b00      	cmp	r3, #0
 8010032:	dc05      	bgt.n	8010040 <__sflush_r+0x20>
 8010034:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010036:	2b00      	cmp	r3, #0
 8010038:	dc02      	bgt.n	8010040 <__sflush_r+0x20>
 801003a:	2000      	movs	r0, #0
 801003c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010040:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010042:	2e00      	cmp	r6, #0
 8010044:	d0f9      	beq.n	801003a <__sflush_r+0x1a>
 8010046:	2300      	movs	r3, #0
 8010048:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801004c:	682f      	ldr	r7, [r5, #0]
 801004e:	602b      	str	r3, [r5, #0]
 8010050:	d032      	beq.n	80100b8 <__sflush_r+0x98>
 8010052:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010054:	89a3      	ldrh	r3, [r4, #12]
 8010056:	075a      	lsls	r2, r3, #29
 8010058:	d505      	bpl.n	8010066 <__sflush_r+0x46>
 801005a:	6863      	ldr	r3, [r4, #4]
 801005c:	1ac0      	subs	r0, r0, r3
 801005e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010060:	b10b      	cbz	r3, 8010066 <__sflush_r+0x46>
 8010062:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010064:	1ac0      	subs	r0, r0, r3
 8010066:	2300      	movs	r3, #0
 8010068:	4602      	mov	r2, r0
 801006a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801006c:	6a21      	ldr	r1, [r4, #32]
 801006e:	4628      	mov	r0, r5
 8010070:	47b0      	blx	r6
 8010072:	1c43      	adds	r3, r0, #1
 8010074:	89a3      	ldrh	r3, [r4, #12]
 8010076:	d106      	bne.n	8010086 <__sflush_r+0x66>
 8010078:	6829      	ldr	r1, [r5, #0]
 801007a:	291d      	cmp	r1, #29
 801007c:	d82c      	bhi.n	80100d8 <__sflush_r+0xb8>
 801007e:	4a2a      	ldr	r2, [pc, #168]	; (8010128 <__sflush_r+0x108>)
 8010080:	40ca      	lsrs	r2, r1
 8010082:	07d6      	lsls	r6, r2, #31
 8010084:	d528      	bpl.n	80100d8 <__sflush_r+0xb8>
 8010086:	2200      	movs	r2, #0
 8010088:	6062      	str	r2, [r4, #4]
 801008a:	04d9      	lsls	r1, r3, #19
 801008c:	6922      	ldr	r2, [r4, #16]
 801008e:	6022      	str	r2, [r4, #0]
 8010090:	d504      	bpl.n	801009c <__sflush_r+0x7c>
 8010092:	1c42      	adds	r2, r0, #1
 8010094:	d101      	bne.n	801009a <__sflush_r+0x7a>
 8010096:	682b      	ldr	r3, [r5, #0]
 8010098:	b903      	cbnz	r3, 801009c <__sflush_r+0x7c>
 801009a:	6560      	str	r0, [r4, #84]	; 0x54
 801009c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801009e:	602f      	str	r7, [r5, #0]
 80100a0:	2900      	cmp	r1, #0
 80100a2:	d0ca      	beq.n	801003a <__sflush_r+0x1a>
 80100a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80100a8:	4299      	cmp	r1, r3
 80100aa:	d002      	beq.n	80100b2 <__sflush_r+0x92>
 80100ac:	4628      	mov	r0, r5
 80100ae:	f7ff fa9b 	bl	800f5e8 <_free_r>
 80100b2:	2000      	movs	r0, #0
 80100b4:	6360      	str	r0, [r4, #52]	; 0x34
 80100b6:	e7c1      	b.n	801003c <__sflush_r+0x1c>
 80100b8:	6a21      	ldr	r1, [r4, #32]
 80100ba:	2301      	movs	r3, #1
 80100bc:	4628      	mov	r0, r5
 80100be:	47b0      	blx	r6
 80100c0:	1c41      	adds	r1, r0, #1
 80100c2:	d1c7      	bne.n	8010054 <__sflush_r+0x34>
 80100c4:	682b      	ldr	r3, [r5, #0]
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d0c4      	beq.n	8010054 <__sflush_r+0x34>
 80100ca:	2b1d      	cmp	r3, #29
 80100cc:	d001      	beq.n	80100d2 <__sflush_r+0xb2>
 80100ce:	2b16      	cmp	r3, #22
 80100d0:	d101      	bne.n	80100d6 <__sflush_r+0xb6>
 80100d2:	602f      	str	r7, [r5, #0]
 80100d4:	e7b1      	b.n	801003a <__sflush_r+0x1a>
 80100d6:	89a3      	ldrh	r3, [r4, #12]
 80100d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80100dc:	81a3      	strh	r3, [r4, #12]
 80100de:	e7ad      	b.n	801003c <__sflush_r+0x1c>
 80100e0:	690f      	ldr	r7, [r1, #16]
 80100e2:	2f00      	cmp	r7, #0
 80100e4:	d0a9      	beq.n	801003a <__sflush_r+0x1a>
 80100e6:	0793      	lsls	r3, r2, #30
 80100e8:	680e      	ldr	r6, [r1, #0]
 80100ea:	bf08      	it	eq
 80100ec:	694b      	ldreq	r3, [r1, #20]
 80100ee:	600f      	str	r7, [r1, #0]
 80100f0:	bf18      	it	ne
 80100f2:	2300      	movne	r3, #0
 80100f4:	eba6 0807 	sub.w	r8, r6, r7
 80100f8:	608b      	str	r3, [r1, #8]
 80100fa:	f1b8 0f00 	cmp.w	r8, #0
 80100fe:	dd9c      	ble.n	801003a <__sflush_r+0x1a>
 8010100:	6a21      	ldr	r1, [r4, #32]
 8010102:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010104:	4643      	mov	r3, r8
 8010106:	463a      	mov	r2, r7
 8010108:	4628      	mov	r0, r5
 801010a:	47b0      	blx	r6
 801010c:	2800      	cmp	r0, #0
 801010e:	dc06      	bgt.n	801011e <__sflush_r+0xfe>
 8010110:	89a3      	ldrh	r3, [r4, #12]
 8010112:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010116:	81a3      	strh	r3, [r4, #12]
 8010118:	f04f 30ff 	mov.w	r0, #4294967295
 801011c:	e78e      	b.n	801003c <__sflush_r+0x1c>
 801011e:	4407      	add	r7, r0
 8010120:	eba8 0800 	sub.w	r8, r8, r0
 8010124:	e7e9      	b.n	80100fa <__sflush_r+0xda>
 8010126:	bf00      	nop
 8010128:	20400001 	.word	0x20400001

0801012c <_fflush_r>:
 801012c:	b538      	push	{r3, r4, r5, lr}
 801012e:	690b      	ldr	r3, [r1, #16]
 8010130:	4605      	mov	r5, r0
 8010132:	460c      	mov	r4, r1
 8010134:	b913      	cbnz	r3, 801013c <_fflush_r+0x10>
 8010136:	2500      	movs	r5, #0
 8010138:	4628      	mov	r0, r5
 801013a:	bd38      	pop	{r3, r4, r5, pc}
 801013c:	b118      	cbz	r0, 8010146 <_fflush_r+0x1a>
 801013e:	6983      	ldr	r3, [r0, #24]
 8010140:	b90b      	cbnz	r3, 8010146 <_fflush_r+0x1a>
 8010142:	f000 f887 	bl	8010254 <__sinit>
 8010146:	4b14      	ldr	r3, [pc, #80]	; (8010198 <_fflush_r+0x6c>)
 8010148:	429c      	cmp	r4, r3
 801014a:	d11b      	bne.n	8010184 <_fflush_r+0x58>
 801014c:	686c      	ldr	r4, [r5, #4]
 801014e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010152:	2b00      	cmp	r3, #0
 8010154:	d0ef      	beq.n	8010136 <_fflush_r+0xa>
 8010156:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010158:	07d0      	lsls	r0, r2, #31
 801015a:	d404      	bmi.n	8010166 <_fflush_r+0x3a>
 801015c:	0599      	lsls	r1, r3, #22
 801015e:	d402      	bmi.n	8010166 <_fflush_r+0x3a>
 8010160:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010162:	f000 f915 	bl	8010390 <__retarget_lock_acquire_recursive>
 8010166:	4628      	mov	r0, r5
 8010168:	4621      	mov	r1, r4
 801016a:	f7ff ff59 	bl	8010020 <__sflush_r>
 801016e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010170:	07da      	lsls	r2, r3, #31
 8010172:	4605      	mov	r5, r0
 8010174:	d4e0      	bmi.n	8010138 <_fflush_r+0xc>
 8010176:	89a3      	ldrh	r3, [r4, #12]
 8010178:	059b      	lsls	r3, r3, #22
 801017a:	d4dd      	bmi.n	8010138 <_fflush_r+0xc>
 801017c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801017e:	f000 f908 	bl	8010392 <__retarget_lock_release_recursive>
 8010182:	e7d9      	b.n	8010138 <_fflush_r+0xc>
 8010184:	4b05      	ldr	r3, [pc, #20]	; (801019c <_fflush_r+0x70>)
 8010186:	429c      	cmp	r4, r3
 8010188:	d101      	bne.n	801018e <_fflush_r+0x62>
 801018a:	68ac      	ldr	r4, [r5, #8]
 801018c:	e7df      	b.n	801014e <_fflush_r+0x22>
 801018e:	4b04      	ldr	r3, [pc, #16]	; (80101a0 <_fflush_r+0x74>)
 8010190:	429c      	cmp	r4, r3
 8010192:	bf08      	it	eq
 8010194:	68ec      	ldreq	r4, [r5, #12]
 8010196:	e7da      	b.n	801014e <_fflush_r+0x22>
 8010198:	08011d04 	.word	0x08011d04
 801019c:	08011d24 	.word	0x08011d24
 80101a0:	08011ce4 	.word	0x08011ce4

080101a4 <std>:
 80101a4:	2300      	movs	r3, #0
 80101a6:	b510      	push	{r4, lr}
 80101a8:	4604      	mov	r4, r0
 80101aa:	e9c0 3300 	strd	r3, r3, [r0]
 80101ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80101b2:	6083      	str	r3, [r0, #8]
 80101b4:	8181      	strh	r1, [r0, #12]
 80101b6:	6643      	str	r3, [r0, #100]	; 0x64
 80101b8:	81c2      	strh	r2, [r0, #14]
 80101ba:	6183      	str	r3, [r0, #24]
 80101bc:	4619      	mov	r1, r3
 80101be:	2208      	movs	r2, #8
 80101c0:	305c      	adds	r0, #92	; 0x5c
 80101c2:	f7fb fd97 	bl	800bcf4 <memset>
 80101c6:	4b05      	ldr	r3, [pc, #20]	; (80101dc <std+0x38>)
 80101c8:	6263      	str	r3, [r4, #36]	; 0x24
 80101ca:	4b05      	ldr	r3, [pc, #20]	; (80101e0 <std+0x3c>)
 80101cc:	62a3      	str	r3, [r4, #40]	; 0x28
 80101ce:	4b05      	ldr	r3, [pc, #20]	; (80101e4 <std+0x40>)
 80101d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80101d2:	4b05      	ldr	r3, [pc, #20]	; (80101e8 <std+0x44>)
 80101d4:	6224      	str	r4, [r4, #32]
 80101d6:	6323      	str	r3, [r4, #48]	; 0x30
 80101d8:	bd10      	pop	{r4, pc}
 80101da:	bf00      	nop
 80101dc:	080104f9 	.word	0x080104f9
 80101e0:	0801051b 	.word	0x0801051b
 80101e4:	08010553 	.word	0x08010553
 80101e8:	08010577 	.word	0x08010577

080101ec <_cleanup_r>:
 80101ec:	4901      	ldr	r1, [pc, #4]	; (80101f4 <_cleanup_r+0x8>)
 80101ee:	f000 b8af 	b.w	8010350 <_fwalk_reent>
 80101f2:	bf00      	nop
 80101f4:	0801012d 	.word	0x0801012d

080101f8 <__sfmoreglue>:
 80101f8:	b570      	push	{r4, r5, r6, lr}
 80101fa:	2268      	movs	r2, #104	; 0x68
 80101fc:	1e4d      	subs	r5, r1, #1
 80101fe:	4355      	muls	r5, r2
 8010200:	460e      	mov	r6, r1
 8010202:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010206:	f7ff fa5b 	bl	800f6c0 <_malloc_r>
 801020a:	4604      	mov	r4, r0
 801020c:	b140      	cbz	r0, 8010220 <__sfmoreglue+0x28>
 801020e:	2100      	movs	r1, #0
 8010210:	e9c0 1600 	strd	r1, r6, [r0]
 8010214:	300c      	adds	r0, #12
 8010216:	60a0      	str	r0, [r4, #8]
 8010218:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801021c:	f7fb fd6a 	bl	800bcf4 <memset>
 8010220:	4620      	mov	r0, r4
 8010222:	bd70      	pop	{r4, r5, r6, pc}

08010224 <__sfp_lock_acquire>:
 8010224:	4801      	ldr	r0, [pc, #4]	; (801022c <__sfp_lock_acquire+0x8>)
 8010226:	f000 b8b3 	b.w	8010390 <__retarget_lock_acquire_recursive>
 801022a:	bf00      	nop
 801022c:	20000ee1 	.word	0x20000ee1

08010230 <__sfp_lock_release>:
 8010230:	4801      	ldr	r0, [pc, #4]	; (8010238 <__sfp_lock_release+0x8>)
 8010232:	f000 b8ae 	b.w	8010392 <__retarget_lock_release_recursive>
 8010236:	bf00      	nop
 8010238:	20000ee1 	.word	0x20000ee1

0801023c <__sinit_lock_acquire>:
 801023c:	4801      	ldr	r0, [pc, #4]	; (8010244 <__sinit_lock_acquire+0x8>)
 801023e:	f000 b8a7 	b.w	8010390 <__retarget_lock_acquire_recursive>
 8010242:	bf00      	nop
 8010244:	20000ee2 	.word	0x20000ee2

08010248 <__sinit_lock_release>:
 8010248:	4801      	ldr	r0, [pc, #4]	; (8010250 <__sinit_lock_release+0x8>)
 801024a:	f000 b8a2 	b.w	8010392 <__retarget_lock_release_recursive>
 801024e:	bf00      	nop
 8010250:	20000ee2 	.word	0x20000ee2

08010254 <__sinit>:
 8010254:	b510      	push	{r4, lr}
 8010256:	4604      	mov	r4, r0
 8010258:	f7ff fff0 	bl	801023c <__sinit_lock_acquire>
 801025c:	69a3      	ldr	r3, [r4, #24]
 801025e:	b11b      	cbz	r3, 8010268 <__sinit+0x14>
 8010260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010264:	f7ff bff0 	b.w	8010248 <__sinit_lock_release>
 8010268:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801026c:	6523      	str	r3, [r4, #80]	; 0x50
 801026e:	4b13      	ldr	r3, [pc, #76]	; (80102bc <__sinit+0x68>)
 8010270:	4a13      	ldr	r2, [pc, #76]	; (80102c0 <__sinit+0x6c>)
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	62a2      	str	r2, [r4, #40]	; 0x28
 8010276:	42a3      	cmp	r3, r4
 8010278:	bf04      	itt	eq
 801027a:	2301      	moveq	r3, #1
 801027c:	61a3      	streq	r3, [r4, #24]
 801027e:	4620      	mov	r0, r4
 8010280:	f000 f820 	bl	80102c4 <__sfp>
 8010284:	6060      	str	r0, [r4, #4]
 8010286:	4620      	mov	r0, r4
 8010288:	f000 f81c 	bl	80102c4 <__sfp>
 801028c:	60a0      	str	r0, [r4, #8]
 801028e:	4620      	mov	r0, r4
 8010290:	f000 f818 	bl	80102c4 <__sfp>
 8010294:	2200      	movs	r2, #0
 8010296:	60e0      	str	r0, [r4, #12]
 8010298:	2104      	movs	r1, #4
 801029a:	6860      	ldr	r0, [r4, #4]
 801029c:	f7ff ff82 	bl	80101a4 <std>
 80102a0:	68a0      	ldr	r0, [r4, #8]
 80102a2:	2201      	movs	r2, #1
 80102a4:	2109      	movs	r1, #9
 80102a6:	f7ff ff7d 	bl	80101a4 <std>
 80102aa:	68e0      	ldr	r0, [r4, #12]
 80102ac:	2202      	movs	r2, #2
 80102ae:	2112      	movs	r1, #18
 80102b0:	f7ff ff78 	bl	80101a4 <std>
 80102b4:	2301      	movs	r3, #1
 80102b6:	61a3      	str	r3, [r4, #24]
 80102b8:	e7d2      	b.n	8010260 <__sinit+0xc>
 80102ba:	bf00      	nop
 80102bc:	0801189c 	.word	0x0801189c
 80102c0:	080101ed 	.word	0x080101ed

080102c4 <__sfp>:
 80102c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102c6:	4607      	mov	r7, r0
 80102c8:	f7ff ffac 	bl	8010224 <__sfp_lock_acquire>
 80102cc:	4b1e      	ldr	r3, [pc, #120]	; (8010348 <__sfp+0x84>)
 80102ce:	681e      	ldr	r6, [r3, #0]
 80102d0:	69b3      	ldr	r3, [r6, #24]
 80102d2:	b913      	cbnz	r3, 80102da <__sfp+0x16>
 80102d4:	4630      	mov	r0, r6
 80102d6:	f7ff ffbd 	bl	8010254 <__sinit>
 80102da:	3648      	adds	r6, #72	; 0x48
 80102dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80102e0:	3b01      	subs	r3, #1
 80102e2:	d503      	bpl.n	80102ec <__sfp+0x28>
 80102e4:	6833      	ldr	r3, [r6, #0]
 80102e6:	b30b      	cbz	r3, 801032c <__sfp+0x68>
 80102e8:	6836      	ldr	r6, [r6, #0]
 80102ea:	e7f7      	b.n	80102dc <__sfp+0x18>
 80102ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80102f0:	b9d5      	cbnz	r5, 8010328 <__sfp+0x64>
 80102f2:	4b16      	ldr	r3, [pc, #88]	; (801034c <__sfp+0x88>)
 80102f4:	60e3      	str	r3, [r4, #12]
 80102f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80102fa:	6665      	str	r5, [r4, #100]	; 0x64
 80102fc:	f000 f847 	bl	801038e <__retarget_lock_init_recursive>
 8010300:	f7ff ff96 	bl	8010230 <__sfp_lock_release>
 8010304:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010308:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801030c:	6025      	str	r5, [r4, #0]
 801030e:	61a5      	str	r5, [r4, #24]
 8010310:	2208      	movs	r2, #8
 8010312:	4629      	mov	r1, r5
 8010314:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010318:	f7fb fcec 	bl	800bcf4 <memset>
 801031c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010320:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010324:	4620      	mov	r0, r4
 8010326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010328:	3468      	adds	r4, #104	; 0x68
 801032a:	e7d9      	b.n	80102e0 <__sfp+0x1c>
 801032c:	2104      	movs	r1, #4
 801032e:	4638      	mov	r0, r7
 8010330:	f7ff ff62 	bl	80101f8 <__sfmoreglue>
 8010334:	4604      	mov	r4, r0
 8010336:	6030      	str	r0, [r6, #0]
 8010338:	2800      	cmp	r0, #0
 801033a:	d1d5      	bne.n	80102e8 <__sfp+0x24>
 801033c:	f7ff ff78 	bl	8010230 <__sfp_lock_release>
 8010340:	230c      	movs	r3, #12
 8010342:	603b      	str	r3, [r7, #0]
 8010344:	e7ee      	b.n	8010324 <__sfp+0x60>
 8010346:	bf00      	nop
 8010348:	0801189c 	.word	0x0801189c
 801034c:	ffff0001 	.word	0xffff0001

08010350 <_fwalk_reent>:
 8010350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010354:	4606      	mov	r6, r0
 8010356:	4688      	mov	r8, r1
 8010358:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801035c:	2700      	movs	r7, #0
 801035e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010362:	f1b9 0901 	subs.w	r9, r9, #1
 8010366:	d505      	bpl.n	8010374 <_fwalk_reent+0x24>
 8010368:	6824      	ldr	r4, [r4, #0]
 801036a:	2c00      	cmp	r4, #0
 801036c:	d1f7      	bne.n	801035e <_fwalk_reent+0xe>
 801036e:	4638      	mov	r0, r7
 8010370:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010374:	89ab      	ldrh	r3, [r5, #12]
 8010376:	2b01      	cmp	r3, #1
 8010378:	d907      	bls.n	801038a <_fwalk_reent+0x3a>
 801037a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801037e:	3301      	adds	r3, #1
 8010380:	d003      	beq.n	801038a <_fwalk_reent+0x3a>
 8010382:	4629      	mov	r1, r5
 8010384:	4630      	mov	r0, r6
 8010386:	47c0      	blx	r8
 8010388:	4307      	orrs	r7, r0
 801038a:	3568      	adds	r5, #104	; 0x68
 801038c:	e7e9      	b.n	8010362 <_fwalk_reent+0x12>

0801038e <__retarget_lock_init_recursive>:
 801038e:	4770      	bx	lr

08010390 <__retarget_lock_acquire_recursive>:
 8010390:	4770      	bx	lr

08010392 <__retarget_lock_release_recursive>:
 8010392:	4770      	bx	lr

08010394 <__swhatbuf_r>:
 8010394:	b570      	push	{r4, r5, r6, lr}
 8010396:	460e      	mov	r6, r1
 8010398:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801039c:	2900      	cmp	r1, #0
 801039e:	b096      	sub	sp, #88	; 0x58
 80103a0:	4614      	mov	r4, r2
 80103a2:	461d      	mov	r5, r3
 80103a4:	da08      	bge.n	80103b8 <__swhatbuf_r+0x24>
 80103a6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80103aa:	2200      	movs	r2, #0
 80103ac:	602a      	str	r2, [r5, #0]
 80103ae:	061a      	lsls	r2, r3, #24
 80103b0:	d410      	bmi.n	80103d4 <__swhatbuf_r+0x40>
 80103b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80103b6:	e00e      	b.n	80103d6 <__swhatbuf_r+0x42>
 80103b8:	466a      	mov	r2, sp
 80103ba:	f000 f903 	bl	80105c4 <_fstat_r>
 80103be:	2800      	cmp	r0, #0
 80103c0:	dbf1      	blt.n	80103a6 <__swhatbuf_r+0x12>
 80103c2:	9a01      	ldr	r2, [sp, #4]
 80103c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80103c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80103cc:	425a      	negs	r2, r3
 80103ce:	415a      	adcs	r2, r3
 80103d0:	602a      	str	r2, [r5, #0]
 80103d2:	e7ee      	b.n	80103b2 <__swhatbuf_r+0x1e>
 80103d4:	2340      	movs	r3, #64	; 0x40
 80103d6:	2000      	movs	r0, #0
 80103d8:	6023      	str	r3, [r4, #0]
 80103da:	b016      	add	sp, #88	; 0x58
 80103dc:	bd70      	pop	{r4, r5, r6, pc}
	...

080103e0 <__smakebuf_r>:
 80103e0:	898b      	ldrh	r3, [r1, #12]
 80103e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80103e4:	079d      	lsls	r5, r3, #30
 80103e6:	4606      	mov	r6, r0
 80103e8:	460c      	mov	r4, r1
 80103ea:	d507      	bpl.n	80103fc <__smakebuf_r+0x1c>
 80103ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80103f0:	6023      	str	r3, [r4, #0]
 80103f2:	6123      	str	r3, [r4, #16]
 80103f4:	2301      	movs	r3, #1
 80103f6:	6163      	str	r3, [r4, #20]
 80103f8:	b002      	add	sp, #8
 80103fa:	bd70      	pop	{r4, r5, r6, pc}
 80103fc:	ab01      	add	r3, sp, #4
 80103fe:	466a      	mov	r2, sp
 8010400:	f7ff ffc8 	bl	8010394 <__swhatbuf_r>
 8010404:	9900      	ldr	r1, [sp, #0]
 8010406:	4605      	mov	r5, r0
 8010408:	4630      	mov	r0, r6
 801040a:	f7ff f959 	bl	800f6c0 <_malloc_r>
 801040e:	b948      	cbnz	r0, 8010424 <__smakebuf_r+0x44>
 8010410:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010414:	059a      	lsls	r2, r3, #22
 8010416:	d4ef      	bmi.n	80103f8 <__smakebuf_r+0x18>
 8010418:	f023 0303 	bic.w	r3, r3, #3
 801041c:	f043 0302 	orr.w	r3, r3, #2
 8010420:	81a3      	strh	r3, [r4, #12]
 8010422:	e7e3      	b.n	80103ec <__smakebuf_r+0xc>
 8010424:	4b0d      	ldr	r3, [pc, #52]	; (801045c <__smakebuf_r+0x7c>)
 8010426:	62b3      	str	r3, [r6, #40]	; 0x28
 8010428:	89a3      	ldrh	r3, [r4, #12]
 801042a:	6020      	str	r0, [r4, #0]
 801042c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010430:	81a3      	strh	r3, [r4, #12]
 8010432:	9b00      	ldr	r3, [sp, #0]
 8010434:	6163      	str	r3, [r4, #20]
 8010436:	9b01      	ldr	r3, [sp, #4]
 8010438:	6120      	str	r0, [r4, #16]
 801043a:	b15b      	cbz	r3, 8010454 <__smakebuf_r+0x74>
 801043c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010440:	4630      	mov	r0, r6
 8010442:	f000 f8d1 	bl	80105e8 <_isatty_r>
 8010446:	b128      	cbz	r0, 8010454 <__smakebuf_r+0x74>
 8010448:	89a3      	ldrh	r3, [r4, #12]
 801044a:	f023 0303 	bic.w	r3, r3, #3
 801044e:	f043 0301 	orr.w	r3, r3, #1
 8010452:	81a3      	strh	r3, [r4, #12]
 8010454:	89a0      	ldrh	r0, [r4, #12]
 8010456:	4305      	orrs	r5, r0
 8010458:	81a5      	strh	r5, [r4, #12]
 801045a:	e7cd      	b.n	80103f8 <__smakebuf_r+0x18>
 801045c:	080101ed 	.word	0x080101ed

08010460 <_malloc_usable_size_r>:
 8010460:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010464:	1f18      	subs	r0, r3, #4
 8010466:	2b00      	cmp	r3, #0
 8010468:	bfbc      	itt	lt
 801046a:	580b      	ldrlt	r3, [r1, r0]
 801046c:	18c0      	addlt	r0, r0, r3
 801046e:	4770      	bx	lr

08010470 <_raise_r>:
 8010470:	291f      	cmp	r1, #31
 8010472:	b538      	push	{r3, r4, r5, lr}
 8010474:	4604      	mov	r4, r0
 8010476:	460d      	mov	r5, r1
 8010478:	d904      	bls.n	8010484 <_raise_r+0x14>
 801047a:	2316      	movs	r3, #22
 801047c:	6003      	str	r3, [r0, #0]
 801047e:	f04f 30ff 	mov.w	r0, #4294967295
 8010482:	bd38      	pop	{r3, r4, r5, pc}
 8010484:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010486:	b112      	cbz	r2, 801048e <_raise_r+0x1e>
 8010488:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801048c:	b94b      	cbnz	r3, 80104a2 <_raise_r+0x32>
 801048e:	4620      	mov	r0, r4
 8010490:	f000 f830 	bl	80104f4 <_getpid_r>
 8010494:	462a      	mov	r2, r5
 8010496:	4601      	mov	r1, r0
 8010498:	4620      	mov	r0, r4
 801049a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801049e:	f000 b817 	b.w	80104d0 <_kill_r>
 80104a2:	2b01      	cmp	r3, #1
 80104a4:	d00a      	beq.n	80104bc <_raise_r+0x4c>
 80104a6:	1c59      	adds	r1, r3, #1
 80104a8:	d103      	bne.n	80104b2 <_raise_r+0x42>
 80104aa:	2316      	movs	r3, #22
 80104ac:	6003      	str	r3, [r0, #0]
 80104ae:	2001      	movs	r0, #1
 80104b0:	e7e7      	b.n	8010482 <_raise_r+0x12>
 80104b2:	2400      	movs	r4, #0
 80104b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80104b8:	4628      	mov	r0, r5
 80104ba:	4798      	blx	r3
 80104bc:	2000      	movs	r0, #0
 80104be:	e7e0      	b.n	8010482 <_raise_r+0x12>

080104c0 <raise>:
 80104c0:	4b02      	ldr	r3, [pc, #8]	; (80104cc <raise+0xc>)
 80104c2:	4601      	mov	r1, r0
 80104c4:	6818      	ldr	r0, [r3, #0]
 80104c6:	f7ff bfd3 	b.w	8010470 <_raise_r>
 80104ca:	bf00      	nop
 80104cc:	200002cc 	.word	0x200002cc

080104d0 <_kill_r>:
 80104d0:	b538      	push	{r3, r4, r5, lr}
 80104d2:	4d07      	ldr	r5, [pc, #28]	; (80104f0 <_kill_r+0x20>)
 80104d4:	2300      	movs	r3, #0
 80104d6:	4604      	mov	r4, r0
 80104d8:	4608      	mov	r0, r1
 80104da:	4611      	mov	r1, r2
 80104dc:	602b      	str	r3, [r5, #0]
 80104de:	f7f2 f965 	bl	80027ac <_kill>
 80104e2:	1c43      	adds	r3, r0, #1
 80104e4:	d102      	bne.n	80104ec <_kill_r+0x1c>
 80104e6:	682b      	ldr	r3, [r5, #0]
 80104e8:	b103      	cbz	r3, 80104ec <_kill_r+0x1c>
 80104ea:	6023      	str	r3, [r4, #0]
 80104ec:	bd38      	pop	{r3, r4, r5, pc}
 80104ee:	bf00      	nop
 80104f0:	20000edc 	.word	0x20000edc

080104f4 <_getpid_r>:
 80104f4:	f7f2 b952 	b.w	800279c <_getpid>

080104f8 <__sread>:
 80104f8:	b510      	push	{r4, lr}
 80104fa:	460c      	mov	r4, r1
 80104fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010500:	f000 f894 	bl	801062c <_read_r>
 8010504:	2800      	cmp	r0, #0
 8010506:	bfab      	itete	ge
 8010508:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801050a:	89a3      	ldrhlt	r3, [r4, #12]
 801050c:	181b      	addge	r3, r3, r0
 801050e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010512:	bfac      	ite	ge
 8010514:	6563      	strge	r3, [r4, #84]	; 0x54
 8010516:	81a3      	strhlt	r3, [r4, #12]
 8010518:	bd10      	pop	{r4, pc}

0801051a <__swrite>:
 801051a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801051e:	461f      	mov	r7, r3
 8010520:	898b      	ldrh	r3, [r1, #12]
 8010522:	05db      	lsls	r3, r3, #23
 8010524:	4605      	mov	r5, r0
 8010526:	460c      	mov	r4, r1
 8010528:	4616      	mov	r6, r2
 801052a:	d505      	bpl.n	8010538 <__swrite+0x1e>
 801052c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010530:	2302      	movs	r3, #2
 8010532:	2200      	movs	r2, #0
 8010534:	f000 f868 	bl	8010608 <_lseek_r>
 8010538:	89a3      	ldrh	r3, [r4, #12]
 801053a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801053e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010542:	81a3      	strh	r3, [r4, #12]
 8010544:	4632      	mov	r2, r6
 8010546:	463b      	mov	r3, r7
 8010548:	4628      	mov	r0, r5
 801054a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801054e:	f000 b817 	b.w	8010580 <_write_r>

08010552 <__sseek>:
 8010552:	b510      	push	{r4, lr}
 8010554:	460c      	mov	r4, r1
 8010556:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801055a:	f000 f855 	bl	8010608 <_lseek_r>
 801055e:	1c43      	adds	r3, r0, #1
 8010560:	89a3      	ldrh	r3, [r4, #12]
 8010562:	bf15      	itete	ne
 8010564:	6560      	strne	r0, [r4, #84]	; 0x54
 8010566:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801056a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801056e:	81a3      	strheq	r3, [r4, #12]
 8010570:	bf18      	it	ne
 8010572:	81a3      	strhne	r3, [r4, #12]
 8010574:	bd10      	pop	{r4, pc}

08010576 <__sclose>:
 8010576:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801057a:	f000 b813 	b.w	80105a4 <_close_r>
	...

08010580 <_write_r>:
 8010580:	b538      	push	{r3, r4, r5, lr}
 8010582:	4d07      	ldr	r5, [pc, #28]	; (80105a0 <_write_r+0x20>)
 8010584:	4604      	mov	r4, r0
 8010586:	4608      	mov	r0, r1
 8010588:	4611      	mov	r1, r2
 801058a:	2200      	movs	r2, #0
 801058c:	602a      	str	r2, [r5, #0]
 801058e:	461a      	mov	r2, r3
 8010590:	f7f2 f943 	bl	800281a <_write>
 8010594:	1c43      	adds	r3, r0, #1
 8010596:	d102      	bne.n	801059e <_write_r+0x1e>
 8010598:	682b      	ldr	r3, [r5, #0]
 801059a:	b103      	cbz	r3, 801059e <_write_r+0x1e>
 801059c:	6023      	str	r3, [r4, #0]
 801059e:	bd38      	pop	{r3, r4, r5, pc}
 80105a0:	20000edc 	.word	0x20000edc

080105a4 <_close_r>:
 80105a4:	b538      	push	{r3, r4, r5, lr}
 80105a6:	4d06      	ldr	r5, [pc, #24]	; (80105c0 <_close_r+0x1c>)
 80105a8:	2300      	movs	r3, #0
 80105aa:	4604      	mov	r4, r0
 80105ac:	4608      	mov	r0, r1
 80105ae:	602b      	str	r3, [r5, #0]
 80105b0:	f7f2 f94f 	bl	8002852 <_close>
 80105b4:	1c43      	adds	r3, r0, #1
 80105b6:	d102      	bne.n	80105be <_close_r+0x1a>
 80105b8:	682b      	ldr	r3, [r5, #0]
 80105ba:	b103      	cbz	r3, 80105be <_close_r+0x1a>
 80105bc:	6023      	str	r3, [r4, #0]
 80105be:	bd38      	pop	{r3, r4, r5, pc}
 80105c0:	20000edc 	.word	0x20000edc

080105c4 <_fstat_r>:
 80105c4:	b538      	push	{r3, r4, r5, lr}
 80105c6:	4d07      	ldr	r5, [pc, #28]	; (80105e4 <_fstat_r+0x20>)
 80105c8:	2300      	movs	r3, #0
 80105ca:	4604      	mov	r4, r0
 80105cc:	4608      	mov	r0, r1
 80105ce:	4611      	mov	r1, r2
 80105d0:	602b      	str	r3, [r5, #0]
 80105d2:	f7f2 f94a 	bl	800286a <_fstat>
 80105d6:	1c43      	adds	r3, r0, #1
 80105d8:	d102      	bne.n	80105e0 <_fstat_r+0x1c>
 80105da:	682b      	ldr	r3, [r5, #0]
 80105dc:	b103      	cbz	r3, 80105e0 <_fstat_r+0x1c>
 80105de:	6023      	str	r3, [r4, #0]
 80105e0:	bd38      	pop	{r3, r4, r5, pc}
 80105e2:	bf00      	nop
 80105e4:	20000edc 	.word	0x20000edc

080105e8 <_isatty_r>:
 80105e8:	b538      	push	{r3, r4, r5, lr}
 80105ea:	4d06      	ldr	r5, [pc, #24]	; (8010604 <_isatty_r+0x1c>)
 80105ec:	2300      	movs	r3, #0
 80105ee:	4604      	mov	r4, r0
 80105f0:	4608      	mov	r0, r1
 80105f2:	602b      	str	r3, [r5, #0]
 80105f4:	f7f2 f949 	bl	800288a <_isatty>
 80105f8:	1c43      	adds	r3, r0, #1
 80105fa:	d102      	bne.n	8010602 <_isatty_r+0x1a>
 80105fc:	682b      	ldr	r3, [r5, #0]
 80105fe:	b103      	cbz	r3, 8010602 <_isatty_r+0x1a>
 8010600:	6023      	str	r3, [r4, #0]
 8010602:	bd38      	pop	{r3, r4, r5, pc}
 8010604:	20000edc 	.word	0x20000edc

08010608 <_lseek_r>:
 8010608:	b538      	push	{r3, r4, r5, lr}
 801060a:	4d07      	ldr	r5, [pc, #28]	; (8010628 <_lseek_r+0x20>)
 801060c:	4604      	mov	r4, r0
 801060e:	4608      	mov	r0, r1
 8010610:	4611      	mov	r1, r2
 8010612:	2200      	movs	r2, #0
 8010614:	602a      	str	r2, [r5, #0]
 8010616:	461a      	mov	r2, r3
 8010618:	f7f2 f942 	bl	80028a0 <_lseek>
 801061c:	1c43      	adds	r3, r0, #1
 801061e:	d102      	bne.n	8010626 <_lseek_r+0x1e>
 8010620:	682b      	ldr	r3, [r5, #0]
 8010622:	b103      	cbz	r3, 8010626 <_lseek_r+0x1e>
 8010624:	6023      	str	r3, [r4, #0]
 8010626:	bd38      	pop	{r3, r4, r5, pc}
 8010628:	20000edc 	.word	0x20000edc

0801062c <_read_r>:
 801062c:	b538      	push	{r3, r4, r5, lr}
 801062e:	4d07      	ldr	r5, [pc, #28]	; (801064c <_read_r+0x20>)
 8010630:	4604      	mov	r4, r0
 8010632:	4608      	mov	r0, r1
 8010634:	4611      	mov	r1, r2
 8010636:	2200      	movs	r2, #0
 8010638:	602a      	str	r2, [r5, #0]
 801063a:	461a      	mov	r2, r3
 801063c:	f7f2 f8d0 	bl	80027e0 <_read>
 8010640:	1c43      	adds	r3, r0, #1
 8010642:	d102      	bne.n	801064a <_read_r+0x1e>
 8010644:	682b      	ldr	r3, [r5, #0]
 8010646:	b103      	cbz	r3, 801064a <_read_r+0x1e>
 8010648:	6023      	str	r3, [r4, #0]
 801064a:	bd38      	pop	{r3, r4, r5, pc}
 801064c:	20000edc 	.word	0x20000edc

08010650 <ceilf>:
 8010650:	ee10 3a10 	vmov	r3, s0
 8010654:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010658:	3a7f      	subs	r2, #127	; 0x7f
 801065a:	2a16      	cmp	r2, #22
 801065c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8010660:	dc2a      	bgt.n	80106b8 <ceilf+0x68>
 8010662:	2a00      	cmp	r2, #0
 8010664:	da11      	bge.n	801068a <ceilf+0x3a>
 8010666:	eddf 7a19 	vldr	s15, [pc, #100]	; 80106cc <ceilf+0x7c>
 801066a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801066e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010676:	dd05      	ble.n	8010684 <ceilf+0x34>
 8010678:	2b00      	cmp	r3, #0
 801067a:	db23      	blt.n	80106c4 <ceilf+0x74>
 801067c:	2900      	cmp	r1, #0
 801067e:	bf18      	it	ne
 8010680:	f04f 537e 	movne.w	r3, #1065353216	; 0x3f800000
 8010684:	ee00 3a10 	vmov	s0, r3
 8010688:	4770      	bx	lr
 801068a:	4911      	ldr	r1, [pc, #68]	; (80106d0 <ceilf+0x80>)
 801068c:	4111      	asrs	r1, r2
 801068e:	420b      	tst	r3, r1
 8010690:	d0fa      	beq.n	8010688 <ceilf+0x38>
 8010692:	eddf 7a0e 	vldr	s15, [pc, #56]	; 80106cc <ceilf+0x7c>
 8010696:	ee30 0a27 	vadd.f32	s0, s0, s15
 801069a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801069e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106a2:	ddef      	ble.n	8010684 <ceilf+0x34>
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	bfc2      	ittt	gt
 80106a8:	f44f 0000 	movgt.w	r0, #8388608	; 0x800000
 80106ac:	fa40 f202 	asrgt.w	r2, r0, r2
 80106b0:	189b      	addgt	r3, r3, r2
 80106b2:	ea23 0301 	bic.w	r3, r3, r1
 80106b6:	e7e5      	b.n	8010684 <ceilf+0x34>
 80106b8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80106bc:	d3e4      	bcc.n	8010688 <ceilf+0x38>
 80106be:	ee30 0a00 	vadd.f32	s0, s0, s0
 80106c2:	4770      	bx	lr
 80106c4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80106c8:	e7dc      	b.n	8010684 <ceilf+0x34>
 80106ca:	bf00      	nop
 80106cc:	7149f2ca 	.word	0x7149f2ca
 80106d0:	007fffff 	.word	0x007fffff

080106d4 <_init>:
 80106d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106d6:	bf00      	nop
 80106d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80106da:	bc08      	pop	{r3}
 80106dc:	469e      	mov	lr, r3
 80106de:	4770      	bx	lr

080106e0 <_fini>:
 80106e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106e2:	bf00      	nop
 80106e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80106e6:	bc08      	pop	{r3}
 80106e8:	469e      	mov	lr, r3
 80106ea:	4770      	bx	lr
