v 20130925 2
T 50300 40100 9 10 1 0 0 0 1
1
T 51900 40100 9 10 1 0 0 0 1
1
N 34100 51900 56600 51900 4
{
T 34200 52000 5 10 1 1 0 0 1
netname=VDD
}
N 34100 42400 56600 42400 4
{
T 34300 42500 5 10 1 1 0 0 1
netname=GND
}
T 43100 41200 9 10 1 0 0 0 1
please double check arm/branch selection!!
B 42900 40400 6500 1000 19 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 49700 40000 1 0 0 cvstitleblock-1.sym
{
T 50300 40400 5 10 1 1 0 0 1
date=2021.01.08
T 54200 40400 5 10 1 1 0 0 1
rev=$Revision$
T 54200 40100 5 10 1 1 0 0 1
auth=<stdcelllib@nospam.chipforge.org>
T 50300 40700 5 10 1 1 0 0 1
fname=MUXIE41
T 53700 41100 5 14 1 1 0 4 1
title=MUXIE41 - inverting 4-to-1 Multiplexor w/ high-active Enable
}
C 47400 52100 1 0 0 spice-model-1.sym
{
T 47500 52700 5 10 1 1 0 0 1
refdes=A1
T 48700 52400 5 10 1 1 0 0 1
model-name=nmos4
T 47900 52200 5 10 1 1 0 0 1
file=Technology/spice/ls1unmos.mod
}
C 50700 52100 1 0 0 spice-model-1.sym
{
T 50800 52700 5 10 1 1 0 0 1
refdes=A2
T 52000 52400 5 10 1 1 0 0 1
model-name=pmos4
T 51200 52200 5 10 1 1 0 0 1
file=Technology/spice/ls1upmos.mod
}
C 56700 46900 1 0 0 spice-subcircuit-IO-1.sym
{
T 56900 47000 5 10 1 1 180 0 1
refdes=P1
}
C 47400 47100 1 180 0 spice-subcircuit-IO-1.sym
{
T 47200 47100 5 10 1 1 0 0 1
refdes=P4
}
C 34300 52200 1 180 0 spice-subcircuit-IO-1.sym
{
T 34300 52200 5 10 1 1 0 0 1
refdes=P9
}
C 34300 42700 1 180 0 spice-subcircuit-IO-1.sym
{
T 34300 42700 5 10 1 1 0 0 1
refdes=P10
}
C 54000 52300 1 0 0 spice-subcircuit-LL-1.sym
{
T 54100 52700 5 10 1 1 0 0 1
refdes=A3
T 54100 52400 5 10 1 1 0 0 1
model-name=MUXIE41
}
C 32700 50800 1 0 0 spice-directive-1.sym
{
T 32800 51100 5 10 0 1 0 0 1
device=directive
T 32800 51200 5 10 1 1 0 0 1
refdes=A4
T 32800 50900 5 10 1 1 0 0 1
value=.PARAM Wmin=1.5u
}
C 32700 50000 1 0 0 spice-directive-1.sym
{
T 32800 50300 5 10 0 1 0 0 1
device=directive
T 32800 50400 5 10 1 1 0 0 1
refdes=A5
T 32800 50100 5 10 1 1 0 0 1
value=.PARAM g=2
}
N 47200 46800 47500 46800 4
{
T 47200 46900 5 10 1 1 0 0 1
netname=A1
}
C 51000 47600 1 0 0 asic-pmos-1.sym
{
T 52400 48400 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 51800 48400 5 10 1 1 0 0 1
refdes=M21
T 51800 48200 5 8 1 1 0 0 1
model-name=pmos4
T 51400 47900 5 8 1 0 0 0 1
w='3*g*Wmin'
T 51800 47700 5 8 1 0 0 0 1
l=1u
}
C 51000 45800 1 0 0 asic-nmos-1.sym
{
T 52400 46600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51800 46600 5 10 1 1 0 0 1
refdes=M22
T 51800 46400 5 8 1 1 0 0 1
model-name=nmos4
T 51800 46100 5 8 1 0 0 0 1
w='3*Wmin'
T 51800 45900 5 8 1 0 0 0 1
l=1u
}
C 51000 44300 1 0 0 asic-nmos-1.sym
{
T 52400 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51800 45100 5 10 1 1 0 0 1
refdes=M23
T 51800 44900 5 8 1 1 0 0 1
model-name=nmos4
T 51800 44600 5 8 1 0 0 0 1
w='3*Wmin'
T 51800 44400 5 8 1 0 0 0 1
l=1u
}
C 51000 50500 1 0 0 asic-pmos-1.sym
{
T 52400 51300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 51800 51300 5 10 1 1 0 0 1
refdes=M19
T 51800 51100 5 8 1 1 0 0 1
model-name=pmos4
T 51400 50800 5 8 1 0 0 0 1
w='3*g*Wmin'
T 51800 50600 5 8 1 0 0 0 1
l=1u
}
N 51000 51000 50400 51000 4
{
T 50400 51100 5 10 1 1 0 0 1
netname=s10
}
N 51000 44800 50400 44800 4
{
T 50400 44900 5 10 1 1 0 0 1
netname=s00
}
N 51600 51500 51600 51900 4
N 51600 47600 51600 46800 4
N 51600 45800 51600 45300 4
N 56400 47200 56900 47200 4
{
T 57000 47500 5 10 1 1 180 0 1
netname=Y
}
T 50800 42100 9 10 1 0 0 0 1
A2 arm/branch
N 51700 51000 51800 51000 4
N 51700 48100 51800 48100 4
N 51700 44800 51800 44800 4
N 51700 46300 51800 46300 4
C 47400 48000 1 180 0 spice-subcircuit-IO-1.sym
{
T 47200 48000 5 10 1 1 0 0 1
refdes=P3
}
N 47200 47700 47500 47700 4
{
T 47200 47800 5 10 1 1 0 0 1
netname=A2
}
C 47400 46200 1 180 0 spice-subcircuit-IO-1.sym
{
T 47200 46200 5 10 1 1 0 0 1
refdes=P5
}
N 47200 45900 47500 45900 4
{
T 47200 46000 5 10 1 1 0 0 1
netname=A
}
N 51000 48100 50400 48100 4
{
T 50400 48200 5 10 1 1 0 0 1
netname=A2
}
N 51000 46300 50400 46300 4
{
T 50400 46400 5 10 1 1 0 0 1
netname=A2
}
C 47400 48900 1 180 0 spice-subcircuit-IO-1.sym
{
T 47200 48900 5 10 1 1 0 0 1
refdes=P2
}
N 47200 48600 47500 48600 4
{
T 47200 48700 5 10 1 1 0 0 1
netname=A3
}
C 51000 49100 1 0 0 asic-pmos-1.sym
{
T 52400 49900 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 51800 49900 5 10 1 1 0 0 1
refdes=M20
T 51800 49700 5 8 1 1 0 0 1
model-name=pmos4
T 51400 49400 5 8 1 0 0 0 1
w='3*g*Wmin'
T 51800 49200 5 8 1 0 0 0 1
l=1u
}
N 51000 49600 50400 49600 4
{
T 50400 49700 5 10 1 1 0 0 1
netname=s01
}
N 51700 49600 51800 49600 4
C 51000 42800 1 0 0 asic-nmos-1.sym
{
T 52400 43600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51800 43600 5 10 1 1 0 0 1
refdes=M24
T 51800 43400 5 8 1 1 0 0 1
model-name=nmos4
T 51800 43100 5 8 1 0 0 0 1
w='3*Wmin'
T 51800 42900 5 8 1 0 0 0 1
l=1u
}
N 51000 43300 50400 43300 4
{
T 50400 43400 5 10 1 1 0 0 1
netname=s11
}
N 51700 43300 51800 43300 4
N 51600 50500 51600 50100 4
N 51600 49100 51600 48600 4
N 51600 44300 51600 43800 4
N 51600 42800 51600 42400 4
N 51800 48100 51800 51900 4
N 51800 42400 51800 46300 4
C 48600 47600 1 0 0 asic-pmos-1.sym
{
T 50000 48400 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 49400 48400 5 10 1 1 0 0 1
refdes=M15
T 49400 48200 5 8 1 1 0 0 1
model-name=pmos4
T 49400 47900 5 8 1 0 0 0 1
w='3*g*Wmin'
T 49400 47700 5 8 1 0 0 0 1
l=1u
}
C 48600 45800 1 0 0 asic-nmos-1.sym
{
T 50000 46600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 49400 46600 5 10 1 1 0 0 1
refdes=M16
T 49400 46400 5 8 1 1 0 0 1
model-name=nmos4
T 49400 46100 5 8 1 0 0 0 1
w='3*Wmin'
T 49400 45900 5 8 1 0 0 0 1
l=1u
}
C 48600 44300 1 0 0 asic-nmos-1.sym
{
T 50000 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 49400 45100 5 10 1 1 0 0 1
refdes=M17
T 49400 44900 5 8 1 1 0 0 1
model-name=nmos4
T 49400 44600 5 8 1 0 0 0 1
w='3*Wmin'
T 49400 44400 5 8 1 0 0 0 1
l=1u
}
C 48600 50500 1 0 0 asic-pmos-1.sym
{
T 50000 51300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 49400 51300 5 10 1 1 0 0 1
refdes=M13
T 49400 51100 5 8 1 1 0 0 1
model-name=pmos4
T 49400 50800 5 8 1 0 0 0 1
w='3*g*Wmin'
T 49400 50600 5 8 1 0 0 0 1
l=1u
}
N 48600 51000 48000 51000 4
{
T 48000 51100 5 10 1 1 0 0 1
netname=s10
}
N 48600 44800 48000 44800 4
{
T 48000 44900 5 10 1 1 0 0 1
netname=s01
}
N 49200 47600 49200 46800 4
N 49200 45800 49200 45300 4
N 49300 51000 49400 51000 4
N 49300 48100 49400 48100 4
N 49300 44800 49400 44800 4
N 49300 46300 49400 46300 4
N 48600 48100 48000 48100 4
{
T 48000 48200 5 10 1 1 0 0 1
netname=A3
}
N 48600 46300 48000 46300 4
{
T 48000 46400 5 10 1 1 0 0 1
netname=A3
}
C 48600 49100 1 0 0 asic-pmos-1.sym
{
T 50000 49900 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 49400 49900 5 10 1 1 0 0 1
refdes=M14
T 49400 49700 5 8 1 1 0 0 1
model-name=pmos4
T 49400 49400 5 8 1 0 0 0 1
w='3*g*Wmin'
T 49400 49200 5 8 1 0 0 0 1
l=1u
}
N 48600 49600 48000 49600 4
{
T 48000 49700 5 10 1 1 0 0 1
netname=s00
}
N 49300 49600 49400 49600 4
C 48600 42800 1 0 0 asic-nmos-1.sym
{
T 50000 43600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 49400 43600 5 10 1 1 0 0 1
refdes=M18
T 49400 43400 5 8 1 1 0 0 1
model-name=nmos4
T 49400 43100 5 8 1 0 0 0 1
w='3*Wmin'
T 49400 42900 5 8 1 0 0 0 1
l=1u
}
N 48600 43300 48000 43300 4
{
T 48000 43400 5 10 1 1 0 0 1
netname=s11
}
N 49300 43300 49400 43300 4
N 49200 50500 49200 50100 4
N 49200 49100 49200 48600 4
N 49200 44300 49200 43800 4
N 49200 42800 49200 42400 4
N 49400 42400 49400 46300 4
T 48400 42100 9 10 1 0 0 0 1
A3 arm/branch
N 49200 51500 49200 51900 4
N 49400 48100 49400 51900 4
C 55800 47600 1 0 0 asic-pmos-1.sym
{
T 57200 48400 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 56600 48400 5 10 1 1 0 0 1
refdes=M33
T 56600 48200 5 8 1 1 0 0 1
model-name=pmos4
T 56600 47900 5 8 1 0 0 0 1
w='3*g*Wmin'
T 56600 47700 5 8 1 0 0 0 1
l=1u
}
C 55800 45800 1 0 0 asic-nmos-1.sym
{
T 57200 46600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 56600 46600 5 10 1 1 0 0 1
refdes=M34
T 56600 46400 5 8 1 1 0 0 1
model-name=nmos4
T 56600 46100 5 8 1 0 0 0 1
w='3*Wmin'
T 56600 45900 5 8 1 0 0 0 1
l=1u
}
C 55800 44300 1 0 0 asic-nmos-1.sym
{
T 57200 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 56600 45100 5 10 1 1 0 0 1
refdes=M35
T 56600 44900 5 8 1 1 0 0 1
model-name=nmos4
T 56600 44600 5 8 1 0 0 0 1
w='3*Wmin'
T 56600 44400 5 8 1 0 0 0 1
l=1u
}
C 55800 50500 1 0 0 asic-pmos-1.sym
{
T 57200 51300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 56600 51300 5 10 1 1 0 0 1
refdes=M31
T 56600 51100 5 8 1 1 0 0 1
model-name=pmos4
T 56600 50800 5 8 1 0 0 0 1
w='3*g*Wmin'
T 56600 50600 5 8 1 0 0 0 1
l=1u
}
N 55800 51000 55200 51000 4
{
T 55200 51100 5 10 1 1 0 0 1
netname=s11
}
N 55800 44800 55200 44800 4
{
T 55200 44900 5 10 1 1 0 0 1
netname=s00
}
N 56400 51500 56400 51900 4
N 56400 47600 56400 46800 4
N 56400 45800 56400 45300 4
N 56500 51000 56600 51000 4
N 56500 48100 56600 48100 4
N 56500 44800 56600 44800 4
N 56500 46300 56600 46300 4
N 55800 48100 55200 48100 4
{
T 55200 48200 5 10 1 1 0 0 1
netname=A0
}
N 55800 46300 55200 46300 4
{
T 55200 46400 5 10 1 1 0 0 1
netname=A0
}
C 55800 49100 1 0 0 asic-pmos-1.sym
{
T 57200 49900 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 56600 49900 5 10 1 1 0 0 1
refdes=M32
T 56600 49700 5 8 1 1 0 0 1
model-name=pmos4
T 56600 49400 5 8 1 0 0 0 1
w='3*g*Wmin'
T 56600 49200 5 8 1 0 0 0 1
l=1u
}
N 55800 49600 55200 49600 4
{
T 55200 49700 5 10 1 1 0 0 1
netname=s01
}
N 56500 49600 56600 49600 4
C 55800 42800 1 0 0 asic-nmos-1.sym
{
T 57200 43600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 56600 43600 5 10 1 1 0 0 1
refdes=M36
T 56600 43400 5 8 1 1 0 0 1
model-name=nmos4
T 56600 43100 5 8 1 0 0 0 1
w='3*Wmin'
T 56600 42900 5 8 1 0 0 0 1
l=1u
}
N 55800 43300 55200 43300 4
{
T 55200 43400 5 10 1 1 0 0 1
netname=s10
}
N 56500 43300 56600 43300 4
N 56400 50500 56400 50100 4
N 56400 49100 56400 48600 4
N 56400 44300 56400 43800 4
N 56400 42800 56400 42400 4
N 56600 48100 56600 51900 4
N 56600 42400 56600 46300 4
T 55600 42100 9 10 1 0 0 0 1
A0 arm/branch
C 53400 47600 1 0 0 asic-pmos-1.sym
{
T 54800 48400 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 54200 48400 5 10 1 1 0 0 1
refdes=M27
T 54200 48200 5 8 1 1 0 0 1
model-name=pmos4
T 54200 47900 5 8 1 0 0 0 1
w='3*g*Wmin'
T 54200 47700 5 8 1 0 0 0 1
l=1u
}
C 53400 45800 1 0 0 asic-nmos-1.sym
{
T 54800 46600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 54200 46600 5 10 1 1 0 0 1
refdes=M28
T 54200 46400 5 8 1 1 0 0 1
model-name=nmos4
T 54200 46100 5 8 1 0 0 0 1
w='3*Wmin'
T 54200 45900 5 8 1 0 0 0 1
l=1u
}
C 53400 44300 1 0 0 asic-nmos-1.sym
{
T 54800 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 54200 45100 5 10 1 1 0 0 1
refdes=M29
T 54200 44900 5 8 1 1 0 0 1
model-name=nmos4
T 54200 44600 5 8 1 0 0 0 1
w='3*Wmin'
T 54200 44400 5 8 1 0 0 0 1
l=1u
}
C 53400 50500 1 0 0 asic-pmos-1.sym
{
T 54800 51300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 54200 51300 5 10 1 1 0 0 1
refdes=M25
T 54200 51100 5 8 1 1 0 0 1
model-name=pmos4
T 54200 50800 5 8 1 0 0 0 1
w='3*g*Wmin'
T 54200 50600 5 8 1 0 0 0 1
l=1u
}
N 53400 51000 52800 51000 4
{
T 52800 51100 5 10 1 1 0 0 1
netname=s11
}
N 53400 44800 52800 44800 4
{
T 52800 44900 5 10 1 1 0 0 1
netname=s01
}
N 54000 51500 54000 51900 4
N 54000 47600 54000 46800 4
N 54000 45800 54000 45300 4
N 54100 51000 54200 51000 4
N 54100 48100 54200 48100 4
N 54100 44800 54200 44800 4
N 54100 46300 54200 46300 4
N 53400 48100 52800 48100 4
{
T 52800 48200 5 10 1 1 0 0 1
netname=A1
}
N 53400 46300 52800 46300 4
{
T 52800 46400 5 10 1 1 0 0 1
netname=A1
}
C 53400 49100 1 0 0 asic-pmos-1.sym
{
T 54800 49900 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 54200 49900 5 10 1 1 0 0 1
refdes=M26
T 54200 49700 5 8 1 1 0 0 1
model-name=pmos4
T 54200 49400 5 8 1 0 0 0 1
w='3*g*Wmin'
T 54200 49200 5 8 1 0 0 0 1
l=1u
}
N 53400 49600 52800 49600 4
{
T 52800 49700 5 10 1 1 0 0 1
netname=s00
}
N 54100 49600 54200 49600 4
C 53400 42800 1 0 0 asic-nmos-1.sym
{
T 54800 43600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 54200 43600 5 10 1 1 0 0 1
refdes=M30
T 54200 43400 5 8 1 1 0 0 1
model-name=nmos4
T 54200 43100 5 8 1 0 0 0 1
w='3*Wmin'
T 54200 42900 5 8 1 0 0 0 1
l=1u
}
N 53400 43300 52800 43300 4
{
T 52800 43400 5 10 1 1 0 0 1
netname=s10
}
N 54100 43300 54200 43300 4
N 54000 50500 54000 50100 4
N 54000 49100 54000 48600 4
N 54000 44300 54000 43800 4
N 54000 42800 54000 42400 4
N 54200 48100 54200 51900 4
N 54200 42400 54200 46300 4
T 53200 42100 9 10 1 0 0 0 1
A1 arm/branch
N 56400 47200 54000 47200 4
N 54000 47200 51600 47200 4
N 51600 47200 49200 47200 4
C 38100 48900 1 0 0 asic-pmos-1.sym
{
T 39500 49700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 38900 49700 5 10 1 1 0 0 1
refdes=M5
T 38900 49500 5 8 1 1 0 0 1
model-name=pmos4
T 38900 49200 5 8 1 0 0 0 1
w='g*Wmin'
T 38900 49000 5 8 1 0 0 0 1
l=1u
}
C 38100 44400 1 0 0 asic-nmos-1.sym
{
T 39500 45200 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 38900 45200 5 10 1 1 0 0 1
refdes=M6
T 38900 45000 5 8 1 1 0 0 1
model-name=nmos4
T 38900 44700 5 8 1 0 0 0 1
w='Wmin'
T 38900 44500 5 8 1 0 0 0 1
l=1u
}
N 37800 49400 38100 49400 4
N 37800 44900 38100 44900 4
N 37800 49400 37800 44900 4
N 38700 48900 38700 45400 4
N 38800 49400 38900 49400 4
N 38800 44900 38900 44900 4
N 38700 47200 39500 47200 4
{
T 39000 47300 5 10 1 1 0 0 1
netname=s11
}
N 38900 44900 38900 42400 4
N 38700 44400 38700 42400 4
N 35700 44900 35700 42400 4
N 35500 44400 35500 42400 4
N 35700 49400 35700 51900 4
N 35500 51900 35500 49900 4
N 38700 49900 38700 51900 4
N 38900 49400 38900 51900 4
C 44800 48900 1 0 0 asic-pmos-1.sym
{
T 46200 49700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 45600 49700 5 10 1 1 0 0 1
refdes=M11
T 45600 49500 5 8 1 1 0 0 1
model-name=pmos4
T 45600 49200 5 8 1 0 0 0 1
w='g*Wmin'
T 45600 49000 5 8 1 0 0 0 1
l=1u
}
C 44800 44400 1 0 0 asic-nmos-1.sym
{
T 46200 45200 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 45600 45200 5 10 1 1 0 0 1
refdes=M12
T 45600 45000 5 8 1 1 0 0 1
model-name=nmos4
T 45600 44700 5 8 1 0 0 0 1
w='Wmin'
T 45600 44500 5 8 1 0 0 0 1
l=1u
}
N 44500 49400 44800 49400 4
N 44500 44900 44800 44900 4
N 44500 49400 44500 44900 4
N 45400 48900 45400 45400 4
N 45600 49400 45600 51900 4
N 45500 44900 45600 44900 4
N 45400 47200 46200 47200 4
{
T 45700 47300 5 10 1 1 0 0 1
netname=s01
}
N 45600 44900 45600 42400 4
N 45400 44400 45400 42400 4
N 42300 44900 42300 42400 4
N 42100 44400 42100 42400 4
N 42300 49400 42300 51900 4
N 42100 51900 42100 49900 4
N 45400 49900 45400 51900 4
C 34200 47500 1 180 0 spice-subcircuit-IO-1.sym
{
T 34000 47500 5 10 1 1 0 0 1
refdes=P6
}
N 34000 47200 34300 47200 4
{
T 34000 47300 5 10 1 1 0 0 1
netname=S1
}
N 45500 49400 45600 49400 4
T 35800 41500 9 10 1 0 0 0 4
Double S1-Select Buffering:
- de-coupling high load
- 2-phase select generation
- S1 (n)and E
T 42900 41500 9 10 1 0 0 0 4
Double S0-Select Buffering:
- de-coupling high load
- 2-phase select generation
- S0 (n)and E
N 34300 44900 34300 49400 4
N 35700 49400 35600 49400 4
C 34900 48900 1 0 0 asic-pmos-1.sym
{
T 36300 49700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 35700 49700 5 10 1 1 0 0 1
refdes=M1
T 35700 49500 5 8 1 1 0 0 1
model-name=pmos4
T 35700 49200 5 8 1 0 0 0 1
w='g*Wmin'
T 35700 49000 5 8 1 0 0 0 1
l=1u
}
C 34900 44400 1 0 0 asic-nmos-1.sym
{
T 36300 45200 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 35700 45200 5 10 1 1 0 0 1
refdes=M4
T 35700 45000 5 8 1 1 0 0 1
model-name=nmos4
T 35700 44700 5 8 1 0 0 0 1
w='2*Wmin'
T 35700 44500 5 8 1 0 0 0 1
l=1u
}
N 34300 49400 34900 49400 4
N 34300 44900 34900 44900 4
N 35600 44900 35700 44900 4
C 37000 47400 1 0 1 asic-pmos-1.sym
{
T 35600 48200 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 36200 48200 5 10 1 1 0 6 1
refdes=M2
T 36200 48000 5 8 1 1 0 6 1
model-name=pmos4
T 36200 47700 5 8 1 0 0 6 1
w='g*Wmin'
T 36200 47500 5 8 1 0 0 6 1
l=1u
}
N 36300 47900 36200 47900 4
N 36400 47400 36400 47200 4
C 36100 45900 1 0 1 asic-nmos-1.sym
{
T 34700 46700 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 35300 46700 5 10 1 1 0 6 1
refdes=M3
T 35300 46500 5 8 1 1 0 6 1
model-name=nmos4
T 35300 46200 5 8 1 0 0 6 1
w='2*Wmin'
T 35300 46000 5 8 1 0 0 6 1
l=1u
}
N 35500 45400 35500 45900 4
N 35500 46900 35500 48900 4
N 34700 46400 35400 46400 4
N 37000 47900 37400 47900 4
N 37400 47900 37400 46400 4
{
T 37500 46300 5 10 1 1 0 0 1
netname=E
}
N 37400 46400 36100 46400 4
C 37100 46600 1 270 0 spice-subcircuit-IO-1.sym
{
T 37300 46400 5 10 1 1 90 0 1
refdes=P8
}
T 36700 47300 5 10 1 1 0 0 1
netname=s10
N 34700 46400 34700 42400 4
N 35500 47200 37800 47200 4
N 36200 47900 36200 51900 4
N 36400 48400 36400 51900 4
N 40900 44900 40900 49400 4
N 42300 49400 42200 49400 4
C 41500 48900 1 0 0 asic-pmos-1.sym
{
T 42900 49700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 42300 49700 5 10 1 1 0 0 1
refdes=M7
T 42300 49500 5 8 1 1 0 0 1
model-name=pmos4
T 42300 49200 5 8 1 0 0 0 1
w='g*Wmin'
T 42300 49000 5 8 1 0 0 0 1
l=1u
}
C 41500 44400 1 0 0 asic-nmos-1.sym
{
T 42900 45200 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 42300 45200 5 10 1 1 0 0 1
refdes=M10
T 42300 45000 5 8 1 1 0 0 1
model-name=nmos4
T 42300 44700 5 8 1 0 0 0 1
w='2*Wmin'
T 42300 44500 5 8 1 0 0 0 1
l=1u
}
N 40900 49400 41500 49400 4
N 40900 44900 41500 44900 4
N 42200 44900 42300 44900 4
C 43600 47400 1 0 1 asic-pmos-1.sym
{
T 42200 48200 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 42800 48200 5 10 1 1 0 6 1
refdes=M8
T 42800 48000 5 8 1 1 0 6 1
model-name=pmos4
T 42800 47700 5 8 1 0 0 6 1
w='g*Wmin'
T 42800 47500 5 8 1 0 0 6 1
l=1u
}
N 42900 47900 42800 47900 4
N 43000 47400 43000 47200 4
C 42700 45900 1 0 1 asic-nmos-1.sym
{
T 41300 46700 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 41900 46700 5 10 1 1 0 6 1
refdes=M9
T 41900 46500 5 8 1 1 0 6 1
model-name=nmos4
T 41900 46200 5 8 1 0 0 6 1
w='2*Wmin'
T 41900 46000 5 8 1 0 0 6 1
l=1u
}
N 42100 45400 42100 45900 4
N 42100 46900 42100 48900 4
N 41300 46400 42000 46400 4
N 43600 47900 43900 47900 4
N 43900 47900 43900 46400 4
{
T 43700 46500 5 10 1 1 0 0 1
netname=E
}
N 43900 46400 42700 46400 4
C 40800 47500 1 180 0 spice-subcircuit-IO-1.sym
{
T 40600 47500 5 10 1 1 0 0 1
refdes=P7
}
N 40600 47200 40900 47200 4
{
T 40600 47300 5 10 1 1 0 0 1
netname=S0
}
N 42100 47200 44500 47200 4
{
T 43300 47300 5 10 1 1 0 0 1
netname=s00
}
N 42800 47900 42800 51900 4
N 43000 48400 43000 51900 4
N 41300 46400 41300 42400 4
