#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11f013120 .scope module, "ALU_tb" "ALU_tb" 2 3;
 .timescale -9 -12;
v0x11f0551e0_0 .net "accum", 15 0, v0x11f020dd0_0;  1 drivers
v0x11f055290_0 .var "alu_code", 3 0;
v0x11f055320_0 .net "pc_branch", 0 0, v0x11f054f10_0;  1 drivers
v0x11f0553f0_0 .var "reg_data1", 15 0;
v0x11f0554a0_0 .var "reg_data2", 15 0;
S_0x11f020c60 .scope module, "uut" "ALU" 2 11, 3 1 0, S_0x11f013120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_code";
    .port_info 1 /INPUT 16 "reg_data1";
    .port_info 2 /INPUT 16 "reg_data2";
    .port_info 3 /OUTPUT 16 "accum";
    .port_info 4 /OUTPUT 1 "pc_branch";
v0x11f020dd0_0 .var "accum", 15 0;
v0x11f054e60_0 .net "alu_code", 3 0, v0x11f055290_0;  1 drivers
v0x11f054f10_0 .var "pc_branch", 0 0;
v0x11f054fc0_0 .net "reg_data1", 15 0, v0x11f0553f0_0;  1 drivers
v0x11f055070_0 .net "reg_data2", 15 0, v0x11f0554a0_0;  1 drivers
E_0x11f00e450 .event anyedge, v0x11f054e60_0, v0x11f054fc0_0, v0x11f055070_0;
S_0x11f013290 .scope module, "Program_counter_tb" "Program_counter_tb" 4 1;
 .timescale -9 -12;
v0x11f055ef0_0 .net "address", 7 0, v0x11f0558a0_0;  1 drivers
v0x11f055fa0_0 .var "branch", 0 0;
v0x11f056030_0 .var "branch_adr", 7 0;
v0x11f0560e0_0 .var "clk", 0 0;
v0x11f056190_0 .var "jump", 0 0;
v0x11f056260_0 .var "jump_adr", 7 0;
v0x11f056310_0 .var "reset", 0 0;
S_0x11f055570 .scope module, "uut" "Program_counter" 4 10, 5 1 0, S_0x11f013290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 8 "jump_adr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 8 "branch_adr";
    .port_info 6 /OUTPUT 8 "address";
v0x11f0558a0_0 .var "address", 7 0;
v0x11f055960_0 .net "branch", 0 0, v0x11f055fa0_0;  1 drivers
v0x11f055a00_0 .net "branch_adr", 7 0, v0x11f056030_0;  1 drivers
v0x11f055ac0_0 .net "clk", 0 0, v0x11f0560e0_0;  1 drivers
v0x11f055b60_0 .net "jump", 0 0, v0x11f056190_0;  1 drivers
v0x11f055c40_0 .net "jump_adr", 7 0, v0x11f056260_0;  1 drivers
v0x11f055cf0_0 .var "program", 7 0;
v0x11f055da0_0 .net "reset", 0 0, v0x11f056310_0;  1 drivers
E_0x11f055820 .event anyedge, v0x11f055cf0_0;
E_0x11f055860 .event posedge, v0x11f055ac0_0;
S_0x11f0295c0 .scope module, "RAM_tb" "RAM_tb" 6 3;
 .timescale -9 -12;
v0x11f057bd0_0 .var "adr", 7 0;
v0x11f057c80_0 .var "clk", 0 0;
v0x11f057d10_0 .net "out", 15 0, v0x11f057850_0;  1 drivers
v0x11f057de0_0 .var "pc_adr", 7 0;
v0x11f057e90_0 .net "pc_out", 15 0, v0x11f0579f0_0;  1 drivers
v0x11f057f60_0 .var "read", 0 0;
S_0x11f0563c0 .scope module, "uut" "RAM" 6 12, 7 1 0, S_0x11f0295c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 8 "adr";
    .port_info 3 /INPUT 8 "pc_adr";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /OUTPUT 16 "pc_out";
v0x11f056680 .array "RAM", 255 0, 15 0;
v0x11f0576f0_0 .net "adr", 7 0, v0x11f057bd0_0;  1 drivers
v0x11f0577a0_0 .net "clk", 0 0, v0x11f057c80_0;  1 drivers
v0x11f057850_0 .var "out", 15 0;
v0x11f057900_0 .net "pc_adr", 7 0, v0x11f057de0_0;  1 drivers
v0x11f0579f0_0 .var "pc_out", 15 0;
v0x11f057aa0_0 .net "read", 0 0, v0x11f057f60_0;  1 drivers
v0x11f056680_0 .array/port v0x11f056680, 0;
v0x11f056680_1 .array/port v0x11f056680, 1;
v0x11f056680_2 .array/port v0x11f056680, 2;
E_0x11f056640/0 .event anyedge, v0x11f057900_0, v0x11f056680_0, v0x11f056680_1, v0x11f056680_2;
v0x11f056680_3 .array/port v0x11f056680, 3;
v0x11f056680_4 .array/port v0x11f056680, 4;
v0x11f056680_5 .array/port v0x11f056680, 5;
v0x11f056680_6 .array/port v0x11f056680, 6;
E_0x11f056640/1 .event anyedge, v0x11f056680_3, v0x11f056680_4, v0x11f056680_5, v0x11f056680_6;
v0x11f056680_7 .array/port v0x11f056680, 7;
v0x11f056680_8 .array/port v0x11f056680, 8;
v0x11f056680_9 .array/port v0x11f056680, 9;
v0x11f056680_10 .array/port v0x11f056680, 10;
E_0x11f056640/2 .event anyedge, v0x11f056680_7, v0x11f056680_8, v0x11f056680_9, v0x11f056680_10;
v0x11f056680_11 .array/port v0x11f056680, 11;
v0x11f056680_12 .array/port v0x11f056680, 12;
v0x11f056680_13 .array/port v0x11f056680, 13;
v0x11f056680_14 .array/port v0x11f056680, 14;
E_0x11f056640/3 .event anyedge, v0x11f056680_11, v0x11f056680_12, v0x11f056680_13, v0x11f056680_14;
v0x11f056680_15 .array/port v0x11f056680, 15;
v0x11f056680_16 .array/port v0x11f056680, 16;
v0x11f056680_17 .array/port v0x11f056680, 17;
v0x11f056680_18 .array/port v0x11f056680, 18;
E_0x11f056640/4 .event anyedge, v0x11f056680_15, v0x11f056680_16, v0x11f056680_17, v0x11f056680_18;
v0x11f056680_19 .array/port v0x11f056680, 19;
v0x11f056680_20 .array/port v0x11f056680, 20;
v0x11f056680_21 .array/port v0x11f056680, 21;
v0x11f056680_22 .array/port v0x11f056680, 22;
E_0x11f056640/5 .event anyedge, v0x11f056680_19, v0x11f056680_20, v0x11f056680_21, v0x11f056680_22;
v0x11f056680_23 .array/port v0x11f056680, 23;
v0x11f056680_24 .array/port v0x11f056680, 24;
v0x11f056680_25 .array/port v0x11f056680, 25;
v0x11f056680_26 .array/port v0x11f056680, 26;
E_0x11f056640/6 .event anyedge, v0x11f056680_23, v0x11f056680_24, v0x11f056680_25, v0x11f056680_26;
v0x11f056680_27 .array/port v0x11f056680, 27;
v0x11f056680_28 .array/port v0x11f056680, 28;
v0x11f056680_29 .array/port v0x11f056680, 29;
v0x11f056680_30 .array/port v0x11f056680, 30;
E_0x11f056640/7 .event anyedge, v0x11f056680_27, v0x11f056680_28, v0x11f056680_29, v0x11f056680_30;
v0x11f056680_31 .array/port v0x11f056680, 31;
v0x11f056680_32 .array/port v0x11f056680, 32;
v0x11f056680_33 .array/port v0x11f056680, 33;
v0x11f056680_34 .array/port v0x11f056680, 34;
E_0x11f056640/8 .event anyedge, v0x11f056680_31, v0x11f056680_32, v0x11f056680_33, v0x11f056680_34;
v0x11f056680_35 .array/port v0x11f056680, 35;
v0x11f056680_36 .array/port v0x11f056680, 36;
v0x11f056680_37 .array/port v0x11f056680, 37;
v0x11f056680_38 .array/port v0x11f056680, 38;
E_0x11f056640/9 .event anyedge, v0x11f056680_35, v0x11f056680_36, v0x11f056680_37, v0x11f056680_38;
v0x11f056680_39 .array/port v0x11f056680, 39;
v0x11f056680_40 .array/port v0x11f056680, 40;
v0x11f056680_41 .array/port v0x11f056680, 41;
v0x11f056680_42 .array/port v0x11f056680, 42;
E_0x11f056640/10 .event anyedge, v0x11f056680_39, v0x11f056680_40, v0x11f056680_41, v0x11f056680_42;
v0x11f056680_43 .array/port v0x11f056680, 43;
v0x11f056680_44 .array/port v0x11f056680, 44;
v0x11f056680_45 .array/port v0x11f056680, 45;
v0x11f056680_46 .array/port v0x11f056680, 46;
E_0x11f056640/11 .event anyedge, v0x11f056680_43, v0x11f056680_44, v0x11f056680_45, v0x11f056680_46;
v0x11f056680_47 .array/port v0x11f056680, 47;
v0x11f056680_48 .array/port v0x11f056680, 48;
v0x11f056680_49 .array/port v0x11f056680, 49;
v0x11f056680_50 .array/port v0x11f056680, 50;
E_0x11f056640/12 .event anyedge, v0x11f056680_47, v0x11f056680_48, v0x11f056680_49, v0x11f056680_50;
v0x11f056680_51 .array/port v0x11f056680, 51;
v0x11f056680_52 .array/port v0x11f056680, 52;
v0x11f056680_53 .array/port v0x11f056680, 53;
v0x11f056680_54 .array/port v0x11f056680, 54;
E_0x11f056640/13 .event anyedge, v0x11f056680_51, v0x11f056680_52, v0x11f056680_53, v0x11f056680_54;
v0x11f056680_55 .array/port v0x11f056680, 55;
v0x11f056680_56 .array/port v0x11f056680, 56;
v0x11f056680_57 .array/port v0x11f056680, 57;
v0x11f056680_58 .array/port v0x11f056680, 58;
E_0x11f056640/14 .event anyedge, v0x11f056680_55, v0x11f056680_56, v0x11f056680_57, v0x11f056680_58;
v0x11f056680_59 .array/port v0x11f056680, 59;
v0x11f056680_60 .array/port v0x11f056680, 60;
v0x11f056680_61 .array/port v0x11f056680, 61;
v0x11f056680_62 .array/port v0x11f056680, 62;
E_0x11f056640/15 .event anyedge, v0x11f056680_59, v0x11f056680_60, v0x11f056680_61, v0x11f056680_62;
v0x11f056680_63 .array/port v0x11f056680, 63;
v0x11f056680_64 .array/port v0x11f056680, 64;
v0x11f056680_65 .array/port v0x11f056680, 65;
v0x11f056680_66 .array/port v0x11f056680, 66;
E_0x11f056640/16 .event anyedge, v0x11f056680_63, v0x11f056680_64, v0x11f056680_65, v0x11f056680_66;
v0x11f056680_67 .array/port v0x11f056680, 67;
v0x11f056680_68 .array/port v0x11f056680, 68;
v0x11f056680_69 .array/port v0x11f056680, 69;
v0x11f056680_70 .array/port v0x11f056680, 70;
E_0x11f056640/17 .event anyedge, v0x11f056680_67, v0x11f056680_68, v0x11f056680_69, v0x11f056680_70;
v0x11f056680_71 .array/port v0x11f056680, 71;
v0x11f056680_72 .array/port v0x11f056680, 72;
v0x11f056680_73 .array/port v0x11f056680, 73;
v0x11f056680_74 .array/port v0x11f056680, 74;
E_0x11f056640/18 .event anyedge, v0x11f056680_71, v0x11f056680_72, v0x11f056680_73, v0x11f056680_74;
v0x11f056680_75 .array/port v0x11f056680, 75;
v0x11f056680_76 .array/port v0x11f056680, 76;
v0x11f056680_77 .array/port v0x11f056680, 77;
v0x11f056680_78 .array/port v0x11f056680, 78;
E_0x11f056640/19 .event anyedge, v0x11f056680_75, v0x11f056680_76, v0x11f056680_77, v0x11f056680_78;
v0x11f056680_79 .array/port v0x11f056680, 79;
v0x11f056680_80 .array/port v0x11f056680, 80;
v0x11f056680_81 .array/port v0x11f056680, 81;
v0x11f056680_82 .array/port v0x11f056680, 82;
E_0x11f056640/20 .event anyedge, v0x11f056680_79, v0x11f056680_80, v0x11f056680_81, v0x11f056680_82;
v0x11f056680_83 .array/port v0x11f056680, 83;
v0x11f056680_84 .array/port v0x11f056680, 84;
v0x11f056680_85 .array/port v0x11f056680, 85;
v0x11f056680_86 .array/port v0x11f056680, 86;
E_0x11f056640/21 .event anyedge, v0x11f056680_83, v0x11f056680_84, v0x11f056680_85, v0x11f056680_86;
v0x11f056680_87 .array/port v0x11f056680, 87;
v0x11f056680_88 .array/port v0x11f056680, 88;
v0x11f056680_89 .array/port v0x11f056680, 89;
v0x11f056680_90 .array/port v0x11f056680, 90;
E_0x11f056640/22 .event anyedge, v0x11f056680_87, v0x11f056680_88, v0x11f056680_89, v0x11f056680_90;
v0x11f056680_91 .array/port v0x11f056680, 91;
v0x11f056680_92 .array/port v0x11f056680, 92;
v0x11f056680_93 .array/port v0x11f056680, 93;
v0x11f056680_94 .array/port v0x11f056680, 94;
E_0x11f056640/23 .event anyedge, v0x11f056680_91, v0x11f056680_92, v0x11f056680_93, v0x11f056680_94;
v0x11f056680_95 .array/port v0x11f056680, 95;
v0x11f056680_96 .array/port v0x11f056680, 96;
v0x11f056680_97 .array/port v0x11f056680, 97;
v0x11f056680_98 .array/port v0x11f056680, 98;
E_0x11f056640/24 .event anyedge, v0x11f056680_95, v0x11f056680_96, v0x11f056680_97, v0x11f056680_98;
v0x11f056680_99 .array/port v0x11f056680, 99;
v0x11f056680_100 .array/port v0x11f056680, 100;
v0x11f056680_101 .array/port v0x11f056680, 101;
v0x11f056680_102 .array/port v0x11f056680, 102;
E_0x11f056640/25 .event anyedge, v0x11f056680_99, v0x11f056680_100, v0x11f056680_101, v0x11f056680_102;
v0x11f056680_103 .array/port v0x11f056680, 103;
v0x11f056680_104 .array/port v0x11f056680, 104;
v0x11f056680_105 .array/port v0x11f056680, 105;
v0x11f056680_106 .array/port v0x11f056680, 106;
E_0x11f056640/26 .event anyedge, v0x11f056680_103, v0x11f056680_104, v0x11f056680_105, v0x11f056680_106;
v0x11f056680_107 .array/port v0x11f056680, 107;
v0x11f056680_108 .array/port v0x11f056680, 108;
v0x11f056680_109 .array/port v0x11f056680, 109;
v0x11f056680_110 .array/port v0x11f056680, 110;
E_0x11f056640/27 .event anyedge, v0x11f056680_107, v0x11f056680_108, v0x11f056680_109, v0x11f056680_110;
v0x11f056680_111 .array/port v0x11f056680, 111;
v0x11f056680_112 .array/port v0x11f056680, 112;
v0x11f056680_113 .array/port v0x11f056680, 113;
v0x11f056680_114 .array/port v0x11f056680, 114;
E_0x11f056640/28 .event anyedge, v0x11f056680_111, v0x11f056680_112, v0x11f056680_113, v0x11f056680_114;
v0x11f056680_115 .array/port v0x11f056680, 115;
v0x11f056680_116 .array/port v0x11f056680, 116;
v0x11f056680_117 .array/port v0x11f056680, 117;
v0x11f056680_118 .array/port v0x11f056680, 118;
E_0x11f056640/29 .event anyedge, v0x11f056680_115, v0x11f056680_116, v0x11f056680_117, v0x11f056680_118;
v0x11f056680_119 .array/port v0x11f056680, 119;
v0x11f056680_120 .array/port v0x11f056680, 120;
v0x11f056680_121 .array/port v0x11f056680, 121;
v0x11f056680_122 .array/port v0x11f056680, 122;
E_0x11f056640/30 .event anyedge, v0x11f056680_119, v0x11f056680_120, v0x11f056680_121, v0x11f056680_122;
v0x11f056680_123 .array/port v0x11f056680, 123;
v0x11f056680_124 .array/port v0x11f056680, 124;
v0x11f056680_125 .array/port v0x11f056680, 125;
v0x11f056680_126 .array/port v0x11f056680, 126;
E_0x11f056640/31 .event anyedge, v0x11f056680_123, v0x11f056680_124, v0x11f056680_125, v0x11f056680_126;
v0x11f056680_127 .array/port v0x11f056680, 127;
v0x11f056680_128 .array/port v0x11f056680, 128;
v0x11f056680_129 .array/port v0x11f056680, 129;
v0x11f056680_130 .array/port v0x11f056680, 130;
E_0x11f056640/32 .event anyedge, v0x11f056680_127, v0x11f056680_128, v0x11f056680_129, v0x11f056680_130;
v0x11f056680_131 .array/port v0x11f056680, 131;
v0x11f056680_132 .array/port v0x11f056680, 132;
v0x11f056680_133 .array/port v0x11f056680, 133;
v0x11f056680_134 .array/port v0x11f056680, 134;
E_0x11f056640/33 .event anyedge, v0x11f056680_131, v0x11f056680_132, v0x11f056680_133, v0x11f056680_134;
v0x11f056680_135 .array/port v0x11f056680, 135;
v0x11f056680_136 .array/port v0x11f056680, 136;
v0x11f056680_137 .array/port v0x11f056680, 137;
v0x11f056680_138 .array/port v0x11f056680, 138;
E_0x11f056640/34 .event anyedge, v0x11f056680_135, v0x11f056680_136, v0x11f056680_137, v0x11f056680_138;
v0x11f056680_139 .array/port v0x11f056680, 139;
v0x11f056680_140 .array/port v0x11f056680, 140;
v0x11f056680_141 .array/port v0x11f056680, 141;
v0x11f056680_142 .array/port v0x11f056680, 142;
E_0x11f056640/35 .event anyedge, v0x11f056680_139, v0x11f056680_140, v0x11f056680_141, v0x11f056680_142;
v0x11f056680_143 .array/port v0x11f056680, 143;
v0x11f056680_144 .array/port v0x11f056680, 144;
v0x11f056680_145 .array/port v0x11f056680, 145;
v0x11f056680_146 .array/port v0x11f056680, 146;
E_0x11f056640/36 .event anyedge, v0x11f056680_143, v0x11f056680_144, v0x11f056680_145, v0x11f056680_146;
v0x11f056680_147 .array/port v0x11f056680, 147;
v0x11f056680_148 .array/port v0x11f056680, 148;
v0x11f056680_149 .array/port v0x11f056680, 149;
v0x11f056680_150 .array/port v0x11f056680, 150;
E_0x11f056640/37 .event anyedge, v0x11f056680_147, v0x11f056680_148, v0x11f056680_149, v0x11f056680_150;
v0x11f056680_151 .array/port v0x11f056680, 151;
v0x11f056680_152 .array/port v0x11f056680, 152;
v0x11f056680_153 .array/port v0x11f056680, 153;
v0x11f056680_154 .array/port v0x11f056680, 154;
E_0x11f056640/38 .event anyedge, v0x11f056680_151, v0x11f056680_152, v0x11f056680_153, v0x11f056680_154;
v0x11f056680_155 .array/port v0x11f056680, 155;
v0x11f056680_156 .array/port v0x11f056680, 156;
v0x11f056680_157 .array/port v0x11f056680, 157;
v0x11f056680_158 .array/port v0x11f056680, 158;
E_0x11f056640/39 .event anyedge, v0x11f056680_155, v0x11f056680_156, v0x11f056680_157, v0x11f056680_158;
v0x11f056680_159 .array/port v0x11f056680, 159;
v0x11f056680_160 .array/port v0x11f056680, 160;
v0x11f056680_161 .array/port v0x11f056680, 161;
v0x11f056680_162 .array/port v0x11f056680, 162;
E_0x11f056640/40 .event anyedge, v0x11f056680_159, v0x11f056680_160, v0x11f056680_161, v0x11f056680_162;
v0x11f056680_163 .array/port v0x11f056680, 163;
v0x11f056680_164 .array/port v0x11f056680, 164;
v0x11f056680_165 .array/port v0x11f056680, 165;
v0x11f056680_166 .array/port v0x11f056680, 166;
E_0x11f056640/41 .event anyedge, v0x11f056680_163, v0x11f056680_164, v0x11f056680_165, v0x11f056680_166;
v0x11f056680_167 .array/port v0x11f056680, 167;
v0x11f056680_168 .array/port v0x11f056680, 168;
v0x11f056680_169 .array/port v0x11f056680, 169;
v0x11f056680_170 .array/port v0x11f056680, 170;
E_0x11f056640/42 .event anyedge, v0x11f056680_167, v0x11f056680_168, v0x11f056680_169, v0x11f056680_170;
v0x11f056680_171 .array/port v0x11f056680, 171;
v0x11f056680_172 .array/port v0x11f056680, 172;
v0x11f056680_173 .array/port v0x11f056680, 173;
v0x11f056680_174 .array/port v0x11f056680, 174;
E_0x11f056640/43 .event anyedge, v0x11f056680_171, v0x11f056680_172, v0x11f056680_173, v0x11f056680_174;
v0x11f056680_175 .array/port v0x11f056680, 175;
v0x11f056680_176 .array/port v0x11f056680, 176;
v0x11f056680_177 .array/port v0x11f056680, 177;
v0x11f056680_178 .array/port v0x11f056680, 178;
E_0x11f056640/44 .event anyedge, v0x11f056680_175, v0x11f056680_176, v0x11f056680_177, v0x11f056680_178;
v0x11f056680_179 .array/port v0x11f056680, 179;
v0x11f056680_180 .array/port v0x11f056680, 180;
v0x11f056680_181 .array/port v0x11f056680, 181;
v0x11f056680_182 .array/port v0x11f056680, 182;
E_0x11f056640/45 .event anyedge, v0x11f056680_179, v0x11f056680_180, v0x11f056680_181, v0x11f056680_182;
v0x11f056680_183 .array/port v0x11f056680, 183;
v0x11f056680_184 .array/port v0x11f056680, 184;
v0x11f056680_185 .array/port v0x11f056680, 185;
v0x11f056680_186 .array/port v0x11f056680, 186;
E_0x11f056640/46 .event anyedge, v0x11f056680_183, v0x11f056680_184, v0x11f056680_185, v0x11f056680_186;
v0x11f056680_187 .array/port v0x11f056680, 187;
v0x11f056680_188 .array/port v0x11f056680, 188;
v0x11f056680_189 .array/port v0x11f056680, 189;
v0x11f056680_190 .array/port v0x11f056680, 190;
E_0x11f056640/47 .event anyedge, v0x11f056680_187, v0x11f056680_188, v0x11f056680_189, v0x11f056680_190;
v0x11f056680_191 .array/port v0x11f056680, 191;
v0x11f056680_192 .array/port v0x11f056680, 192;
v0x11f056680_193 .array/port v0x11f056680, 193;
v0x11f056680_194 .array/port v0x11f056680, 194;
E_0x11f056640/48 .event anyedge, v0x11f056680_191, v0x11f056680_192, v0x11f056680_193, v0x11f056680_194;
v0x11f056680_195 .array/port v0x11f056680, 195;
v0x11f056680_196 .array/port v0x11f056680, 196;
v0x11f056680_197 .array/port v0x11f056680, 197;
v0x11f056680_198 .array/port v0x11f056680, 198;
E_0x11f056640/49 .event anyedge, v0x11f056680_195, v0x11f056680_196, v0x11f056680_197, v0x11f056680_198;
v0x11f056680_199 .array/port v0x11f056680, 199;
v0x11f056680_200 .array/port v0x11f056680, 200;
v0x11f056680_201 .array/port v0x11f056680, 201;
v0x11f056680_202 .array/port v0x11f056680, 202;
E_0x11f056640/50 .event anyedge, v0x11f056680_199, v0x11f056680_200, v0x11f056680_201, v0x11f056680_202;
v0x11f056680_203 .array/port v0x11f056680, 203;
v0x11f056680_204 .array/port v0x11f056680, 204;
v0x11f056680_205 .array/port v0x11f056680, 205;
v0x11f056680_206 .array/port v0x11f056680, 206;
E_0x11f056640/51 .event anyedge, v0x11f056680_203, v0x11f056680_204, v0x11f056680_205, v0x11f056680_206;
v0x11f056680_207 .array/port v0x11f056680, 207;
v0x11f056680_208 .array/port v0x11f056680, 208;
v0x11f056680_209 .array/port v0x11f056680, 209;
v0x11f056680_210 .array/port v0x11f056680, 210;
E_0x11f056640/52 .event anyedge, v0x11f056680_207, v0x11f056680_208, v0x11f056680_209, v0x11f056680_210;
v0x11f056680_211 .array/port v0x11f056680, 211;
v0x11f056680_212 .array/port v0x11f056680, 212;
v0x11f056680_213 .array/port v0x11f056680, 213;
v0x11f056680_214 .array/port v0x11f056680, 214;
E_0x11f056640/53 .event anyedge, v0x11f056680_211, v0x11f056680_212, v0x11f056680_213, v0x11f056680_214;
v0x11f056680_215 .array/port v0x11f056680, 215;
v0x11f056680_216 .array/port v0x11f056680, 216;
v0x11f056680_217 .array/port v0x11f056680, 217;
v0x11f056680_218 .array/port v0x11f056680, 218;
E_0x11f056640/54 .event anyedge, v0x11f056680_215, v0x11f056680_216, v0x11f056680_217, v0x11f056680_218;
v0x11f056680_219 .array/port v0x11f056680, 219;
v0x11f056680_220 .array/port v0x11f056680, 220;
v0x11f056680_221 .array/port v0x11f056680, 221;
v0x11f056680_222 .array/port v0x11f056680, 222;
E_0x11f056640/55 .event anyedge, v0x11f056680_219, v0x11f056680_220, v0x11f056680_221, v0x11f056680_222;
v0x11f056680_223 .array/port v0x11f056680, 223;
v0x11f056680_224 .array/port v0x11f056680, 224;
v0x11f056680_225 .array/port v0x11f056680, 225;
v0x11f056680_226 .array/port v0x11f056680, 226;
E_0x11f056640/56 .event anyedge, v0x11f056680_223, v0x11f056680_224, v0x11f056680_225, v0x11f056680_226;
v0x11f056680_227 .array/port v0x11f056680, 227;
v0x11f056680_228 .array/port v0x11f056680, 228;
v0x11f056680_229 .array/port v0x11f056680, 229;
v0x11f056680_230 .array/port v0x11f056680, 230;
E_0x11f056640/57 .event anyedge, v0x11f056680_227, v0x11f056680_228, v0x11f056680_229, v0x11f056680_230;
v0x11f056680_231 .array/port v0x11f056680, 231;
v0x11f056680_232 .array/port v0x11f056680, 232;
v0x11f056680_233 .array/port v0x11f056680, 233;
v0x11f056680_234 .array/port v0x11f056680, 234;
E_0x11f056640/58 .event anyedge, v0x11f056680_231, v0x11f056680_232, v0x11f056680_233, v0x11f056680_234;
v0x11f056680_235 .array/port v0x11f056680, 235;
v0x11f056680_236 .array/port v0x11f056680, 236;
v0x11f056680_237 .array/port v0x11f056680, 237;
v0x11f056680_238 .array/port v0x11f056680, 238;
E_0x11f056640/59 .event anyedge, v0x11f056680_235, v0x11f056680_236, v0x11f056680_237, v0x11f056680_238;
v0x11f056680_239 .array/port v0x11f056680, 239;
v0x11f056680_240 .array/port v0x11f056680, 240;
v0x11f056680_241 .array/port v0x11f056680, 241;
v0x11f056680_242 .array/port v0x11f056680, 242;
E_0x11f056640/60 .event anyedge, v0x11f056680_239, v0x11f056680_240, v0x11f056680_241, v0x11f056680_242;
v0x11f056680_243 .array/port v0x11f056680, 243;
v0x11f056680_244 .array/port v0x11f056680, 244;
v0x11f056680_245 .array/port v0x11f056680, 245;
v0x11f056680_246 .array/port v0x11f056680, 246;
E_0x11f056640/61 .event anyedge, v0x11f056680_243, v0x11f056680_244, v0x11f056680_245, v0x11f056680_246;
v0x11f056680_247 .array/port v0x11f056680, 247;
v0x11f056680_248 .array/port v0x11f056680, 248;
v0x11f056680_249 .array/port v0x11f056680, 249;
v0x11f056680_250 .array/port v0x11f056680, 250;
E_0x11f056640/62 .event anyedge, v0x11f056680_247, v0x11f056680_248, v0x11f056680_249, v0x11f056680_250;
v0x11f056680_251 .array/port v0x11f056680, 251;
v0x11f056680_252 .array/port v0x11f056680, 252;
v0x11f056680_253 .array/port v0x11f056680, 253;
v0x11f056680_254 .array/port v0x11f056680, 254;
E_0x11f056640/63 .event anyedge, v0x11f056680_251, v0x11f056680_252, v0x11f056680_253, v0x11f056680_254;
v0x11f056680_255 .array/port v0x11f056680, 255;
E_0x11f056640/64 .event anyedge, v0x11f056680_255, v0x11f057aa0_0, v0x11f0576f0_0;
E_0x11f056640 .event/or E_0x11f056640/0, E_0x11f056640/1, E_0x11f056640/2, E_0x11f056640/3, E_0x11f056640/4, E_0x11f056640/5, E_0x11f056640/6, E_0x11f056640/7, E_0x11f056640/8, E_0x11f056640/9, E_0x11f056640/10, E_0x11f056640/11, E_0x11f056640/12, E_0x11f056640/13, E_0x11f056640/14, E_0x11f056640/15, E_0x11f056640/16, E_0x11f056640/17, E_0x11f056640/18, E_0x11f056640/19, E_0x11f056640/20, E_0x11f056640/21, E_0x11f056640/22, E_0x11f056640/23, E_0x11f056640/24, E_0x11f056640/25, E_0x11f056640/26, E_0x11f056640/27, E_0x11f056640/28, E_0x11f056640/29, E_0x11f056640/30, E_0x11f056640/31, E_0x11f056640/32, E_0x11f056640/33, E_0x11f056640/34, E_0x11f056640/35, E_0x11f056640/36, E_0x11f056640/37, E_0x11f056640/38, E_0x11f056640/39, E_0x11f056640/40, E_0x11f056640/41, E_0x11f056640/42, E_0x11f056640/43, E_0x11f056640/44, E_0x11f056640/45, E_0x11f056640/46, E_0x11f056640/47, E_0x11f056640/48, E_0x11f056640/49, E_0x11f056640/50, E_0x11f056640/51, E_0x11f056640/52, E_0x11f056640/53, E_0x11f056640/54, E_0x11f056640/55, E_0x11f056640/56, E_0x11f056640/57, E_0x11f056640/58, E_0x11f056640/59, E_0x11f056640/60, E_0x11f056640/61, E_0x11f056640/62, E_0x11f056640/63, E_0x11f056640/64;
S_0x11f029730 .scope module, "Register_file_tb" "Register_file_tb" 8 3;
 .timescale -9 -12;
v0x11f058d00_0 .var "clk", 0 0;
v0x11f058d90_0 .var "read_adr1", 1 0;
v0x11f058e20_0 .var "read_adr2", 1 0;
v0x11f058ed0_0 .net "read_data1", 15 0, v0x11f0585d0_0;  1 drivers
v0x11f058f80_0 .net "read_data2", 15 0, v0x11f058680_0;  1 drivers
v0x11f059050_0 .var "read_en", 0 0;
v0x11f059100_0 .var "reset", 0 0;
v0x11f0591b0_0 .var "write_adr", 1 0;
v0x11f059260_0 .var "write_data", 15 0;
v0x11f059390_0 .var "write_en", 0 0;
S_0x11f058010 .scope module, "uut" "Register_file" 8 17, 9 1 0, S_0x11f029730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 2 "write_adr";
    .port_info 5 /INPUT 2 "read_adr1";
    .port_info 6 /INPUT 2 "read_adr2";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /OUTPUT 16 "read_data1";
    .port_info 9 /OUTPUT 16 "read_data2";
v0x11f0583d0_0 .net "clk", 0 0, v0x11f058d00_0;  1 drivers
v0x11f058460_0 .net "read_adr1", 1 0, v0x11f058d90_0;  1 drivers
v0x11f058510_0 .net "read_adr2", 1 0, v0x11f058e20_0;  1 drivers
v0x11f0585d0_0 .var "read_data1", 15 0;
v0x11f058680_0 .var "read_data2", 15 0;
v0x11f058770_0 .net "read_en", 0 0, v0x11f059050_0;  1 drivers
v0x11f058810 .array "reg_file", 3 0, 15 0;
v0x11f0588f0_0 .net "reset", 0 0, v0x11f059100_0;  1 drivers
v0x11f058990_0 .net "write_adr", 1 0, v0x11f0591b0_0;  1 drivers
v0x11f058ac0_0 .net "write_data", 15 0, v0x11f059260_0;  1 drivers
v0x11f058b70_0 .net "write_en", 0 0, v0x11f059390_0;  1 drivers
v0x11f058810_0 .array/port v0x11f058810, 0;
v0x11f058810_1 .array/port v0x11f058810, 1;
E_0x11f058310/0 .event anyedge, v0x11f058770_0, v0x11f058460_0, v0x11f058810_0, v0x11f058810_1;
v0x11f058810_2 .array/port v0x11f058810, 2;
v0x11f058810_3 .array/port v0x11f058810, 3;
E_0x11f058310/1 .event anyedge, v0x11f058810_2, v0x11f058810_3, v0x11f058510_0;
E_0x11f058310 .event/or E_0x11f058310/0, E_0x11f058310/1;
E_0x11f058390 .event posedge, v0x11f0583d0_0;
S_0x11f025120 .scope module, "control_unit_tb" "control_unit_tb" 10 3;
 .timescale -9 -12;
v0x11f05a150_0 .net "RAM_adr", 7 0, v0x11f059750_0;  1 drivers
v0x11f05a1e0_0 .net "RAM_read", 0 0, v0x11f0597e0_0;  1 drivers
v0x11f05a270_0 .net "Reg_read", 0 0, v0x11f059870_0;  1 drivers
v0x11f05a320_0 .net "Reg_write", 0 0, v0x11f059920_0;  1 drivers
v0x11f05a3d0_0 .net "alu_code", 3 0, v0x11f059aa0_0;  1 drivers
v0x11f05a4a0_0 .var "instruction", 15 0;
v0x11f05a550_0 .net "pc_jump", 0 0, v0x11f059cb0_0;  1 drivers
v0x11f05a600_0 .net "reg1", 1 0, v0x11f059dc0_0;  1 drivers
v0x11f05a6b0_0 .net "reg2", 1 0, v0x11f059e60_0;  1 drivers
S_0x11f059420 .scope module, "uut" "Control_unit" 10 15, 11 1 0, S_0x11f025120;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "alu_code";
    .port_info 2 /OUTPUT 1 "RAM_read";
    .port_info 3 /OUTPUT 1 "Reg_read";
    .port_info 4 /OUTPUT 1 "Reg_write";
    .port_info 5 /OUTPUT 1 "pc_jump";
    .port_info 6 /OUTPUT 2 "reg1";
    .port_info 7 /OUTPUT 2 "reg2";
    .port_info 8 /OUTPUT 8 "RAM_adr";
v0x11f059750_0 .var "RAM_adr", 7 0;
v0x11f0597e0_0 .var "RAM_read", 0 0;
v0x11f059870_0 .var "Reg_read", 0 0;
v0x11f059920_0 .var "Reg_write", 0 0;
v0x11f0599b0_0 .net "adr", 7 0, L_0x11f060140;  1 drivers
v0x11f059aa0_0 .var "alu_code", 3 0;
v0x11f059b50_0 .net "instruction", 15 0, v0x11f05a4a0_0;  1 drivers
v0x11f059c00_0 .net "opcode", 3 0, L_0x11f05fea0;  1 drivers
v0x11f059cb0_0 .var "pc_jump", 0 0;
v0x11f059dc0_0 .var "reg1", 1 0;
v0x11f059e60_0 .var "reg2", 1 0;
v0x11f059f10_0 .net "rs1", 1 0, L_0x11f05ff40;  1 drivers
v0x11f059fc0_0 .net "rs2", 1 0, L_0x11f05ffe0;  1 drivers
E_0x11f059710 .event anyedge, v0x11f059c00_0, v0x11f059f10_0, v0x11f059fc0_0, v0x11f0599b0_0;
L_0x11f05fea0 .part v0x11f05a4a0_0, 12, 4;
L_0x11f05ff40 .part v0x11f05a4a0_0, 10, 2;
L_0x11f05ffe0 .part v0x11f05a4a0_0, 8, 2;
L_0x11f060140 .part v0x11f05a4a0_0, 0, 8;
S_0x11f025290 .scope module, "cpu_tb" "cpu_tb" 12 3;
 .timescale -9 -12;
v0x11f05fd00_0 .var "clk", 0 0;
v0x11f05fe10_0 .var "reset", 0 0;
E_0x11f05a460 .event anyedge, v0x11f05ba40_0;
S_0x11f05a7e0 .scope module, "uut" "cpu" 12 7, 13 1 0, S_0x11f025290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x11f060420 .functor OR 1, L_0x11f0601e0, L_0x11f0602e0, C4<0>, C4<0>;
v0x11f05ebd0_0 .net "RAM_adress", 7 0, v0x11f05ad20_0;  1 drivers
v0x11f05ed00_0 .net "RAM_output", 15 0, v0x11f05e8a0_0;  1 drivers
v0x11f05ed90_0 .net "RAM_read", 0 0, v0x11f05add0_0;  1 drivers
L_0x110068010 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x11f05ee60_0 .net/2u *"_ivl_0", 3 0, L_0x110068010;  1 drivers
v0x11f05eef0_0 .net *"_ivl_2", 0 0, L_0x11f0601e0;  1 drivers
L_0x110068058 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x11f05efc0_0 .net/2u *"_ivl_4", 3 0, L_0x110068058;  1 drivers
v0x11f05f050_0 .net *"_ivl_6", 0 0, L_0x11f0602e0;  1 drivers
v0x11f05f0e0_0 .net *"_ivl_9", 0 0, L_0x11f060420;  1 drivers
v0x11f05f180_0 .net "alu_code", 3 0, v0x11f05b0b0_0;  1 drivers
v0x11f05f290_0 .net "alu_result", 15 0, v0x11f05cf80_0;  1 drivers
v0x11f05f320_0 .net "clk", 0 0, v0x11f05fd00_0;  1 drivers
v0x11f05f3b0_0 .net "current_instruction", 15 0, v0x11f05ea10_0;  1 drivers
v0x11f05f480_0 .net "pc_address", 7 0, v0x11f05ba40_0;  1 drivers
v0x11f05f560_0 .net "pc_branch", 0 0, v0x11f05d100_0;  1 drivers
v0x11f05f630_0 .net "pc_jump", 0 0, v0x11f05b2c0_0;  1 drivers
v0x11f05f700_0 .net "reg_1_adr", 1 0, v0x11f05b3d0_0;  1 drivers
v0x11f05f790_0 .net "reg_1_data", 15 0, v0x11f05c610_0;  1 drivers
v0x11f05f920_0 .net "reg_2_adr", 1 0, v0x11f05b470_0;  1 drivers
v0x11f05f9b0_0 .net "reg_2_data", 15 0, v0x11f05c6a0_0;  1 drivers
v0x11f05fa40_0 .net "reg_read", 0 0, v0x11f05ae70_0;  1 drivers
v0x11f05fb10_0 .net "reg_write", 0 0, v0x11f05af20_0;  1 drivers
v0x11f05fbe0_0 .net "reset", 0 0, v0x11f05fe10_0;  1 drivers
v0x11f05fc70_0 .net "write_data", 15 0, L_0x11f060530;  1 drivers
L_0x11f0601e0 .cmp/eq 4, v0x11f05b0b0_0, L_0x110068010;
L_0x11f0602e0 .cmp/eq 4, v0x11f05b0b0_0, L_0x110068058;
L_0x11f060530 .functor MUXZ 16, v0x11f05e8a0_0, v0x11f05cf80_0, L_0x11f060420, C4<>;
S_0x11f05a9d0 .scope module, "CU" "Control_unit" 13 55, 11 1 0, S_0x11f05a7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "alu_code";
    .port_info 2 /OUTPUT 1 "RAM_read";
    .port_info 3 /OUTPUT 1 "Reg_read";
    .port_info 4 /OUTPUT 1 "Reg_write";
    .port_info 5 /OUTPUT 1 "pc_jump";
    .port_info 6 /OUTPUT 2 "reg1";
    .port_info 7 /OUTPUT 2 "reg2";
    .port_info 8 /OUTPUT 8 "RAM_adr";
v0x11f05ad20_0 .var "RAM_adr", 7 0;
v0x11f05add0_0 .var "RAM_read", 0 0;
v0x11f05ae70_0 .var "Reg_read", 0 0;
v0x11f05af20_0 .var "Reg_write", 0 0;
v0x11f05afc0_0 .net "adr", 7 0, L_0x11f060930;  1 drivers
v0x11f05b0b0_0 .var "alu_code", 3 0;
v0x11f05b160_0 .net "instruction", 15 0, v0x11f05ea10_0;  alias, 1 drivers
v0x11f05b210_0 .net "opcode", 3 0, L_0x11f0606d0;  1 drivers
v0x11f05b2c0_0 .var "pc_jump", 0 0;
v0x11f05b3d0_0 .var "reg1", 1 0;
v0x11f05b470_0 .var "reg2", 1 0;
v0x11f05b520_0 .net "rs1", 1 0, L_0x11f060770;  1 drivers
v0x11f05b5d0_0 .net "rs2", 1 0, L_0x11f060890;  1 drivers
E_0x11f05acc0 .event anyedge, v0x11f05b210_0, v0x11f05b520_0, v0x11f05b5d0_0, v0x11f05afc0_0;
L_0x11f0606d0 .part v0x11f05ea10_0, 12, 4;
L_0x11f060770 .part v0x11f05ea10_0, 10, 2;
L_0x11f060890 .part v0x11f05ea10_0, 8, 2;
L_0x11f060930 .part v0x11f05ea10_0, 0, 8;
S_0x11f05b760 .scope module, "PC" "Program_counter" 13 17, 5 1 0, S_0x11f05a7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 8 "jump_adr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 8 "branch_adr";
    .port_info 6 /OUTPUT 8 "address";
v0x11f05ba40_0 .var "address", 7 0;
v0x11f05baf0_0 .net "branch", 0 0, v0x11f05d100_0;  alias, 1 drivers
v0x11f05bb90_0 .net "branch_adr", 7 0, v0x11f05ad20_0;  alias, 1 drivers
v0x11f05bc60_0 .net "clk", 0 0, v0x11f05fd00_0;  alias, 1 drivers
v0x11f05bcf0_0 .net "jump", 0 0, v0x11f05b2c0_0;  alias, 1 drivers
v0x11f05bdc0_0 .net "jump_adr", 7 0, v0x11f05ad20_0;  alias, 1 drivers
v0x11f05be90_0 .var "program", 7 0;
v0x11f05bf40_0 .net "reset", 0 0, v0x11f05fe10_0;  alias, 1 drivers
E_0x11f05b9c0 .event anyedge, v0x11f05be90_0;
E_0x11f05ba00 .event posedge, v0x11f05bc60_0;
S_0x11f05c090 .scope module, "RF" "Register_file" 13 42, 9 1 0, S_0x11f05a7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 2 "write_adr";
    .port_info 5 /INPUT 2 "read_adr1";
    .port_info 6 /INPUT 2 "read_adr2";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /OUTPUT 16 "read_data1";
    .port_info 9 /OUTPUT 16 "read_data2";
v0x11f05c3d0_0 .net "clk", 0 0, v0x11f05fd00_0;  alias, 1 drivers
v0x11f05c490_0 .net "read_adr1", 1 0, v0x11f05b3d0_0;  alias, 1 drivers
v0x11f05c540_0 .net "read_adr2", 1 0, v0x11f05b470_0;  alias, 1 drivers
v0x11f05c610_0 .var "read_data1", 15 0;
v0x11f05c6a0_0 .var "read_data2", 15 0;
v0x11f05c790_0 .net "read_en", 0 0, v0x11f05ae70_0;  alias, 1 drivers
v0x11f05c820 .array "reg_file", 3 0, 15 0;
v0x11f05c910_0 .net "reset", 0 0, v0x11f05fe10_0;  alias, 1 drivers
v0x11f05c9c0_0 .net "write_adr", 1 0, v0x11f05b3d0_0;  alias, 1 drivers
v0x11f05cad0_0 .net "write_data", 15 0, L_0x11f060530;  alias, 1 drivers
v0x11f05cb80_0 .net "write_en", 0 0, v0x11f05af20_0;  alias, 1 drivers
v0x11f05c820_0 .array/port v0x11f05c820, 0;
v0x11f05c820_1 .array/port v0x11f05c820, 1;
E_0x11f05b8d0/0 .event anyedge, v0x11f05ae70_0, v0x11f05b3d0_0, v0x11f05c820_0, v0x11f05c820_1;
v0x11f05c820_2 .array/port v0x11f05c820, 2;
v0x11f05c820_3 .array/port v0x11f05c820, 3;
E_0x11f05b8d0/1 .event anyedge, v0x11f05c820_2, v0x11f05c820_3, v0x11f05b470_0;
E_0x11f05b8d0 .event/or E_0x11f05b8d0/0, E_0x11f05b8d0/1;
S_0x11f05ccf0 .scope module, "alu" "ALU" 13 67, 3 1 0, S_0x11f05a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_code";
    .port_info 1 /INPUT 16 "reg_data1";
    .port_info 2 /INPUT 16 "reg_data2";
    .port_info 3 /OUTPUT 16 "accum";
    .port_info 4 /OUTPUT 1 "pc_branch";
v0x11f05cf80_0 .var "accum", 15 0;
v0x11f05d040_0 .net "alu_code", 3 0, v0x11f05b0b0_0;  alias, 1 drivers
v0x11f05d100_0 .var "pc_branch", 0 0;
v0x11f05d1d0_0 .net "reg_data1", 15 0, v0x11f05c610_0;  alias, 1 drivers
v0x11f05d280_0 .net "reg_data2", 15 0, v0x11f05c6a0_0;  alias, 1 drivers
E_0x11f05cf10 .event anyedge, v0x11f05b0b0_0, v0x11f05c610_0, v0x11f05c6a0_0;
S_0x11f05d3a0 .scope module, "ram" "RAM" 13 30, 7 1 0, S_0x11f05a7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 8 "adr";
    .port_info 3 /INPUT 8 "pc_adr";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /OUTPUT 16 "pc_out";
v0x11f05d680 .array "RAM", 255 0, 15 0;
v0x11f05e730_0 .net "adr", 7 0, v0x11f05ad20_0;  alias, 1 drivers
v0x11f05e7d0_0 .net "clk", 0 0, v0x11f05fd00_0;  alias, 1 drivers
v0x11f05e8a0_0 .var "out", 15 0;
v0x11f05e940_0 .net "pc_adr", 7 0, v0x11f05ba40_0;  alias, 1 drivers
v0x11f05ea10_0 .var "pc_out", 15 0;
v0x11f05eac0_0 .net "read", 0 0, v0x11f05add0_0;  alias, 1 drivers
v0x11f05d680_0 .array/port v0x11f05d680, 0;
v0x11f05d680_1 .array/port v0x11f05d680, 1;
v0x11f05d680_2 .array/port v0x11f05d680, 2;
E_0x11f05d630/0 .event anyedge, v0x11f05ba40_0, v0x11f05d680_0, v0x11f05d680_1, v0x11f05d680_2;
v0x11f05d680_3 .array/port v0x11f05d680, 3;
v0x11f05d680_4 .array/port v0x11f05d680, 4;
v0x11f05d680_5 .array/port v0x11f05d680, 5;
v0x11f05d680_6 .array/port v0x11f05d680, 6;
E_0x11f05d630/1 .event anyedge, v0x11f05d680_3, v0x11f05d680_4, v0x11f05d680_5, v0x11f05d680_6;
v0x11f05d680_7 .array/port v0x11f05d680, 7;
v0x11f05d680_8 .array/port v0x11f05d680, 8;
v0x11f05d680_9 .array/port v0x11f05d680, 9;
v0x11f05d680_10 .array/port v0x11f05d680, 10;
E_0x11f05d630/2 .event anyedge, v0x11f05d680_7, v0x11f05d680_8, v0x11f05d680_9, v0x11f05d680_10;
v0x11f05d680_11 .array/port v0x11f05d680, 11;
v0x11f05d680_12 .array/port v0x11f05d680, 12;
v0x11f05d680_13 .array/port v0x11f05d680, 13;
v0x11f05d680_14 .array/port v0x11f05d680, 14;
E_0x11f05d630/3 .event anyedge, v0x11f05d680_11, v0x11f05d680_12, v0x11f05d680_13, v0x11f05d680_14;
v0x11f05d680_15 .array/port v0x11f05d680, 15;
v0x11f05d680_16 .array/port v0x11f05d680, 16;
v0x11f05d680_17 .array/port v0x11f05d680, 17;
v0x11f05d680_18 .array/port v0x11f05d680, 18;
E_0x11f05d630/4 .event anyedge, v0x11f05d680_15, v0x11f05d680_16, v0x11f05d680_17, v0x11f05d680_18;
v0x11f05d680_19 .array/port v0x11f05d680, 19;
v0x11f05d680_20 .array/port v0x11f05d680, 20;
v0x11f05d680_21 .array/port v0x11f05d680, 21;
v0x11f05d680_22 .array/port v0x11f05d680, 22;
E_0x11f05d630/5 .event anyedge, v0x11f05d680_19, v0x11f05d680_20, v0x11f05d680_21, v0x11f05d680_22;
v0x11f05d680_23 .array/port v0x11f05d680, 23;
v0x11f05d680_24 .array/port v0x11f05d680, 24;
v0x11f05d680_25 .array/port v0x11f05d680, 25;
v0x11f05d680_26 .array/port v0x11f05d680, 26;
E_0x11f05d630/6 .event anyedge, v0x11f05d680_23, v0x11f05d680_24, v0x11f05d680_25, v0x11f05d680_26;
v0x11f05d680_27 .array/port v0x11f05d680, 27;
v0x11f05d680_28 .array/port v0x11f05d680, 28;
v0x11f05d680_29 .array/port v0x11f05d680, 29;
v0x11f05d680_30 .array/port v0x11f05d680, 30;
E_0x11f05d630/7 .event anyedge, v0x11f05d680_27, v0x11f05d680_28, v0x11f05d680_29, v0x11f05d680_30;
v0x11f05d680_31 .array/port v0x11f05d680, 31;
v0x11f05d680_32 .array/port v0x11f05d680, 32;
v0x11f05d680_33 .array/port v0x11f05d680, 33;
v0x11f05d680_34 .array/port v0x11f05d680, 34;
E_0x11f05d630/8 .event anyedge, v0x11f05d680_31, v0x11f05d680_32, v0x11f05d680_33, v0x11f05d680_34;
v0x11f05d680_35 .array/port v0x11f05d680, 35;
v0x11f05d680_36 .array/port v0x11f05d680, 36;
v0x11f05d680_37 .array/port v0x11f05d680, 37;
v0x11f05d680_38 .array/port v0x11f05d680, 38;
E_0x11f05d630/9 .event anyedge, v0x11f05d680_35, v0x11f05d680_36, v0x11f05d680_37, v0x11f05d680_38;
v0x11f05d680_39 .array/port v0x11f05d680, 39;
v0x11f05d680_40 .array/port v0x11f05d680, 40;
v0x11f05d680_41 .array/port v0x11f05d680, 41;
v0x11f05d680_42 .array/port v0x11f05d680, 42;
E_0x11f05d630/10 .event anyedge, v0x11f05d680_39, v0x11f05d680_40, v0x11f05d680_41, v0x11f05d680_42;
v0x11f05d680_43 .array/port v0x11f05d680, 43;
v0x11f05d680_44 .array/port v0x11f05d680, 44;
v0x11f05d680_45 .array/port v0x11f05d680, 45;
v0x11f05d680_46 .array/port v0x11f05d680, 46;
E_0x11f05d630/11 .event anyedge, v0x11f05d680_43, v0x11f05d680_44, v0x11f05d680_45, v0x11f05d680_46;
v0x11f05d680_47 .array/port v0x11f05d680, 47;
v0x11f05d680_48 .array/port v0x11f05d680, 48;
v0x11f05d680_49 .array/port v0x11f05d680, 49;
v0x11f05d680_50 .array/port v0x11f05d680, 50;
E_0x11f05d630/12 .event anyedge, v0x11f05d680_47, v0x11f05d680_48, v0x11f05d680_49, v0x11f05d680_50;
v0x11f05d680_51 .array/port v0x11f05d680, 51;
v0x11f05d680_52 .array/port v0x11f05d680, 52;
v0x11f05d680_53 .array/port v0x11f05d680, 53;
v0x11f05d680_54 .array/port v0x11f05d680, 54;
E_0x11f05d630/13 .event anyedge, v0x11f05d680_51, v0x11f05d680_52, v0x11f05d680_53, v0x11f05d680_54;
v0x11f05d680_55 .array/port v0x11f05d680, 55;
v0x11f05d680_56 .array/port v0x11f05d680, 56;
v0x11f05d680_57 .array/port v0x11f05d680, 57;
v0x11f05d680_58 .array/port v0x11f05d680, 58;
E_0x11f05d630/14 .event anyedge, v0x11f05d680_55, v0x11f05d680_56, v0x11f05d680_57, v0x11f05d680_58;
v0x11f05d680_59 .array/port v0x11f05d680, 59;
v0x11f05d680_60 .array/port v0x11f05d680, 60;
v0x11f05d680_61 .array/port v0x11f05d680, 61;
v0x11f05d680_62 .array/port v0x11f05d680, 62;
E_0x11f05d630/15 .event anyedge, v0x11f05d680_59, v0x11f05d680_60, v0x11f05d680_61, v0x11f05d680_62;
v0x11f05d680_63 .array/port v0x11f05d680, 63;
v0x11f05d680_64 .array/port v0x11f05d680, 64;
v0x11f05d680_65 .array/port v0x11f05d680, 65;
v0x11f05d680_66 .array/port v0x11f05d680, 66;
E_0x11f05d630/16 .event anyedge, v0x11f05d680_63, v0x11f05d680_64, v0x11f05d680_65, v0x11f05d680_66;
v0x11f05d680_67 .array/port v0x11f05d680, 67;
v0x11f05d680_68 .array/port v0x11f05d680, 68;
v0x11f05d680_69 .array/port v0x11f05d680, 69;
v0x11f05d680_70 .array/port v0x11f05d680, 70;
E_0x11f05d630/17 .event anyedge, v0x11f05d680_67, v0x11f05d680_68, v0x11f05d680_69, v0x11f05d680_70;
v0x11f05d680_71 .array/port v0x11f05d680, 71;
v0x11f05d680_72 .array/port v0x11f05d680, 72;
v0x11f05d680_73 .array/port v0x11f05d680, 73;
v0x11f05d680_74 .array/port v0x11f05d680, 74;
E_0x11f05d630/18 .event anyedge, v0x11f05d680_71, v0x11f05d680_72, v0x11f05d680_73, v0x11f05d680_74;
v0x11f05d680_75 .array/port v0x11f05d680, 75;
v0x11f05d680_76 .array/port v0x11f05d680, 76;
v0x11f05d680_77 .array/port v0x11f05d680, 77;
v0x11f05d680_78 .array/port v0x11f05d680, 78;
E_0x11f05d630/19 .event anyedge, v0x11f05d680_75, v0x11f05d680_76, v0x11f05d680_77, v0x11f05d680_78;
v0x11f05d680_79 .array/port v0x11f05d680, 79;
v0x11f05d680_80 .array/port v0x11f05d680, 80;
v0x11f05d680_81 .array/port v0x11f05d680, 81;
v0x11f05d680_82 .array/port v0x11f05d680, 82;
E_0x11f05d630/20 .event anyedge, v0x11f05d680_79, v0x11f05d680_80, v0x11f05d680_81, v0x11f05d680_82;
v0x11f05d680_83 .array/port v0x11f05d680, 83;
v0x11f05d680_84 .array/port v0x11f05d680, 84;
v0x11f05d680_85 .array/port v0x11f05d680, 85;
v0x11f05d680_86 .array/port v0x11f05d680, 86;
E_0x11f05d630/21 .event anyedge, v0x11f05d680_83, v0x11f05d680_84, v0x11f05d680_85, v0x11f05d680_86;
v0x11f05d680_87 .array/port v0x11f05d680, 87;
v0x11f05d680_88 .array/port v0x11f05d680, 88;
v0x11f05d680_89 .array/port v0x11f05d680, 89;
v0x11f05d680_90 .array/port v0x11f05d680, 90;
E_0x11f05d630/22 .event anyedge, v0x11f05d680_87, v0x11f05d680_88, v0x11f05d680_89, v0x11f05d680_90;
v0x11f05d680_91 .array/port v0x11f05d680, 91;
v0x11f05d680_92 .array/port v0x11f05d680, 92;
v0x11f05d680_93 .array/port v0x11f05d680, 93;
v0x11f05d680_94 .array/port v0x11f05d680, 94;
E_0x11f05d630/23 .event anyedge, v0x11f05d680_91, v0x11f05d680_92, v0x11f05d680_93, v0x11f05d680_94;
v0x11f05d680_95 .array/port v0x11f05d680, 95;
v0x11f05d680_96 .array/port v0x11f05d680, 96;
v0x11f05d680_97 .array/port v0x11f05d680, 97;
v0x11f05d680_98 .array/port v0x11f05d680, 98;
E_0x11f05d630/24 .event anyedge, v0x11f05d680_95, v0x11f05d680_96, v0x11f05d680_97, v0x11f05d680_98;
v0x11f05d680_99 .array/port v0x11f05d680, 99;
v0x11f05d680_100 .array/port v0x11f05d680, 100;
v0x11f05d680_101 .array/port v0x11f05d680, 101;
v0x11f05d680_102 .array/port v0x11f05d680, 102;
E_0x11f05d630/25 .event anyedge, v0x11f05d680_99, v0x11f05d680_100, v0x11f05d680_101, v0x11f05d680_102;
v0x11f05d680_103 .array/port v0x11f05d680, 103;
v0x11f05d680_104 .array/port v0x11f05d680, 104;
v0x11f05d680_105 .array/port v0x11f05d680, 105;
v0x11f05d680_106 .array/port v0x11f05d680, 106;
E_0x11f05d630/26 .event anyedge, v0x11f05d680_103, v0x11f05d680_104, v0x11f05d680_105, v0x11f05d680_106;
v0x11f05d680_107 .array/port v0x11f05d680, 107;
v0x11f05d680_108 .array/port v0x11f05d680, 108;
v0x11f05d680_109 .array/port v0x11f05d680, 109;
v0x11f05d680_110 .array/port v0x11f05d680, 110;
E_0x11f05d630/27 .event anyedge, v0x11f05d680_107, v0x11f05d680_108, v0x11f05d680_109, v0x11f05d680_110;
v0x11f05d680_111 .array/port v0x11f05d680, 111;
v0x11f05d680_112 .array/port v0x11f05d680, 112;
v0x11f05d680_113 .array/port v0x11f05d680, 113;
v0x11f05d680_114 .array/port v0x11f05d680, 114;
E_0x11f05d630/28 .event anyedge, v0x11f05d680_111, v0x11f05d680_112, v0x11f05d680_113, v0x11f05d680_114;
v0x11f05d680_115 .array/port v0x11f05d680, 115;
v0x11f05d680_116 .array/port v0x11f05d680, 116;
v0x11f05d680_117 .array/port v0x11f05d680, 117;
v0x11f05d680_118 .array/port v0x11f05d680, 118;
E_0x11f05d630/29 .event anyedge, v0x11f05d680_115, v0x11f05d680_116, v0x11f05d680_117, v0x11f05d680_118;
v0x11f05d680_119 .array/port v0x11f05d680, 119;
v0x11f05d680_120 .array/port v0x11f05d680, 120;
v0x11f05d680_121 .array/port v0x11f05d680, 121;
v0x11f05d680_122 .array/port v0x11f05d680, 122;
E_0x11f05d630/30 .event anyedge, v0x11f05d680_119, v0x11f05d680_120, v0x11f05d680_121, v0x11f05d680_122;
v0x11f05d680_123 .array/port v0x11f05d680, 123;
v0x11f05d680_124 .array/port v0x11f05d680, 124;
v0x11f05d680_125 .array/port v0x11f05d680, 125;
v0x11f05d680_126 .array/port v0x11f05d680, 126;
E_0x11f05d630/31 .event anyedge, v0x11f05d680_123, v0x11f05d680_124, v0x11f05d680_125, v0x11f05d680_126;
v0x11f05d680_127 .array/port v0x11f05d680, 127;
v0x11f05d680_128 .array/port v0x11f05d680, 128;
v0x11f05d680_129 .array/port v0x11f05d680, 129;
v0x11f05d680_130 .array/port v0x11f05d680, 130;
E_0x11f05d630/32 .event anyedge, v0x11f05d680_127, v0x11f05d680_128, v0x11f05d680_129, v0x11f05d680_130;
v0x11f05d680_131 .array/port v0x11f05d680, 131;
v0x11f05d680_132 .array/port v0x11f05d680, 132;
v0x11f05d680_133 .array/port v0x11f05d680, 133;
v0x11f05d680_134 .array/port v0x11f05d680, 134;
E_0x11f05d630/33 .event anyedge, v0x11f05d680_131, v0x11f05d680_132, v0x11f05d680_133, v0x11f05d680_134;
v0x11f05d680_135 .array/port v0x11f05d680, 135;
v0x11f05d680_136 .array/port v0x11f05d680, 136;
v0x11f05d680_137 .array/port v0x11f05d680, 137;
v0x11f05d680_138 .array/port v0x11f05d680, 138;
E_0x11f05d630/34 .event anyedge, v0x11f05d680_135, v0x11f05d680_136, v0x11f05d680_137, v0x11f05d680_138;
v0x11f05d680_139 .array/port v0x11f05d680, 139;
v0x11f05d680_140 .array/port v0x11f05d680, 140;
v0x11f05d680_141 .array/port v0x11f05d680, 141;
v0x11f05d680_142 .array/port v0x11f05d680, 142;
E_0x11f05d630/35 .event anyedge, v0x11f05d680_139, v0x11f05d680_140, v0x11f05d680_141, v0x11f05d680_142;
v0x11f05d680_143 .array/port v0x11f05d680, 143;
v0x11f05d680_144 .array/port v0x11f05d680, 144;
v0x11f05d680_145 .array/port v0x11f05d680, 145;
v0x11f05d680_146 .array/port v0x11f05d680, 146;
E_0x11f05d630/36 .event anyedge, v0x11f05d680_143, v0x11f05d680_144, v0x11f05d680_145, v0x11f05d680_146;
v0x11f05d680_147 .array/port v0x11f05d680, 147;
v0x11f05d680_148 .array/port v0x11f05d680, 148;
v0x11f05d680_149 .array/port v0x11f05d680, 149;
v0x11f05d680_150 .array/port v0x11f05d680, 150;
E_0x11f05d630/37 .event anyedge, v0x11f05d680_147, v0x11f05d680_148, v0x11f05d680_149, v0x11f05d680_150;
v0x11f05d680_151 .array/port v0x11f05d680, 151;
v0x11f05d680_152 .array/port v0x11f05d680, 152;
v0x11f05d680_153 .array/port v0x11f05d680, 153;
v0x11f05d680_154 .array/port v0x11f05d680, 154;
E_0x11f05d630/38 .event anyedge, v0x11f05d680_151, v0x11f05d680_152, v0x11f05d680_153, v0x11f05d680_154;
v0x11f05d680_155 .array/port v0x11f05d680, 155;
v0x11f05d680_156 .array/port v0x11f05d680, 156;
v0x11f05d680_157 .array/port v0x11f05d680, 157;
v0x11f05d680_158 .array/port v0x11f05d680, 158;
E_0x11f05d630/39 .event anyedge, v0x11f05d680_155, v0x11f05d680_156, v0x11f05d680_157, v0x11f05d680_158;
v0x11f05d680_159 .array/port v0x11f05d680, 159;
v0x11f05d680_160 .array/port v0x11f05d680, 160;
v0x11f05d680_161 .array/port v0x11f05d680, 161;
v0x11f05d680_162 .array/port v0x11f05d680, 162;
E_0x11f05d630/40 .event anyedge, v0x11f05d680_159, v0x11f05d680_160, v0x11f05d680_161, v0x11f05d680_162;
v0x11f05d680_163 .array/port v0x11f05d680, 163;
v0x11f05d680_164 .array/port v0x11f05d680, 164;
v0x11f05d680_165 .array/port v0x11f05d680, 165;
v0x11f05d680_166 .array/port v0x11f05d680, 166;
E_0x11f05d630/41 .event anyedge, v0x11f05d680_163, v0x11f05d680_164, v0x11f05d680_165, v0x11f05d680_166;
v0x11f05d680_167 .array/port v0x11f05d680, 167;
v0x11f05d680_168 .array/port v0x11f05d680, 168;
v0x11f05d680_169 .array/port v0x11f05d680, 169;
v0x11f05d680_170 .array/port v0x11f05d680, 170;
E_0x11f05d630/42 .event anyedge, v0x11f05d680_167, v0x11f05d680_168, v0x11f05d680_169, v0x11f05d680_170;
v0x11f05d680_171 .array/port v0x11f05d680, 171;
v0x11f05d680_172 .array/port v0x11f05d680, 172;
v0x11f05d680_173 .array/port v0x11f05d680, 173;
v0x11f05d680_174 .array/port v0x11f05d680, 174;
E_0x11f05d630/43 .event anyedge, v0x11f05d680_171, v0x11f05d680_172, v0x11f05d680_173, v0x11f05d680_174;
v0x11f05d680_175 .array/port v0x11f05d680, 175;
v0x11f05d680_176 .array/port v0x11f05d680, 176;
v0x11f05d680_177 .array/port v0x11f05d680, 177;
v0x11f05d680_178 .array/port v0x11f05d680, 178;
E_0x11f05d630/44 .event anyedge, v0x11f05d680_175, v0x11f05d680_176, v0x11f05d680_177, v0x11f05d680_178;
v0x11f05d680_179 .array/port v0x11f05d680, 179;
v0x11f05d680_180 .array/port v0x11f05d680, 180;
v0x11f05d680_181 .array/port v0x11f05d680, 181;
v0x11f05d680_182 .array/port v0x11f05d680, 182;
E_0x11f05d630/45 .event anyedge, v0x11f05d680_179, v0x11f05d680_180, v0x11f05d680_181, v0x11f05d680_182;
v0x11f05d680_183 .array/port v0x11f05d680, 183;
v0x11f05d680_184 .array/port v0x11f05d680, 184;
v0x11f05d680_185 .array/port v0x11f05d680, 185;
v0x11f05d680_186 .array/port v0x11f05d680, 186;
E_0x11f05d630/46 .event anyedge, v0x11f05d680_183, v0x11f05d680_184, v0x11f05d680_185, v0x11f05d680_186;
v0x11f05d680_187 .array/port v0x11f05d680, 187;
v0x11f05d680_188 .array/port v0x11f05d680, 188;
v0x11f05d680_189 .array/port v0x11f05d680, 189;
v0x11f05d680_190 .array/port v0x11f05d680, 190;
E_0x11f05d630/47 .event anyedge, v0x11f05d680_187, v0x11f05d680_188, v0x11f05d680_189, v0x11f05d680_190;
v0x11f05d680_191 .array/port v0x11f05d680, 191;
v0x11f05d680_192 .array/port v0x11f05d680, 192;
v0x11f05d680_193 .array/port v0x11f05d680, 193;
v0x11f05d680_194 .array/port v0x11f05d680, 194;
E_0x11f05d630/48 .event anyedge, v0x11f05d680_191, v0x11f05d680_192, v0x11f05d680_193, v0x11f05d680_194;
v0x11f05d680_195 .array/port v0x11f05d680, 195;
v0x11f05d680_196 .array/port v0x11f05d680, 196;
v0x11f05d680_197 .array/port v0x11f05d680, 197;
v0x11f05d680_198 .array/port v0x11f05d680, 198;
E_0x11f05d630/49 .event anyedge, v0x11f05d680_195, v0x11f05d680_196, v0x11f05d680_197, v0x11f05d680_198;
v0x11f05d680_199 .array/port v0x11f05d680, 199;
v0x11f05d680_200 .array/port v0x11f05d680, 200;
v0x11f05d680_201 .array/port v0x11f05d680, 201;
v0x11f05d680_202 .array/port v0x11f05d680, 202;
E_0x11f05d630/50 .event anyedge, v0x11f05d680_199, v0x11f05d680_200, v0x11f05d680_201, v0x11f05d680_202;
v0x11f05d680_203 .array/port v0x11f05d680, 203;
v0x11f05d680_204 .array/port v0x11f05d680, 204;
v0x11f05d680_205 .array/port v0x11f05d680, 205;
v0x11f05d680_206 .array/port v0x11f05d680, 206;
E_0x11f05d630/51 .event anyedge, v0x11f05d680_203, v0x11f05d680_204, v0x11f05d680_205, v0x11f05d680_206;
v0x11f05d680_207 .array/port v0x11f05d680, 207;
v0x11f05d680_208 .array/port v0x11f05d680, 208;
v0x11f05d680_209 .array/port v0x11f05d680, 209;
v0x11f05d680_210 .array/port v0x11f05d680, 210;
E_0x11f05d630/52 .event anyedge, v0x11f05d680_207, v0x11f05d680_208, v0x11f05d680_209, v0x11f05d680_210;
v0x11f05d680_211 .array/port v0x11f05d680, 211;
v0x11f05d680_212 .array/port v0x11f05d680, 212;
v0x11f05d680_213 .array/port v0x11f05d680, 213;
v0x11f05d680_214 .array/port v0x11f05d680, 214;
E_0x11f05d630/53 .event anyedge, v0x11f05d680_211, v0x11f05d680_212, v0x11f05d680_213, v0x11f05d680_214;
v0x11f05d680_215 .array/port v0x11f05d680, 215;
v0x11f05d680_216 .array/port v0x11f05d680, 216;
v0x11f05d680_217 .array/port v0x11f05d680, 217;
v0x11f05d680_218 .array/port v0x11f05d680, 218;
E_0x11f05d630/54 .event anyedge, v0x11f05d680_215, v0x11f05d680_216, v0x11f05d680_217, v0x11f05d680_218;
v0x11f05d680_219 .array/port v0x11f05d680, 219;
v0x11f05d680_220 .array/port v0x11f05d680, 220;
v0x11f05d680_221 .array/port v0x11f05d680, 221;
v0x11f05d680_222 .array/port v0x11f05d680, 222;
E_0x11f05d630/55 .event anyedge, v0x11f05d680_219, v0x11f05d680_220, v0x11f05d680_221, v0x11f05d680_222;
v0x11f05d680_223 .array/port v0x11f05d680, 223;
v0x11f05d680_224 .array/port v0x11f05d680, 224;
v0x11f05d680_225 .array/port v0x11f05d680, 225;
v0x11f05d680_226 .array/port v0x11f05d680, 226;
E_0x11f05d630/56 .event anyedge, v0x11f05d680_223, v0x11f05d680_224, v0x11f05d680_225, v0x11f05d680_226;
v0x11f05d680_227 .array/port v0x11f05d680, 227;
v0x11f05d680_228 .array/port v0x11f05d680, 228;
v0x11f05d680_229 .array/port v0x11f05d680, 229;
v0x11f05d680_230 .array/port v0x11f05d680, 230;
E_0x11f05d630/57 .event anyedge, v0x11f05d680_227, v0x11f05d680_228, v0x11f05d680_229, v0x11f05d680_230;
v0x11f05d680_231 .array/port v0x11f05d680, 231;
v0x11f05d680_232 .array/port v0x11f05d680, 232;
v0x11f05d680_233 .array/port v0x11f05d680, 233;
v0x11f05d680_234 .array/port v0x11f05d680, 234;
E_0x11f05d630/58 .event anyedge, v0x11f05d680_231, v0x11f05d680_232, v0x11f05d680_233, v0x11f05d680_234;
v0x11f05d680_235 .array/port v0x11f05d680, 235;
v0x11f05d680_236 .array/port v0x11f05d680, 236;
v0x11f05d680_237 .array/port v0x11f05d680, 237;
v0x11f05d680_238 .array/port v0x11f05d680, 238;
E_0x11f05d630/59 .event anyedge, v0x11f05d680_235, v0x11f05d680_236, v0x11f05d680_237, v0x11f05d680_238;
v0x11f05d680_239 .array/port v0x11f05d680, 239;
v0x11f05d680_240 .array/port v0x11f05d680, 240;
v0x11f05d680_241 .array/port v0x11f05d680, 241;
v0x11f05d680_242 .array/port v0x11f05d680, 242;
E_0x11f05d630/60 .event anyedge, v0x11f05d680_239, v0x11f05d680_240, v0x11f05d680_241, v0x11f05d680_242;
v0x11f05d680_243 .array/port v0x11f05d680, 243;
v0x11f05d680_244 .array/port v0x11f05d680, 244;
v0x11f05d680_245 .array/port v0x11f05d680, 245;
v0x11f05d680_246 .array/port v0x11f05d680, 246;
E_0x11f05d630/61 .event anyedge, v0x11f05d680_243, v0x11f05d680_244, v0x11f05d680_245, v0x11f05d680_246;
v0x11f05d680_247 .array/port v0x11f05d680, 247;
v0x11f05d680_248 .array/port v0x11f05d680, 248;
v0x11f05d680_249 .array/port v0x11f05d680, 249;
v0x11f05d680_250 .array/port v0x11f05d680, 250;
E_0x11f05d630/62 .event anyedge, v0x11f05d680_247, v0x11f05d680_248, v0x11f05d680_249, v0x11f05d680_250;
v0x11f05d680_251 .array/port v0x11f05d680, 251;
v0x11f05d680_252 .array/port v0x11f05d680, 252;
v0x11f05d680_253 .array/port v0x11f05d680, 253;
v0x11f05d680_254 .array/port v0x11f05d680, 254;
E_0x11f05d630/63 .event anyedge, v0x11f05d680_251, v0x11f05d680_252, v0x11f05d680_253, v0x11f05d680_254;
v0x11f05d680_255 .array/port v0x11f05d680, 255;
E_0x11f05d630/64 .event anyedge, v0x11f05d680_255, v0x11f05add0_0, v0x11f05ad20_0;
E_0x11f05d630 .event/or E_0x11f05d630/0, E_0x11f05d630/1, E_0x11f05d630/2, E_0x11f05d630/3, E_0x11f05d630/4, E_0x11f05d630/5, E_0x11f05d630/6, E_0x11f05d630/7, E_0x11f05d630/8, E_0x11f05d630/9, E_0x11f05d630/10, E_0x11f05d630/11, E_0x11f05d630/12, E_0x11f05d630/13, E_0x11f05d630/14, E_0x11f05d630/15, E_0x11f05d630/16, E_0x11f05d630/17, E_0x11f05d630/18, E_0x11f05d630/19, E_0x11f05d630/20, E_0x11f05d630/21, E_0x11f05d630/22, E_0x11f05d630/23, E_0x11f05d630/24, E_0x11f05d630/25, E_0x11f05d630/26, E_0x11f05d630/27, E_0x11f05d630/28, E_0x11f05d630/29, E_0x11f05d630/30, E_0x11f05d630/31, E_0x11f05d630/32, E_0x11f05d630/33, E_0x11f05d630/34, E_0x11f05d630/35, E_0x11f05d630/36, E_0x11f05d630/37, E_0x11f05d630/38, E_0x11f05d630/39, E_0x11f05d630/40, E_0x11f05d630/41, E_0x11f05d630/42, E_0x11f05d630/43, E_0x11f05d630/44, E_0x11f05d630/45, E_0x11f05d630/46, E_0x11f05d630/47, E_0x11f05d630/48, E_0x11f05d630/49, E_0x11f05d630/50, E_0x11f05d630/51, E_0x11f05d630/52, E_0x11f05d630/53, E_0x11f05d630/54, E_0x11f05d630/55, E_0x11f05d630/56, E_0x11f05d630/57, E_0x11f05d630/58, E_0x11f05d630/59, E_0x11f05d630/60, E_0x11f05d630/61, E_0x11f05d630/62, E_0x11f05d630/63, E_0x11f05d630/64;
    .scope S_0x11f020c60;
T_0 ;
    %wait E_0x11f00e450;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11f020dd0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f054f10_0, 0, 1;
    %load/vec4 v0x11f054e60_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x11f054fc0_0;
    %load/vec4 v0x11f055070_0;
    %add;
    %store/vec4 v0x11f020dd0_0, 0, 16;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x11f054fc0_0;
    %load/vec4 v0x11f055070_0;
    %sub;
    %store/vec4 v0x11f020dd0_0, 0, 16;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x11f054fc0_0;
    %load/vec4 v0x11f055070_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f054f10_0, 0, 1;
T_0.6 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x11f054fc0_0;
    %load/vec4 v0x11f055070_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f054f10_0, 0, 1;
T_0.8 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x11f055070_0;
    %load/vec4 v0x11f054fc0_0;
    %cmp/u;
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f054f10_0, 0, 1;
T_0.10 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x11f013120;
T_1 ;
    %vpi_call 2 20 "$monitor", "Time=%0t | alu_code=%b | reg1=%b | reg2=%b | accum=%b | pc_branch=%b", $time, v0x11f055290_0, v0x11f0553f0_0, v0x11f0554a0_0, v0x11f0551e0_0, v0x11f055320_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x11f055290_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11f0553f0_0, 0, 16;
    %pushi/vec4 63, 0, 16;
    %store/vec4 v0x11f0554a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x11f055290_0, 0, 4;
    %pushi/vec4 63, 0, 16;
    %store/vec4 v0x11f0553f0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11f0554a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x11f055290_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11f0553f0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11f0554a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x11f055290_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11f0553f0_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x11f0554a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x11f055290_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11f0553f0_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x11f0554a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x11f055290_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x11f0553f0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11f0554a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x11f055290_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11f0553f0_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x11f0554a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x11f055290_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x11f0553f0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11f0554a0_0, 0, 16;
    %delay 10000, 0;
    %delay 200000, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x11f013120;
T_2 ;
    %vpi_call 2 61 "$dumpfile", "ALU.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000001, v0x11f055290_0, v0x11f0553f0_0, v0x11f0554a0_0, v0x11f0551e0_0, v0x11f055320_0 {0 0 0};
    %delay 200000, 0;
    %end;
    .thread T_2;
    .scope S_0x11f055570;
T_3 ;
    %wait E_0x11f055860;
    %load/vec4 v0x11f055da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11f055cf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x11f055b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x11f055c40_0;
    %assign/vec4 v0x11f055cf0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x11f055960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x11f055a00_0;
    %assign/vec4 v0x11f055cf0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x11f055cf0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11f055cf0_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11f055570;
T_4 ;
    %wait E_0x11f055820;
    %load/vec4 v0x11f055cf0_0;
    %store/vec4 v0x11f0558a0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x11f013290;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f0560e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f056310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f056190_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11f056260_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f055fa0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11f056030_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x11f013290;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x11f0560e0_0;
    %inv;
    %store/vec4 v0x11f0560e0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11f013290;
T_7 ;
    %vpi_call 4 34 "$monitor", "Time=%0t | jump=%b | branch=%b | address=%b", $time, v0x11f056190_0, v0x11f055fa0_0, v0x11f055ef0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f056310_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f056190_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x11f056260_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f056190_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f055fa0_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x11f056030_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f055fa0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 4 50 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x11f013290;
T_8 ;
    %vpi_call 4 55 "$dumpfile", "program_counter.vcd" {0 0 0};
    %vpi_call 4 56 "$dumpvars", 32'sb00000000000000000000000000000001, v0x11f0560e0_0, v0x11f056310_0, v0x11f056190_0, v0x11f056260_0, v0x11f055fa0_0, v0x11f056030_0, v0x11f055ef0_0 {0 0 0};
    %delay 200000, 0;
    %end;
    .thread T_8;
    .scope S_0x11f0563c0;
T_9 ;
    %wait E_0x11f056640;
    %load/vec4 v0x11f057900_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11f056680, 4;
    %assign/vec4 v0x11f0579f0_0, 0;
    %load/vec4 v0x11f057aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x11f0576f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11f056680, 4;
    %assign/vec4 v0x11f057850_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x11f0295c0;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0x11f057c80_0;
    %inv;
    %store/vec4 v0x11f057c80_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x11f0295c0;
T_11 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f056680, 4, 0;
    %pushi/vec4 61695, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f056680, 4, 0;
    %pushi/vec4 61667, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f056680, 4, 0;
    %pushi/vec4 12515, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f056680, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f057c80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x11f0295c0;
T_12 ;
    %vpi_call 6 33 "$monitor", "Time=%0t | read=%b | adr=%b | pc_adr=%b | out=%b pc_out=%b", $time, v0x11f057f60_0, v0x11f057bd0_0, v0x11f057de0_0, v0x11f057d10_0, v0x11f057e90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f057f60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11f057bd0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x11f057de0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f057f60_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x11f057bd0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x11f057de0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f057f60_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x11f057bd0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x11f057de0_0, 0, 8;
    %delay 10000, 0;
    %delay 200000, 0;
    %vpi_call 6 49 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x11f0295c0;
T_13 ;
    %vpi_call 6 54 "$dumpfile", "RAM.vcd" {0 0 0};
    %vpi_call 6 55 "$dumpvars", 32'sb00000000000000000000000000000001, v0x11f057c80_0, v0x11f057f60_0, v0x11f057bd0_0, v0x11f057de0_0, v0x11f057d10_0, v0x11f057e90_0 {0 0 0};
    %delay 200000, 0;
    %end;
    .thread T_13;
    .scope S_0x11f058010;
T_14 ;
    %wait E_0x11f058390;
    %load/vec4 v0x11f0588f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f058810, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f058810, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f058810, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f058810, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x11f058b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x11f058ac0_0;
    %load/vec4 v0x11f058990_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f058810, 0, 4;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x11f058010;
T_15 ;
    %wait E_0x11f058310;
    %load/vec4 v0x11f058770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x11f058460_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x11f058810, 4;
    %assign/vec4 v0x11f0585d0_0, 0;
    %load/vec4 v0x11f058510_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x11f058810, 4;
    %assign/vec4 v0x11f058680_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x11f0585d0_0, 0;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x11f058680_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x11f029730;
T_16 ;
    %delay 5000, 0;
    %load/vec4 v0x11f058d00_0;
    %inv;
    %store/vec4 v0x11f058d00_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x11f029730;
T_17 ;
    %pushi/vec4 52428, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f058810, 4, 0;
    %pushi/vec4 43690, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f058810, 4, 0;
    %pushi/vec4 61680, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f058810, 4, 0;
    %pushi/vec4 36408, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f058810, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f058d00_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x11f029730;
T_18 ;
    %vpi_call 8 41 "$monitor", "Time=%0t | read_en=%b | write_en=%b | read_data1 =%b | read_data2 = %b | write_data = %b", $time, v0x11f059050_0, v0x11f059390_0, v0x11f058ed0_0, v0x11f058f80_0, v0x11f059260_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f059050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f059390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f058d90_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11f058e20_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f059100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f059050_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f059100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f059390_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11f0591b0_0, 0, 2;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x11f059260_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f059390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f059050_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11f058d90_0, 0, 2;
    %delay 10000, 0;
    %delay 200000, 0;
    %vpi_call 8 63 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x11f029730;
T_19 ;
    %vpi_call 8 68 "$dumpfile", "Register_file.vcd" {0 0 0};
    %vpi_call 8 69 "$dumpvars", 32'sb00000000000000000000000000000001, v0x11f058d00_0, v0x11f059100_0, v0x11f059390_0, v0x11f059050_0, v0x11f0591b0_0, v0x11f058d90_0, v0x11f058e20_0, v0x11f059260_0, v0x11f058ed0_0, v0x11f058f80_0 {0 0 0};
    %delay 200000, 0;
    %end;
    .thread T_19;
    .scope S_0x11f059420;
T_20 ;
    %wait E_0x11f059710;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x11f059aa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f0597e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f059870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f059920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f059cb0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x11f059dc0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x11f059e60_0, 0, 2;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x11f059750_0, 0, 8;
    %load/vec4 v0x11f059c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %jmp T_20.7;
T_20.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x11f059aa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f059920_0, 0, 1;
    %load/vec4 v0x11f059f10_0;
    %store/vec4 v0x11f059dc0_0, 0, 2;
    %load/vec4 v0x11f059fc0_0;
    %store/vec4 v0x11f059e60_0, 0, 2;
    %jmp T_20.7;
T_20.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x11f059aa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f059920_0, 0, 1;
    %load/vec4 v0x11f059f10_0;
    %store/vec4 v0x11f059dc0_0, 0, 2;
    %load/vec4 v0x11f059fc0_0;
    %store/vec4 v0x11f059e60_0, 0, 2;
    %jmp T_20.7;
T_20.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x11f059aa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f059920_0, 0, 1;
    %load/vec4 v0x11f059f10_0;
    %store/vec4 v0x11f059dc0_0, 0, 2;
    %load/vec4 v0x11f0599b0_0;
    %store/vec4 v0x11f059750_0, 0, 8;
    %jmp T_20.7;
T_20.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f059cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f059870_0, 0, 1;
    %load/vec4 v0x11f0599b0_0;
    %store/vec4 v0x11f059750_0, 0, 8;
    %jmp T_20.7;
T_20.4 ;
    %load/vec4 v0x11f059c00_0;
    %store/vec4 v0x11f059aa0_0, 0, 4;
    %load/vec4 v0x11f059f10_0;
    %store/vec4 v0x11f059dc0_0, 0, 2;
    %load/vec4 v0x11f059fc0_0;
    %store/vec4 v0x11f059e60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f0597e0_0, 0, 1;
    %load/vec4 v0x11f0599b0_0;
    %store/vec4 v0x11f059750_0, 0, 8;
    %jmp T_20.7;
T_20.5 ;
    %load/vec4 v0x11f059c00_0;
    %store/vec4 v0x11f059aa0_0, 0, 4;
    %load/vec4 v0x11f059f10_0;
    %store/vec4 v0x11f059dc0_0, 0, 2;
    %load/vec4 v0x11f059fc0_0;
    %store/vec4 v0x11f059e60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f0597e0_0, 0, 1;
    %load/vec4 v0x11f0599b0_0;
    %store/vec4 v0x11f059750_0, 0, 8;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x11f059c00_0;
    %store/vec4 v0x11f059aa0_0, 0, 4;
    %load/vec4 v0x11f059f10_0;
    %store/vec4 v0x11f059dc0_0, 0, 2;
    %load/vec4 v0x11f059fc0_0;
    %store/vec4 v0x11f059e60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f0597e0_0, 0, 1;
    %load/vec4 v0x11f0599b0_0;
    %store/vec4 v0x11f059750_0, 0, 8;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x11f025120;
T_21 ;
    %vpi_call 10 29 "$monitor", "Time=%0t | Instr=%b | ALU=%b | Reg_Read=%b | Reg_Write=%b | Jmp=%b | Reg1=%b | Reg2=%b | RAM_Adr=%b | RAM_read=%b", $time, v0x11f05a4a0_0, v0x11f05a3d0_0, v0x11f05a270_0, v0x11f05a320_0, v0x11f05a550_0, v0x11f05a600_0, v0x11f05a6b0_0, v0x11f05a150_0, v0x11f05a1e0_0 {0 0 0};
    %pushi/vec4 18432, 0, 16;
    %store/vec4 v0x11f05a4a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 3328, 0, 16;
    %store/vec4 v0x11f05a4a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 9984, 0, 16;
    %store/vec4 v0x11f05a4a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 32772, 0, 16;
    %store/vec4 v0x11f05a4a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 64768, 0, 16;
    %store/vec4 v0x11f05a4a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 55296, 0, 16;
    %store/vec4 v0x11f05a4a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 60416, 0, 16;
    %store/vec4 v0x11f05a4a0_0, 0, 16;
    %delay 10000, 0;
    %delay 200000, 0;
    %vpi_call 10 54 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x11f025120;
T_22 ;
    %vpi_call 10 58 "$dumpfile", "Control_Unit.vcd" {0 0 0};
    %vpi_call 10 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x11f05a4a0_0, v0x11f05a3d0_0, v0x11f05a270_0, v0x11f05a320_0, v0x11f05a550_0, v0x11f05a600_0, v0x11f05a6b0_0, v0x11f05a150_0, v0x11f05a1e0_0 {0 0 0};
    %delay 200000, 0;
    %end;
    .thread T_22;
    .scope S_0x11f05b760;
T_23 ;
    %wait E_0x11f05ba00;
    %load/vec4 v0x11f05bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11f05be90_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x11f05bcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x11f05bdc0_0;
    %assign/vec4 v0x11f05be90_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x11f05baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x11f05bb90_0;
    %assign/vec4 v0x11f05be90_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x11f05be90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11f05be90_0, 0;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x11f05b760;
T_24 ;
    %wait E_0x11f05b9c0;
    %load/vec4 v0x11f05be90_0;
    %store/vec4 v0x11f05ba40_0, 0, 8;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x11f05d3a0;
T_25 ;
    %wait E_0x11f05d630;
    %load/vec4 v0x11f05e940_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11f05d680, 4;
    %assign/vec4 v0x11f05ea10_0, 0;
    %load/vec4 v0x11f05eac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x11f05e730_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11f05d680, 4;
    %assign/vec4 v0x11f05e8a0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x11f05c090;
T_26 ;
    %wait E_0x11f05ba00;
    %load/vec4 v0x11f05c910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f05c820, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f05c820, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f05c820, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f05c820, 0, 4;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x11f05cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x11f05cad0_0;
    %load/vec4 v0x11f05c9c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f05c820, 0, 4;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x11f05c090;
T_27 ;
    %wait E_0x11f05b8d0;
    %load/vec4 v0x11f05c790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x11f05c490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x11f05c820, 4;
    %assign/vec4 v0x11f05c610_0, 0;
    %load/vec4 v0x11f05c540_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x11f05c820, 4;
    %assign/vec4 v0x11f05c6a0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x11f05c610_0, 0;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x11f05c6a0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x11f05a9d0;
T_28 ;
    %wait E_0x11f05acc0;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x11f05b0b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f05add0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f05ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f05af20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f05b2c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x11f05b3d0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x11f05b470_0, 0, 2;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x11f05ad20_0, 0, 8;
    %load/vec4 v0x11f05b210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %jmp T_28.7;
T_28.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x11f05b0b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f05af20_0, 0, 1;
    %load/vec4 v0x11f05b520_0;
    %store/vec4 v0x11f05b3d0_0, 0, 2;
    %load/vec4 v0x11f05b5d0_0;
    %store/vec4 v0x11f05b470_0, 0, 2;
    %jmp T_28.7;
T_28.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x11f05b0b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f05af20_0, 0, 1;
    %load/vec4 v0x11f05b520_0;
    %store/vec4 v0x11f05b3d0_0, 0, 2;
    %load/vec4 v0x11f05b5d0_0;
    %store/vec4 v0x11f05b470_0, 0, 2;
    %jmp T_28.7;
T_28.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x11f05b0b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f05af20_0, 0, 1;
    %load/vec4 v0x11f05b520_0;
    %store/vec4 v0x11f05b3d0_0, 0, 2;
    %load/vec4 v0x11f05afc0_0;
    %store/vec4 v0x11f05ad20_0, 0, 8;
    %jmp T_28.7;
T_28.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f05b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f05ae70_0, 0, 1;
    %load/vec4 v0x11f05afc0_0;
    %store/vec4 v0x11f05ad20_0, 0, 8;
    %jmp T_28.7;
T_28.4 ;
    %load/vec4 v0x11f05b210_0;
    %store/vec4 v0x11f05b0b0_0, 0, 4;
    %load/vec4 v0x11f05b520_0;
    %store/vec4 v0x11f05b3d0_0, 0, 2;
    %load/vec4 v0x11f05b5d0_0;
    %store/vec4 v0x11f05b470_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f05add0_0, 0, 1;
    %load/vec4 v0x11f05afc0_0;
    %store/vec4 v0x11f05ad20_0, 0, 8;
    %jmp T_28.7;
T_28.5 ;
    %load/vec4 v0x11f05b210_0;
    %store/vec4 v0x11f05b0b0_0, 0, 4;
    %load/vec4 v0x11f05b520_0;
    %store/vec4 v0x11f05b3d0_0, 0, 2;
    %load/vec4 v0x11f05b5d0_0;
    %store/vec4 v0x11f05b470_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f05add0_0, 0, 1;
    %load/vec4 v0x11f05afc0_0;
    %store/vec4 v0x11f05ad20_0, 0, 8;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x11f05b210_0;
    %store/vec4 v0x11f05b0b0_0, 0, 4;
    %load/vec4 v0x11f05b520_0;
    %store/vec4 v0x11f05b3d0_0, 0, 2;
    %load/vec4 v0x11f05b5d0_0;
    %store/vec4 v0x11f05b470_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f05add0_0, 0, 1;
    %load/vec4 v0x11f05afc0_0;
    %store/vec4 v0x11f05ad20_0, 0, 8;
    %jmp T_28.7;
T_28.7 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x11f05ccf0;
T_29 ;
    %wait E_0x11f05cf10;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11f05cf80_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f05d100_0, 0, 1;
    %load/vec4 v0x11f05d040_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %jmp T_29.5;
T_29.0 ;
    %load/vec4 v0x11f05d1d0_0;
    %load/vec4 v0x11f05d280_0;
    %add;
    %store/vec4 v0x11f05cf80_0, 0, 16;
    %jmp T_29.5;
T_29.1 ;
    %load/vec4 v0x11f05d1d0_0;
    %load/vec4 v0x11f05d280_0;
    %sub;
    %store/vec4 v0x11f05cf80_0, 0, 16;
    %jmp T_29.5;
T_29.2 ;
    %load/vec4 v0x11f05d1d0_0;
    %load/vec4 v0x11f05d280_0;
    %cmp/e;
    %jmp/0xz  T_29.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f05d100_0, 0, 1;
T_29.6 ;
    %jmp T_29.5;
T_29.3 ;
    %load/vec4 v0x11f05d1d0_0;
    %load/vec4 v0x11f05d280_0;
    %cmp/u;
    %jmp/0xz  T_29.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f05d100_0, 0, 1;
T_29.8 ;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x11f05d280_0;
    %load/vec4 v0x11f05d1d0_0;
    %cmp/u;
    %jmp/0xz  T_29.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f05d100_0, 0, 1;
T_29.10 ;
    %jmp T_29.5;
T_29.5 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x11f025290;
T_30 ;
    %delay 5000, 0;
    %load/vec4 v0x11f05fd00_0;
    %inv;
    %store/vec4 v0x11f05fd00_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x11f025290;
T_31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f05fe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f05fd00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f05fe10_0, 0, 1;
    %pushi/vec4 16385, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f05d680, 4, 0;
    %pushi/vec4 17409, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f05d680, 4, 0;
    %pushi/vec4 32771, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f05d680, 4, 0;
    %pushi/vec4 61701, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f05d680, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f05d680, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f05d680, 4, 0;
    %pushi/vec4 57608, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f05d680, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f05d680, 4, 0;
    %pushi/vec4 8192, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f05d680, 4, 0;
    %pushi/vec4 54272, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f05d680, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f05d680, 4, 0;
    %delay 100000, 0;
    %vpi_call 12 32 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x11f025290;
T_32 ;
    %wait E_0x11f05a460;
    %vpi_call 12 37 "$display", "Time=%0t | PC Address=%b | instruction=%b | reg_1=%b | reg_2=%b | pc_branch=%b | pc_jump=%b ", $time, v0x11f05f480_0, v0x11f05f3b0_0, &A<v0x11f05c820, 0>, &A<v0x11f05c820, 1>, v0x11f05f560_0, v0x11f05f630_0 {0 0 0};
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x11f025290;
T_33 ;
    %vpi_call 12 41 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 12 42 "$dumpvars", 32'sb00000000000000000000000000000001, v0x11f05fd00_0, v0x11f05f480_0, v0x11f05f3b0_0, &A<v0x11f05c820, 0>, &A<v0x11f05c820, 1>, v0x11f05f560_0, v0x11f05f630_0 {0 0 0};
    %delay 200000, 0;
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "ALU.v";
    "Program_counter_tb.v";
    "Program_counter.v";
    "RAM_tb.v";
    "RAM.v";
    "Register_file_tb.v";
    "Register_file.v";
    "Control_unit_tb.v";
    "Control_unit.v";
    "cpu_tb.v";
    "cpu.v";
