
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.69000000000000000000;
1.69000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_16_1";
mvm_20_20_16_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_16_1' with
	the parameters "20,20,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b16_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "1,20,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 816 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b16_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b16_g1'
  Processing 'mvm_20_20_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42  194144.1      0.94     358.1   12209.9                          
    0:00:42  194144.1      0.94     358.1   12209.9                          
    0:00:42  194479.2      0.94     358.1   12209.9                          
    0:00:43  194806.4      0.94     358.1   12209.9                          
    0:00:43  195133.6      0.94     358.1   12209.9                          
    0:00:43  195460.8      0.94     358.1   12209.9                          
    0:00:43  195788.0      0.94     358.1   12209.9                          
    0:01:04  189363.5      0.41      82.9    2945.4                          
    0:01:05  189363.5      0.41      82.9    2945.4                          
    0:01:05  189363.5      0.41      82.9    2945.4                          
    0:01:05  189363.8      0.41      82.9    2945.4                          
    0:01:06  189363.8      0.41      82.9    2945.4                          
    0:01:26  152376.0      0.44      60.1       0.0                          
    0:01:29  152252.5      0.43      58.9       0.0                          
    0:01:33  152256.3      0.42      57.1       0.0                          
    0:01:34  152260.0      0.41      55.6       0.0                          
    0:01:37  152271.4      0.40      54.3       0.0                          
    0:01:38  152287.7      0.40      53.2       0.0                          
    0:01:39  152291.4      0.38      52.6       0.0                          
    0:01:40  152297.0      0.37      51.6       0.0                          
    0:01:41  152308.9      0.36      49.8       0.0                          
    0:01:42  152316.4      0.34      48.6       0.0                          
    0:01:43  152333.4      0.33      48.0       0.0                          
    0:01:43  152345.1      0.32      47.3       0.0                          
    0:01:44  152363.5      0.31      46.7       0.0                          
    0:01:44  152380.8      0.30      46.1       0.0                          
    0:01:45  152394.9      0.29      45.3       0.0                          
    0:01:45  152224.3      0.29      45.3       0.0                          
    0:01:46  152224.3      0.29      45.3       0.0                          
    0:01:46  152224.3      0.29      45.3       0.0                          
    0:01:46  152224.3      0.29      45.3       0.0                          
    0:01:46  152224.3      0.29      45.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:46  152224.3      0.29      45.3       0.0                          
    0:01:46  152240.6      0.28      44.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152250.2      0.28      44.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152260.8      0.28      43.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152278.9      0.27      42.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152296.4      0.27      41.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152314.0      0.27      40.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  152328.6      0.27      39.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152347.2      0.27      39.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152370.6      0.26      38.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152387.4      0.26      37.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  152395.9      0.25      37.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152405.2      0.25      37.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152418.0      0.25      36.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  152437.4      0.25      36.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  152443.0      0.25      35.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152453.9      0.25      34.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152470.7      0.24      34.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  152485.0      0.24      33.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152493.8      0.24      33.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152501.8      0.24      33.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152509.8      0.24      33.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152524.1      0.24      32.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:48  152527.6      0.24      32.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152539.8      0.23      32.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  152553.7      0.23      31.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  152565.6      0.23      31.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:49  152576.3      0.23      31.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:49  152587.4      0.23      30.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  152595.7      0.23      30.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:49  152613.8      0.22      30.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:49  152623.1      0.22      30.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  152635.3      0.22      29.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:49  152646.5      0.22      29.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:50  152657.1      0.22      29.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:50  152675.8      0.22      29.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:50  152692.8      0.22      28.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  152701.6      0.22      28.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:50  152707.9      0.21      28.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:50  152713.0      0.21      28.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:50  152723.9      0.21      27.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  152730.5      0.21      27.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  152741.2      0.21      27.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:50  152762.2      0.21      26.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:51  152778.7      0.21      26.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:51  152781.6      0.21      26.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:51  152792.5      0.20      26.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:51  152800.5      0.20      26.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:51  152810.3      0.20      26.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:51  152831.4      0.20      25.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:51  152842.8      0.20      25.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:51  152861.4      0.20      24.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:51  152868.6      0.19      24.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:51  152878.2      0.19      24.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:51  152897.3      0.19      24.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  152896.5      0.19      24.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:52  152912.0      0.19      23.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:52  152924.7      0.19      23.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:52  152938.0      0.19      23.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  152952.1      0.19      22.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:52  152964.1      0.19      22.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  152972.3      0.18      22.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:52  152984.6      0.18      22.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153003.5      0.18      22.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153013.8      0.18      21.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153019.4      0.18      21.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153027.7      0.17      21.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153040.7      0.17      20.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  153050.5      0.17      20.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  153066.2      0.17      20.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153072.9      0.17      19.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153080.3      0.17      19.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153089.4      0.17      19.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  153095.8      0.17      19.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  153102.7      0.17      19.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153107.5      0.17      19.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153112.8      0.17      19.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153122.9      0.16      18.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153126.6      0.16      18.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153134.9      0.16      18.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153142.0      0.16      18.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153148.7      0.16      18.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153156.4      0.16      18.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  153163.9      0.16      18.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153177.4      0.16      18.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  153186.2      0.16      18.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153192.3      0.16      17.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153205.9      0.16      17.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153213.9      0.15      17.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153231.2      0.15      17.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  153239.1      0.15      17.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153244.7      0.15      17.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153252.7      0.15      16.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153268.4      0.15      16.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153272.4      0.15      16.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153279.8      0.15      16.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153286.0      0.15      16.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153292.1      0.15      16.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:56  153296.3      0.15      16.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153311.5      0.15      15.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  153320.5      0.14      15.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  153321.6      0.14      15.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153333.0      0.14      15.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153336.0      0.14      15.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153334.6      0.14      15.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153346.6      0.14      14.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  153352.7      0.14      14.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153357.0      0.14      14.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153367.6      0.14      14.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:57  153376.7      0.14      14.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  153380.4      0.14      14.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153381.2      0.14      14.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153394.2      0.14      14.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153394.5      0.13      14.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153402.7      0.13      14.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153409.4      0.13      14.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  153416.0      0.13      14.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153419.5      0.13      14.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153429.6      0.13      13.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  153433.6      0.13      13.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153436.0      0.13      13.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153444.2      0.13      13.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153449.0      0.13      13.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:58  153462.6      0.13      13.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153475.9      0.13      13.3      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153483.6      0.13      13.1      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  153497.7      0.13      12.9      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153503.0      0.13      12.7      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  153504.3      0.12      12.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153507.8      0.12      12.7      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153509.7      0.12      12.7      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153514.7      0.12      12.6      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153520.0      0.12      12.6      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153528.5      0.12      12.3      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153530.4      0.12      12.3      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153535.5      0.12      12.2      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153542.9      0.12      11.9      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153553.3      0.12      11.9      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153557.5      0.12      11.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153564.5      0.12      11.9      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153571.1      0.12      11.7      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153571.6      0.12      11.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153575.6      0.12      11.7      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153587.1      0.12      11.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153596.6      0.12      11.5      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  153604.4      0.12      11.4      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:02:00  153609.7      0.12      11.3      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153612.6      0.12      11.3      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:02:00  153617.7      0.12      11.2      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153621.4      0.12      11.2      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153626.4      0.12      10.9      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  153633.9      0.12      10.9      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153645.1      0.11      10.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153649.3      0.11      10.7      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:02:00  153655.2      0.11      10.7      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:01  153659.7      0.11      10.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:01  153668.5      0.11      10.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:01  153673.0      0.11      10.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:01  153682.0      0.11      10.6      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:01  153686.3      0.11      10.5      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:01  153693.5      0.11      10.5      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:01  153699.9      0.11      10.4      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:01  153707.0      0.11      10.2      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:01  153712.4      0.11      10.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:01  153716.3      0.11      10.2      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:01  153721.4      0.11      10.1      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:01  153725.1      0.11      10.1      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:02  153730.2      0.11      10.1      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:02  153739.5      0.10      10.0      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:02  153748.8      0.10       9.9      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:02:02  153751.5      0.10       9.9      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:02  153758.6      0.10       9.9      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:02  153763.4      0.10       9.9      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:02  153767.7      0.10       9.8      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:02  153770.3      0.10       9.8      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:02  153778.3      0.10       9.8      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:02  153783.9      0.10       9.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:02  153785.0      0.10       9.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:02  153792.2      0.10       9.6      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:03  153798.8      0.10       9.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:03  153804.4      0.10       9.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:03  153805.7      0.10       9.3      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:03  153810.8      0.10       9.3      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:03  153815.0      0.10       9.3      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:03  153817.2      0.10       9.3      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  153825.4      0.10       9.2      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:03  153829.4      0.10       9.1      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:03  153834.2      0.09       9.1      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:03  153838.4      0.09       9.1      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:03  153842.7      0.09       9.1      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:03  153847.2      0.09       9.0      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:03  153849.1      0.09       9.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:04  153854.7      0.09       9.0      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:04  153861.6      0.09       9.0      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:04  153866.1      0.09       8.9      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:04  153869.6      0.09       8.9      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:04  153872.0      0.09       8.9      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:04  153874.9      0.09       8.8      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:04  153880.2      0.09       8.8      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:04  153882.9      0.09       8.8      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:04  153884.7      0.09       8.8      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:04  153889.0      0.09       8.8      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:04  153896.2      0.09       8.8      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:04  153899.6      0.09       8.8      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:04  153903.6      0.09       8.7      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:05  153911.6      0.09       8.7      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:05  153912.9      0.09       8.7      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:05  153920.9      0.09       8.6      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:05  153924.6      0.09       8.6      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:05  153928.1      0.09       8.6      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:05  153932.6      0.09       8.5      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:05  153940.3      0.09       8.4      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:05  153946.4      0.09       8.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:05  153949.1      0.09       8.3      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:02:05  153953.1      0.09       8.3      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:05  153959.7      0.09       8.1      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:05  153962.1      0.09       8.1      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:05  153967.7      0.09       8.1      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:05  153969.6      0.09       8.1      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:06  153973.3      0.08       8.0      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:06  153978.9      0.08       8.0      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:06  153981.3      0.08       8.0      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:06  153986.6      0.08       7.9      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:06  153995.6      0.08       7.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154005.5      0.08       7.8      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154007.9      0.08       7.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154012.1      0.08       7.7      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154016.7      0.08       7.7      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154023.6      0.08       7.5      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154028.9      0.08       7.5      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:06  154034.2      0.08       7.5      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154036.9      0.08       7.4      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154041.7      0.08       7.4      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154046.7      0.08       7.4      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154048.8      0.08       7.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154053.1      0.08       7.4      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:07  154058.2      0.08       7.3      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  154063.5      0.08       7.3      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:07  154064.8      0.08       7.3      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154066.7      0.08       7.3      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:02:07  154071.7      0.08       7.3      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154073.0      0.08       7.3      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154087.4      0.08       7.2      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154092.2      0.08       7.1      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154097.3      0.08       7.1      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:07  154098.6      0.08       7.1      48.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  154112.7      0.07       6.9      72.7 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154115.9      0.07       6.9      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154119.9      0.07       6.9      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  154126.8      0.07       6.8      72.7 path/path/path/genblk1.add_in_reg[31]/D
    0:02:08  154133.7      0.07       6.8      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154140.1      0.07       6.8      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154142.7      0.07       6.7      72.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154144.1      0.07       6.7      72.7 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154148.6      0.07       6.6      72.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154163.5      0.07       6.5      96.9 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154168.8      0.07       6.5      96.9 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154171.5      0.07       6.5      96.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  154174.9      0.07       6.5      96.9 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154179.7      0.07       6.5      96.9 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154184.8      0.07       6.3      96.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  154186.6      0.07       6.3      96.9 path/path/path/genblk1.add_in_reg[31]/D
    0:02:09  154187.4      0.07       6.3      96.9 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:09  154189.8      0.07       6.3      96.9 path/path/path/genblk1.add_in_reg[31]/D
    0:02:09  154193.3      0.07       6.3      96.9 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:09  154198.6      0.07       6.3      96.9 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:09  154202.6      0.07       6.2      96.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  154207.1      0.07       6.2      96.9 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:09  154213.5      0.07       6.2      96.9 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:09  154220.9      0.07       6.1      96.9 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:09  154223.6      0.07       6.1      96.9 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:09  154225.7      0.07       6.1      96.9 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:09  154231.6      0.07       6.1      96.9 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:09  154235.3      0.07       6.1      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  154238.0      0.07       5.9      96.9 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:10  154239.8      0.07       5.9      96.9 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:10  154242.0      0.06       5.9      96.9 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:10  154255.8      0.06       5.8     121.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  154257.4      0.06       5.8     121.1 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:10  154258.2      0.06       5.8     121.1 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:10  154262.2      0.06       5.8     121.1 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:10  154264.8      0.06       5.7     121.1 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:10  154264.8      0.06       5.7     121.1 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:10  154268.0      0.06       5.7     121.1 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:10  154270.4      0.06       5.6     121.1 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:10  154271.8      0.06       5.6     121.1 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:11  154272.8      0.06       5.6     121.1                          
    0:02:13  150754.7      0.06       5.6     121.1                          
    0:02:13  150754.7      0.06       5.6     121.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:13  150754.7      0.06       5.6     121.1                          
    0:02:13  150718.0      0.06       5.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:13  150717.7      0.06       5.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:13  150721.7      0.06       5.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:13  150731.8      0.06       5.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:13  150731.6      0.06       5.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:13  150735.5      0.06       5.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:13  150743.8      0.06       5.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150748.8      0.06       5.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:14  150752.6      0.06       5.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150758.7      0.06       5.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150766.1      0.06       5.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150772.3      0.06       5.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150778.6      0.06       5.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  150788.5      0.06       5.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  150793.3      0.06       5.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150795.7      0.06       5.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  150799.1      0.06       5.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:14  150802.6      0.06       5.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150806.0      0.06       5.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:15  150811.4      0.06       5.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:15  150811.6      0.06       5.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:15  150817.7      0.06       4.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:15  150823.1      0.06       4.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150823.9      0.06       4.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150827.3      0.06       4.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:15  150828.4      0.06       4.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:15  150830.0      0.06       4.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:15  150832.1      0.06       4.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150833.2      0.06       4.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150833.4      0.06       4.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150837.7      0.06       4.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150844.9      0.06       4.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150845.4      0.06       4.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:16  150845.9      0.06       4.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150852.1      0.06       4.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150855.2      0.06       4.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150863.2      0.06       4.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150866.7      0.06       4.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:16  150868.5      0.06       4.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150869.1      0.06       4.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150869.3      0.06       4.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:16  150870.9      0.06       4.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150873.6      0.06       4.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150880.3      0.06       4.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150884.0      0.06       4.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150888.8      0.06       4.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:17  150890.1      0.05       4.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:17  150898.3      0.05       4.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:17  150898.6      0.05       4.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150900.2      0.05       4.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150901.5      0.05       4.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:17  150902.1      0.05       4.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:17  150911.4      0.05       4.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:17  150915.6      0.05       4.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150915.4      0.05       4.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150919.6      0.05       4.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150922.0      0.05       4.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150923.6      0.05       4.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150927.1      0.05       4.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:18  150930.3      0.05       4.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150929.2      0.05       4.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:18  150933.5      0.05       4.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150935.0      0.05       4.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150945.2      0.05       4.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150951.8      0.05       4.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:18  150955.5      0.05       4.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150960.6      0.05       4.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150965.1      0.05       4.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150969.4      0.05       4.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150970.7      0.05       4.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:18  150976.0      0.05       4.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:19  150982.1      0.05       4.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:19  150990.4      0.05       3.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  150990.4      0.05       3.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151000.2      0.05       3.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151002.1      0.05       3.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151006.6      0.05       3.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:19  151011.9      0.05       3.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151015.9      0.05       3.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:19  151017.5      0.05       3.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151018.0      0.05       3.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151022.8      0.05       3.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  151022.8      0.05       3.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:19  151025.0      0.05       3.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151028.4      0.05       3.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151029.5      0.05       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151038.3      0.05       3.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151043.0      0.05       3.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:20  151050.0      0.05       3.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151050.0      0.05       3.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151051.3      0.05       3.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151054.5      0.05       3.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151056.6      0.05       3.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151060.3      0.05       3.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151061.7      0.05       3.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151064.3      0.05       3.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151065.4      0.05       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:21  151067.8      0.05       3.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151068.6      0.05       3.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151069.6      0.05       3.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151069.9      0.05       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151070.7      0.05       3.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151073.9      0.05       3.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:21  151074.7      0.05       3.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151075.2      0.05       3.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151077.6      0.05       3.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:22  151082.4      0.05       3.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:22  151082.9      0.05       3.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:22  151082.7      0.05       3.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:22  151082.7      0.05       3.4       0.0                          
    0:02:22  151082.7      0.05       3.4       0.0                          
    0:02:27  148669.8      0.05       3.4       0.0                          
    0:02:29  147269.6      0.05       3.4       0.0                          
    0:02:29  147238.7      0.05       3.4       0.0                          
    0:02:30  147237.1      0.05       3.4       0.0                          
    0:02:30  147235.5      0.05       3.4       0.0                          
    0:02:30  147235.5      0.05       3.4       0.0                          
    0:02:31  147235.5      0.05       3.4       0.0                          
    0:02:32  146954.4      0.05       3.7       0.0                          
    0:02:32  146950.4      0.06       3.7       0.0                          
    0:02:32  146950.4      0.06       3.7       0.0                          
    0:02:32  146950.4      0.06       3.7       0.0                          
    0:02:33  146950.4      0.06       3.7       0.0                          
    0:02:33  146950.4      0.06       3.7       0.0                          
    0:02:33  146950.4      0.06       3.7       0.0                          
    0:02:33  146958.3      0.05       3.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:33  146991.3      0.05       3.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  147002.0      0.05       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147004.6      0.05       3.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147010.7      0.04       3.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147013.9      0.04       3.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147016.6      0.04       3.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147021.1      0.04       3.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:34  147023.0      0.04       3.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147026.2      0.04       3.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147029.1      0.04       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147034.7      0.04       3.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147040.5      0.04       3.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147042.1      0.04       3.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147042.7      0.04       3.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147045.1      0.04       3.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147053.6      0.04       2.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:35  147055.7      0.04       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147057.3      0.04       2.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147057.3      0.04       2.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147059.4      0.04       2.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147063.4      0.04       2.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147067.9      0.04       2.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:35  147070.9      0.04       2.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147071.4      0.04       2.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147075.9      0.04       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147078.3      0.04       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147085.0      0.04       2.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147090.5      0.04       2.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147094.5      0.04       2.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:36  147103.8      0.04       2.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147104.9      0.04       2.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147111.0      0.04       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147118.7      0.04       2.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:36  147126.7      0.04       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147131.2      0.04       2.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147135.2      0.04       2.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:36  147145.9      0.04       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147147.7      0.04       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147153.9      0.04       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147155.2      0.04       2.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147161.8      0.04       2.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147171.1      0.04       2.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:37  147175.9      0.04       2.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147183.1      0.04       2.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:37  147192.4      0.04       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147197.7      0.04       2.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147198.3      0.04       2.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147199.1      0.04       2.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147202.5      0.04       2.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147205.7      0.04       2.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147207.1      0.04       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147209.2      0.04       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147211.6      0.04       2.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147216.1      0.04       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147217.4      0.04       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147219.0      0.04       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147218.5      0.04       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147218.5      0.03       2.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147220.1      0.03       2.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147220.9      0.03       2.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:39  147223.3      0.03       2.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:39  147231.5      0.03       2.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147235.3      0.03       2.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147237.6      0.03       2.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:39  147238.2      0.03       2.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147238.7      0.03       2.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147242.7      0.03       2.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147244.6      0.03       1.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147252.8      0.03       1.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147254.9      0.03       1.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147256.3      0.03       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147256.3      0.03       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147258.7      0.03       1.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:39  147263.2      0.03       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147263.7      0.03       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147266.1      0.03       1.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147266.4      0.03       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147274.1      0.03       1.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147278.3      0.03       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147292.2      0.03       1.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147298.6      0.03       1.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:40  147301.5      0.03       1.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147302.0      0.03       1.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147301.8      0.03       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147303.1      0.03       1.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147304.7      0.03       1.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147306.0      0.03       1.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:41  147305.7      0.03       1.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:41  147306.3      0.03       1.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:41  147309.5      0.03       1.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:41  147310.3      0.03       1.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:41  147314.0      0.03       1.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:41  147316.1      0.03       1.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:41  147318.8      0.03       1.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:41  147319.8      0.03       1.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:41  147319.8      0.03       1.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:41  147321.7      0.03       1.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:41  147323.0      0.03       1.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:41  147324.1      0.03       1.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:42  147323.8      0.03       1.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:42  147326.2      0.03       1.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:42  147327.0      0.03       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:42  147327.0      0.03       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:42  147326.8      0.03       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:42  147328.1      0.03       1.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:42  147331.3      0.03       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:42  147331.8      0.03       1.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:42  147332.9      0.03       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:42  147334.7      0.03       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:42  147335.0      0.03       1.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:42  147337.7      0.03       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147337.4      0.03       1.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147340.6      0.03       1.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147340.3      0.03       1.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147340.6      0.03       1.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147347.2      0.03       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147347.0      0.03       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147347.5      0.03       1.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147349.9      0.03       1.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147351.5      0.03       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147352.3      0.03       1.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147356.8      0.03       1.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:43  147357.9      0.03       1.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147357.9      0.03       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147358.9      0.03       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147361.3      0.03       1.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147363.2      0.03       1.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147363.2      0.03       1.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147364.0      0.03       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147365.6      0.03       1.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147364.5      0.03       1.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147369.3      0.03       1.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147370.9      0.03       1.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147372.2      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147373.6      0.03       1.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147374.9      0.03       1.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147378.1      0.03       1.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147381.6      0.03       1.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147384.2      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147384.5      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147391.4      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147393.5      0.03       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147394.6      0.03       1.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  147394.6      0.03       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147398.6      0.03       1.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:45  147400.4      0.03       1.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147404.7      0.03       1.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147404.7      0.03       1.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:46  147407.6      0.03       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:46  147408.4      0.03       1.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:46  147410.3      0.03       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:46  147410.3      0.03       1.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  147410.3      0.03       1.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:46  147412.7      0.03       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:46  147414.3      0.03       1.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:46  147415.9      0.03       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:46  147415.9      0.02       1.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:47  147411.9      0.02       1.3       0.0                          
    0:02:51  147348.8      0.02       1.3       0.0                          
    0:02:51  147334.7      0.02       1.3       0.0                          
    0:02:51  147323.6      0.02       1.3       0.0                          
    0:02:51  147313.5      0.02       1.3       0.0                          
    0:02:51  147300.4      0.02       1.3       0.0                          
    0:02:51  147290.0      0.02       1.3       0.0                          
    0:02:51  147282.6      0.02       1.3       0.0                          
    0:02:51  147274.1      0.02       1.3       0.0                          
    0:02:51  147262.1      0.02       1.3       0.0                          
    0:02:52  147255.5      0.02       1.3       0.0                          
    0:02:52  147139.5      0.02       1.3       0.0                          
    0:02:52  146985.5      0.02       1.3       0.0                          
    0:02:53  146833.9      0.02       1.3       0.0                          
    0:02:53  146681.4      0.02       1.3       0.0                          
    0:02:53  146527.4      0.02       1.3       0.0                          
    0:02:54  146375.8      0.02       1.3       0.0                          
    0:02:54  146223.4      0.02       1.3       0.0                          
    0:02:54  146118.1      0.02       1.3       0.0                          
    0:02:55  146084.3      0.02       1.3       0.0                          
    0:02:55  146060.3      0.02       1.3       0.0                          
    0:02:56  146045.4      0.02       1.3       0.0                          
    0:02:56  146023.4      0.02       1.3       0.0                          
    0:02:56  146020.4      0.02       1.3       0.0                          
    0:02:57  146017.5      0.02       1.3       0.0                          
    0:02:57  146014.8      0.02       1.3       0.0                          
    0:02:57  146013.0      0.02       1.3       0.0                          
    0:02:57  146011.1      0.02       1.3       0.0                          
    0:02:57  146009.8      0.02       1.3       0.0                          
    0:02:57  146008.7      0.02       1.3       0.0                          
    0:03:00  146003.7      0.02       1.3       0.0                          
    0:03:00  145949.9      0.04       1.5       0.0                          
    0:03:01  145948.9      0.04       1.5       0.0                          
    0:03:01  145948.9      0.04       1.5       0.0                          
    0:03:01  145948.9      0.04       1.5       0.0                          
    0:03:01  145948.9      0.04       1.5       0.0                          
    0:03:01  145948.9      0.04       1.5       0.0                          
    0:03:01  145948.9      0.04       1.5       0.0                          
    0:03:01  145948.9      0.03       1.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:01  145953.4      0.03       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:01  145961.1      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:01  145961.6      0.03       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:02  145964.0      0.03       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:02  145966.7      0.03       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:02  145970.7      0.03       1.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:02  145973.6      0.03       1.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:02  145977.3      0.03       1.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:02  145982.4      0.02       1.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:02  145986.1      0.02       1.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  145989.0      0.02       1.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:02  145989.0      0.02       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:02  145990.4      0.02       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:02  145991.7      0.02       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:03  145992.0      0.02       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:03  145992.2      0.02       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:03  145993.8      0.02       1.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:03  145994.1      0.02       1.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:03  145998.1      0.02       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:03  146002.3      0.02       1.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:03  146005.5      0.02       1.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:03  146006.9      0.02       1.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:03  146008.5      0.02       1.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:03  146008.7      0.02       1.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:03  146012.2      0.02       1.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  146014.8      0.02       1.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146015.6      0.02       1.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146019.9      0.02       1.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146022.3      0.02       1.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146023.1      0.02       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146023.6      0.02       1.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146022.8      0.02       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146024.2      0.02       1.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146024.2      0.02       1.2       0.0                          
    0:03:05  146023.9      0.02       1.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:05  146028.7      0.02       1.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:05  146031.9      0.02       1.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:05  146033.7      0.02       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:05  146036.9      0.02       1.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:05  146039.8      0.02       1.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:05  146042.0      0.02       1.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:05  146047.0      0.02       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:05  146052.1      0.02       1.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:05  146054.7      0.02       1.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:05  146056.3      0.02       1.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:06  146058.2      0.02       1.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:06  146059.5      0.02       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:06  146061.9      0.02       1.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:06  146064.9      0.02       1.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  146064.9      0.02       1.1       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1503 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 17768 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:44:35 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              62896.498483
Buf/Inv area:                     3897.432008
Noncombinational area:           83168.355127
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                146064.853610
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:44:43 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  57.0168 mW   (93%)
  Net Switching Power  =   4.3736 mW    (7%)
                         ---------
Total Dynamic Power    =  61.3904 mW  (100%)

Cell Leakage Power     =   3.0799 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.5279e+04          655.7296        1.4022e+06        5.7337e+04  (  88.93%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.7382e+03        3.7179e+03        1.6778e+06        7.1338e+03  (  11.07%)
--------------------------------------------------------------------------------------------------
Total          5.7017e+04 uW     4.3736e+03 uW     3.0799e+06 nW     6.4470e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:44:43 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[15].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[5]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri[5]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out[5] (memory_b16_SIZE20_LOGSIZE5_10)
                                                          0.00       0.22 f
  path/genblk1[15].path/Mat_a_Mem/data_out[5] (seqMemory_b16_SIZE20_10)
                                                          0.00       0.22 f
  path/genblk1[15].path/path/in0[5] (mac_b16_g1_5)        0.00       0.22 f
  path/genblk1[15].path/path/mult_21/a[5] (mac_b16_g1_5_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[15].path/path/mult_21/U918/Z (XOR2_X1)     0.08       0.29 f
  path/genblk1[15].path/path/mult_21/U917/ZN (NAND2_X1)
                                                          0.04       0.33 r
  path/genblk1[15].path/path/mult_21/U760/Z (BUF_X1)      0.04       0.37 r
  path/genblk1[15].path/path/mult_21/U1338/ZN (OAI22_X1)
                                                          0.04       0.41 f
  path/genblk1[15].path/path/mult_21/U295/CO (FA_X1)      0.10       0.51 f
  path/genblk1[15].path/path/mult_21/U287/S (FA_X1)       0.11       0.63 f
  path/genblk1[15].path/path/mult_21/U285/S (FA_X1)       0.14       0.77 r
  path/genblk1[15].path/path/mult_21/U284/S (FA_X1)       0.12       0.89 f
  path/genblk1[15].path/path/mult_21/U1119/ZN (NOR2_X1)
                                                          0.04       0.93 r
  path/genblk1[15].path/path/mult_21/U1265/ZN (OAI21_X1)
                                                          0.03       0.96 f
  path/genblk1[15].path/path/mult_21/U1157/ZN (AOI21_X1)
                                                          0.05       1.01 r
  path/genblk1[15].path/path/mult_21/U1324/ZN (OAI21_X1)
                                                          0.04       1.05 f
  path/genblk1[15].path/path/mult_21/U912/ZN (AOI21_X1)
                                                          0.04       1.09 r
  path/genblk1[15].path/path/mult_21/U1301/ZN (OAI21_X1)
                                                          0.03       1.12 f
  path/genblk1[15].path/path/mult_21/U904/ZN (AOI21_X1)
                                                          0.04       1.16 r
  path/genblk1[15].path/path/mult_21/U1362/ZN (OAI21_X1)
                                                          0.03       1.20 f
  path/genblk1[15].path/path/mult_21/U906/ZN (AOI21_X1)
                                                          0.04       1.24 r
  path/genblk1[15].path/path/mult_21/U1367/ZN (OAI21_X1)
                                                          0.03       1.27 f
  path/genblk1[15].path/path/mult_21/U56/CO (FA_X1)       0.10       1.37 f
  path/genblk1[15].path/path/mult_21/U877/ZN (NAND2_X1)
                                                          0.04       1.41 r
  path/genblk1[15].path/path/mult_21/U872/ZN (NAND3_X1)
                                                          0.04       1.45 f
  path/genblk1[15].path/path/mult_21/U889/ZN (NAND2_X1)
                                                          0.04       1.48 r
  path/genblk1[15].path/path/mult_21/U891/ZN (NAND3_X1)
                                                          0.04       1.53 f
  path/genblk1[15].path/path/mult_21/U709/ZN (NAND2_X1)
                                                          0.04       1.56 r
  path/genblk1[15].path/path/mult_21/U883/ZN (NAND3_X1)
                                                          0.03       1.60 f
  path/genblk1[15].path/path/mult_21/U901/ZN (NAND2_X1)
                                                          0.03       1.62 r
  path/genblk1[15].path/path/mult_21/U843/ZN (AND3_X1)
                                                          0.05       1.67 r
  path/genblk1[15].path/path/mult_21/product[31] (mac_b16_g1_5_DW_mult_tc_1)
                                                          0.00       1.67 r
  path/genblk1[15].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.69       1.69
  clock network delay (ideal)                             0.00       1.69
  path/genblk1[15].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       1.69 r
  library setup time                                     -0.03       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
