{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 15:17:33 2019 " "Info: Processing started: Fri May 03 15:17:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FiniteStateMachine -c FiniteStateMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FiniteStateMachine -c FiniteStateMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock\[1\] " "Info: Assuming node \"clock\[1\]\" is an undefined clock" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL:C2\|altpll:altpll_component\|_clk0 register SYNC:C1\|HPOS\[1\] register SYNC:C1\|R\[0\] 1.692 ns " "Info: Slack time is 1.692 ns for clock \"PLL:C2\|altpll:altpll_component\|_clk0\" between source register \"SYNC:C1\|HPOS\[1\]\" and destination register \"SYNC:C1\|R\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "132.15 MHz 7.567 ns " "Info: Fmax is 132.15 MHz (period= 7.567 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.015 ns + Largest register register " "Info: + Largest register to register requirement is 9.015 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.259 ns + " "Info: + Setup relationship between source and destination is 9.259 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.836 ns " "Info: + Latch edge is 6.836 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:C2\|altpll:altpll_component\|_clk0 9.259 ns -2.423 ns  50 " "Info: Clock period of Destination clock \"PLL:C2\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.423 ns " "Info: - Launch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:C2\|altpll:altpll_component\|_clk0 9.259 ns -2.423 ns  50 " "Info: Clock period of Source clock \"PLL:C2\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns + Largest " "Info: + Largest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:C2\|altpll:altpll_component\|_clk0 destination 2.498 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL:C2\|altpll:altpll_component\|_clk0\" to destination register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:C2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:C2\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:C2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns PLL:C2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 27 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 27; COMB Node = 'PLL:C2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.498 ns SYNC:C1\|R\[0\] 3 REG LCFF_X30_Y18_N1 4 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.498 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 4; REG Node = 'SYNC:C1\|R\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|R[0] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.10 % ) " "Info: Total cell delay = 0.602 ns ( 24.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.896 ns ( 75.90 % ) " "Info: Total interconnect delay = 1.896 ns ( 75.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|R[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|R[0] {} } { 0.000ns 0.918ns 0.978ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:C2\|altpll:altpll_component\|_clk0 source 2.503 ns - Longest register " "Info: - Longest clock path from clock \"PLL:C2\|altpll:altpll_component\|_clk0\" to source register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:C2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:C2\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:C2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns PLL:C2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 27 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 27; COMB Node = 'PLL:C2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.503 ns SYNC:C1\|HPOS\[1\] 3 REG LCFF_X31_Y17_N3 3 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.503 ns; Loc. = LCFF_X31_Y17_N3; Fanout = 3; REG Node = 'SYNC:C1\|HPOS\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[1] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.05 % ) " "Info: Total cell delay = 0.602 ns ( 24.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 75.95 % ) " "Info: Total interconnect delay = 1.901 ns ( 75.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[1] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|R[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|R[0] {} } { 0.000ns 0.918ns 0.978ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[1] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|R[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|R[0] {} } { 0.000ns 0.918ns 0.978ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[1] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.323 ns - Longest register register " "Info: - Longest register to register delay is 7.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SYNC:C1\|HPOS\[1\] 1 REG LCFF_X31_Y17_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y17_N3; Fanout = 3; REG Node = 'SYNC:C1\|HPOS\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYNC:C1|HPOS[1] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.455 ns) 1.081 ns SYNC:C1\|process_0~2 2 COMB LCCOMB_X30_Y17_N0 3 " "Info: 2: + IC(0.626 ns) + CELL(0.455 ns) = 1.081 ns; Loc. = LCCOMB_X30_Y17_N0; Fanout = 3; COMB Node = 'SYNC:C1\|process_0~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { SYNC:C1|HPOS[1] SYNC:C1|process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 1.553 ns SYNC:C1\|LessThan8~0 3 COMB LCCOMB_X30_Y17_N12 4 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.553 ns; Loc. = LCCOMB_X30_Y17_N12; Fanout = 4; COMB Node = 'SYNC:C1\|LessThan8~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { SYNC:C1|process_0~2 SYNC:C1|LessThan8~0 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.544 ns) 2.425 ns SYNC:C1\|process_0~19 4 COMB LCCOMB_X30_Y17_N6 1 " "Info: 4: + IC(0.328 ns) + CELL(0.544 ns) = 2.425 ns; Loc. = LCCOMB_X30_Y17_N6; Fanout = 1; COMB Node = 'SYNC:C1\|process_0~19'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { SYNC:C1|LessThan8~0 SYNC:C1|process_0~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.545 ns) 3.289 ns SYNC:C1\|process_0~20 5 COMB LCCOMB_X30_Y17_N24 5 " "Info: 5: + IC(0.319 ns) + CELL(0.545 ns) = 3.289 ns; Loc. = LCCOMB_X30_Y17_N24; Fanout = 5; COMB Node = 'SYNC:C1\|process_0~20'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { SYNC:C1|process_0~19 SYNC:C1|process_0~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.322 ns) 4.793 ns SYNC:C1\|R~5 6 COMB LCCOMB_X27_Y18_N14 1 " "Info: 6: + IC(1.182 ns) + CELL(0.322 ns) = 4.793 ns; Loc. = LCCOMB_X27_Y18_N14; Fanout = 1; COMB Node = 'SYNC:C1\|R~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { SYNC:C1|process_0~20 SYNC:C1|R~5 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.545 ns) 6.126 ns SYNC:C1\|R~6 7 COMB LCCOMB_X30_Y18_N28 1 " "Info: 7: + IC(0.788 ns) + CELL(0.545 ns) = 6.126 ns; Loc. = LCCOMB_X30_Y18_N28; Fanout = 1; COMB Node = 'SYNC:C1\|R~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { SYNC:C1|R~5 SYNC:C1|R~6 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 6.603 ns SYNC:C1\|R~7 8 COMB LCCOMB_X30_Y18_N14 1 " "Info: 8: + IC(0.299 ns) + CELL(0.178 ns) = 6.603 ns; Loc. = LCCOMB_X30_Y18_N14; Fanout = 1; COMB Node = 'SYNC:C1\|R~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { SYNC:C1|R~6 SYNC:C1|R~7 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 7.227 ns SYNC:C1\|R~16 9 COMB LCCOMB_X30_Y18_N0 1 " "Info: 9: + IC(0.302 ns) + CELL(0.322 ns) = 7.227 ns; Loc. = LCCOMB_X30_Y18_N0; Fanout = 1; COMB Node = 'SYNC:C1\|R~16'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { SYNC:C1|R~7 SYNC:C1|R~16 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.323 ns SYNC:C1\|R\[0\] 10 REG LCFF_X30_Y18_N1 4 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 7.323 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 4; REG Node = 'SYNC:C1\|R\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { SYNC:C1|R~16 SYNC:C1|R[0] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.185 ns ( 43.49 % ) " "Info: Total cell delay = 3.185 ns ( 43.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.138 ns ( 56.51 % ) " "Info: Total interconnect delay = 4.138 ns ( 56.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { SYNC:C1|HPOS[1] SYNC:C1|process_0~2 SYNC:C1|LessThan8~0 SYNC:C1|process_0~19 SYNC:C1|process_0~20 SYNC:C1|R~5 SYNC:C1|R~6 SYNC:C1|R~7 SYNC:C1|R~16 SYNC:C1|R[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.323 ns" { SYNC:C1|HPOS[1] {} SYNC:C1|process_0~2 {} SYNC:C1|LessThan8~0 {} SYNC:C1|process_0~19 {} SYNC:C1|process_0~20 {} SYNC:C1|R~5 {} SYNC:C1|R~6 {} SYNC:C1|R~7 {} SYNC:C1|R~16 {} SYNC:C1|R[0] {} } { 0.000ns 0.626ns 0.294ns 0.328ns 0.319ns 1.182ns 0.788ns 0.299ns 0.302ns 0.000ns } { 0.000ns 0.455ns 0.178ns 0.544ns 0.545ns 0.322ns 0.545ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|R[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|R[0] {} } { 0.000ns 0.918ns 0.978ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[1] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { SYNC:C1|HPOS[1] SYNC:C1|process_0~2 SYNC:C1|LessThan8~0 SYNC:C1|process_0~19 SYNC:C1|process_0~20 SYNC:C1|R~5 SYNC:C1|R~6 SYNC:C1|R~7 SYNC:C1|R~16 SYNC:C1|R[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.323 ns" { SYNC:C1|HPOS[1] {} SYNC:C1|process_0~2 {} SYNC:C1|LessThan8~0 {} SYNC:C1|process_0~19 {} SYNC:C1|process_0~20 {} SYNC:C1|R~5 {} SYNC:C1|R~6 {} SYNC:C1|R~7 {} SYNC:C1|R~16 {} SYNC:C1|R[0] {} } { 0.000ns 0.626ns 0.294ns 0.328ns 0.319ns 1.182ns 0.788ns 0.299ns 0.302ns 0.000ns } { 0.000ns 0.455ns 0.178ns 0.544ns 0.545ns 0.322ns 0.545ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock\[0\] " "Info: No valid register-to-register data paths exist for clock \"clock\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock\[1\] register clock_cycles\[9\] register state_current.S4 124.41 MHz 8.038 ns Internal " "Info: Clock \"clock\[1\]\" has Internal fmax of 124.41 MHz between source register \"clock_cycles\[9\]\" and destination register \"state_current.S4\" (period= 8.038 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.807 ns + Longest register register " "Info: + Longest register to register delay is 7.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_cycles\[9\] 1 REG LCFF_X47_Y8_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y8_N21; Fanout = 3; REG Node = 'clock_cycles\[9\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_cycles[9] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.545 ns) 0.940 ns LessThan0~7 2 COMB LCCOMB_X47_Y8_N0 1 " "Info: 2: + IC(0.395 ns) + CELL(0.545 ns) = 0.940 ns; Loc. = LCCOMB_X47_Y8_N0; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { clock_cycles[9] LessThan0~7 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 328 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.545 ns) 2.633 ns LessThan0~8 3 COMB LCCOMB_X46_Y7_N12 1 " "Info: 3: + IC(1.148 ns) + CELL(0.545 ns) = 2.633 ns; Loc. = LCCOMB_X46_Y7_N12; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { LessThan0~7 LessThan0~8 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 328 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.542 ns) 3.489 ns LessThan0~9 4 COMB LCCOMB_X46_Y7_N22 3 " "Info: 4: + IC(0.314 ns) + CELL(0.542 ns) = 3.489 ns; Loc. = LCCOMB_X46_Y7_N22; Fanout = 3; COMB Node = 'LessThan0~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 328 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.516 ns) 4.302 ns state_current~20 5 COMB LCCOMB_X46_Y7_N24 16 " "Info: 5: + IC(0.297 ns) + CELL(0.516 ns) = 4.302 ns; Loc. = LCCOMB_X46_Y7_N24; Fanout = 16; COMB Node = 'state_current~20'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { LessThan0~9 state_current~20 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.747 ns) + CELL(0.758 ns) 7.807 ns state_current.S4 6 REG LCFF_X29_Y14_N19 9 " "Info: 6: + IC(2.747 ns) + CELL(0.758 ns) = 7.807 ns; Loc. = LCFF_X29_Y14_N19; Fanout = 9; REG Node = 'state_current.S4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.505 ns" { state_current~20 state_current.S4 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.906 ns ( 37.22 % ) " "Info: Total cell delay = 2.906 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.901 ns ( 62.78 % ) " "Info: Total interconnect delay = 4.901 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.807 ns" { clock_cycles[9] LessThan0~7 LessThan0~8 LessThan0~9 state_current~20 state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.807 ns" { clock_cycles[9] {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} state_current~20 {} state_current.S4 {} } { 0.000ns 0.395ns 1.148ns 0.314ns 0.297ns 2.747ns } { 0.000ns 0.545ns 0.545ns 0.542ns 0.516ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock\[1\] destination 2.849 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\[1\]\" to destination register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock\[1\] 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock[1] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock\[1\]~clkctrl 2 COMB CLKCTRL_G10 56 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 56; COMB Node = 'clock\[1\]~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock[1] clock[1]~clkctrl } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.849 ns state_current.S4 3 REG LCFF_X29_Y14_N19 9 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X29_Y14_N19; Fanout = 9; REG Node = 'state_current.S4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock[1]~clkctrl state_current.S4 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.14 % ) " "Info: Total cell delay = 1.628 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock[1] clock[1]~clkctrl state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} state_current.S4 {} } { 0.000ns 0.000ns 0.232ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock\[1\] source 2.841 ns - Longest register " "Info: - Longest clock path from clock \"clock\[1\]\" to source register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock\[1\] 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock[1] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock\[1\]~clkctrl 2 COMB CLKCTRL_G10 56 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 56; COMB Node = 'clock\[1\]~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock[1] clock[1]~clkctrl } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.841 ns clock_cycles\[9\] 3 REG LCFF_X47_Y8_N21 3 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.841 ns; Loc. = LCFF_X47_Y8_N21; Fanout = 3; REG Node = 'clock_cycles\[9\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock[1]~clkctrl clock_cycles[9] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.30 % ) " "Info: Total cell delay = 1.628 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.213 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock[1] clock[1]~clkctrl clock_cycles[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} clock_cycles[9] {} } { 0.000ns 0.000ns 0.232ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock[1] clock[1]~clkctrl state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} state_current.S4 {} } { 0.000ns 0.000ns 0.232ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock[1] clock[1]~clkctrl clock_cycles[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} clock_cycles[9] {} } { 0.000ns 0.000ns 0.232ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 325 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.807 ns" { clock_cycles[9] LessThan0~7 LessThan0~8 LessThan0~9 state_current~20 state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.807 ns" { clock_cycles[9] {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} state_current~20 {} state_current.S4 {} } { 0.000ns 0.395ns 1.148ns 0.314ns 0.297ns 2.747ns } { 0.000ns 0.545ns 0.545ns 0.542ns 0.516ns 0.758ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock[1] clock[1]~clkctrl state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} state_current.S4 {} } { 0.000ns 0.000ns 0.232ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock[1] clock[1]~clkctrl clock_cycles[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} clock_cycles[9] {} } { 0.000ns 0.000ns 0.232ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL:C2\|altpll:altpll_component\|_clk0 register SYNC:C1\|HPOS\[0\] register SYNC:C1\|HPOS\[0\] 968 ps " "Info: Minimum slack time is 968 ps for clock \"PLL:C2\|altpll:altpll_component\|_clk0\" between source register \"SYNC:C1\|HPOS\[0\]\" and destination register \"SYNC:C1\|HPOS\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.977 ns + Shortest register register " "Info: + Shortest register to register delay is 0.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SYNC:C1\|HPOS\[0\] 1 REG LCFF_X31_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'SYNC:C1\|HPOS\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYNC:C1|HPOS[0] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.521 ns) 0.881 ns SYNC:C1\|HPOS\[0\]~11 2 COMB LCCOMB_X31_Y17_N0 1 " "Info: 2: + IC(0.360 ns) + CELL(0.521 ns) = 0.881 ns; Loc. = LCCOMB_X31_Y17_N0; Fanout = 1; COMB Node = 'SYNC:C1\|HPOS\[0\]~11'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { SYNC:C1|HPOS[0] SYNC:C1|HPOS[0]~11 } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.977 ns SYNC:C1\|HPOS\[0\] 3 REG LCFF_X31_Y17_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.977 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'SYNC:C1\|HPOS\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { SYNC:C1|HPOS[0]~11 SYNC:C1|HPOS[0] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.617 ns ( 63.15 % ) " "Info: Total cell delay = 0.617 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.360 ns ( 36.85 % ) " "Info: Total interconnect delay = 0.360 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { SYNC:C1|HPOS[0] SYNC:C1|HPOS[0]~11 SYNC:C1|HPOS[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.977 ns" { SYNC:C1|HPOS[0] {} SYNC:C1|HPOS[0]~11 {} SYNC:C1|HPOS[0] {} } { 0.000ns 0.360ns 0.000ns } { 0.000ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.423 ns " "Info: + Latch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:C2\|altpll:altpll_component\|_clk0 9.259 ns -2.423 ns  50 " "Info: Clock period of Destination clock \"PLL:C2\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.423 ns " "Info: - Launch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:C2\|altpll:altpll_component\|_clk0 9.259 ns -2.423 ns  50 " "Info: Clock period of Source clock \"PLL:C2\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:C2\|altpll:altpll_component\|_clk0 destination 2.503 ns + Longest register " "Info: + Longest clock path from clock \"PLL:C2\|altpll:altpll_component\|_clk0\" to destination register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:C2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:C2\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:C2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns PLL:C2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 27 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 27; COMB Node = 'PLL:C2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.503 ns SYNC:C1\|HPOS\[0\] 3 REG LCFF_X31_Y17_N1 3 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.503 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'SYNC:C1\|HPOS\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[0] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.05 % ) " "Info: Total cell delay = 0.602 ns ( 24.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 75.95 % ) " "Info: Total interconnect delay = 1.901 ns ( 75.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[0] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:C2\|altpll:altpll_component\|_clk0 source 2.503 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL:C2\|altpll:altpll_component\|_clk0\" to source register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:C2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:C2\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:C2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns PLL:C2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 27 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 27; COMB Node = 'PLL:C2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.503 ns SYNC:C1\|HPOS\[0\] 3 REG LCFF_X31_Y17_N1 3 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.503 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'SYNC:C1\|HPOS\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[0] } "NODE_NAME" } } { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.05 % ) " "Info: Total cell delay = 0.602 ns ( 24.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 75.95 % ) " "Info: Total interconnect delay = 1.901 ns ( 75.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[0] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[0] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[0] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "SYNC.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/SYNC.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[0] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[0] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { SYNC:C1|HPOS[0] SYNC:C1|HPOS[0]~11 SYNC:C1|HPOS[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.977 ns" { SYNC:C1|HPOS[0] {} SYNC:C1|HPOS[0]~11 {} SYNC:C1|HPOS[0] {} } { 0.000ns 0.360ns 0.000ns } { 0.000ns 0.521ns 0.096ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 PLL:C2|altpll:altpll_component|_clk0~clkctrl SYNC:C1|HPOS[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[0] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { PLL:C2|altpll:altpll_component|_clk0 {} PLL:C2|altpll:altpll_component|_clk0~clkctrl {} SYNC:C1|HPOS[0] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state_current.S4 enable clock\[1\] 5.631 ns register " "Info: tsu for register \"state_current.S4\" (data pin = \"enable\", clock pin = \"clock\[1\]\") is 5.631 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.518 ns + Longest pin register " "Info: + Longest pin to register delay is 8.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns enable 1 PIN PIN_L2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 2; PIN Node = 'enable'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.540 ns) + CELL(0.458 ns) 4.024 ns state_current~19 2 COMB LCCOMB_X46_Y7_N18 1 " "Info: 2: + IC(2.540 ns) + CELL(0.458 ns) = 4.024 ns; Loc. = LCCOMB_X46_Y7_N18; Fanout = 1; COMB Node = 'state_current~19'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { enable state_current~19 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.455 ns) 5.013 ns state_current~20 3 COMB LCCOMB_X46_Y7_N24 16 " "Info: 3: + IC(0.534 ns) + CELL(0.455 ns) = 5.013 ns; Loc. = LCCOMB_X46_Y7_N24; Fanout = 16; COMB Node = 'state_current~20'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { state_current~19 state_current~20 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.747 ns) + CELL(0.758 ns) 8.518 ns state_current.S4 4 REG LCFF_X29_Y14_N19 9 " "Info: 4: + IC(2.747 ns) + CELL(0.758 ns) = 8.518 ns; Loc. = LCFF_X29_Y14_N19; Fanout = 9; REG Node = 'state_current.S4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.505 ns" { state_current~20 state_current.S4 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.697 ns ( 31.66 % ) " "Info: Total cell delay = 2.697 ns ( 31.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.821 ns ( 68.34 % ) " "Info: Total interconnect delay = 5.821 ns ( 68.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.518 ns" { enable state_current~19 state_current~20 state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.518 ns" { enable {} enable~combout {} state_current~19 {} state_current~20 {} state_current.S4 {} } { 0.000ns 0.000ns 2.540ns 0.534ns 2.747ns } { 0.000ns 1.026ns 0.458ns 0.455ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock\[1\] destination 2.849 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\[1\]\" to destination register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock\[1\] 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock[1] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock\[1\]~clkctrl 2 COMB CLKCTRL_G10 56 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 56; COMB Node = 'clock\[1\]~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock[1] clock[1]~clkctrl } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.849 ns state_current.S4 3 REG LCFF_X29_Y14_N19 9 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X29_Y14_N19; Fanout = 9; REG Node = 'state_current.S4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock[1]~clkctrl state_current.S4 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.14 % ) " "Info: Total cell delay = 1.628 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock[1] clock[1]~clkctrl state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} state_current.S4 {} } { 0.000ns 0.000ns 0.232ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.518 ns" { enable state_current~19 state_current~20 state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.518 ns" { enable {} enable~combout {} state_current~19 {} state_current~20 {} state_current.S4 {} } { 0.000ns 0.000ns 2.540ns 0.534ns 2.747ns } { 0.000ns 1.026ns 0.458ns 0.455ns 0.758ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock[1] clock[1]~clkctrl state_current.S4 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} state_current.S4 {} } { 0.000ns 0.000ns 0.232ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock\[1\] SEG3\[2\] seconds\[7\] 44.172 ns register " "Info: tco from clock \"clock\[1\]\" to destination pin \"SEG3\[2\]\" through register \"seconds\[7\]\" is 44.172 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock\[1\] source 2.841 ns + Longest register " "Info: + Longest clock path from clock \"clock\[1\]\" to source register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock\[1\] 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock[1] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock\[1\]~clkctrl 2 COMB CLKCTRL_G10 56 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 56; COMB Node = 'clock\[1\]~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock[1] clock[1]~clkctrl } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.841 ns seconds\[7\] 3 REG LCFF_X46_Y8_N21 11 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.841 ns; Loc. = LCFF_X46_Y8_N21; Fanout = 11; REG Node = 'seconds\[7\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock[1]~clkctrl seconds[7] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.30 % ) " "Info: Total cell delay = 1.628 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.213 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock[1] clock[1]~clkctrl seconds[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} seconds[7] {} } { 0.000ns 0.000ns 0.232ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 325 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "41.054 ns + Longest register pin " "Info: + Longest register to pin delay is 41.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seconds\[7\] 1 REG LCFF_X46_Y8_N21 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y8_N21; Fanout = 11; REG Node = 'seconds\[7\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seconds[7] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.495 ns) 1.721 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_3_result_int\[1\]~1 2 COMB LCCOMB_X44_Y9_N8 2 " "Info: 2: + IC(1.226 ns) + CELL(0.495 ns) = 1.721 ns; Loc. = LCCOMB_X44_Y9_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { seconds[7] lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.801 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_3_result_int\[2\]~3 3 COMB LCCOMB_X44_Y9_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.801 ns; Loc. = LCCOMB_X44_Y9_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[1]~1 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.881 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_3_result_int\[3\]~5 4 COMB LCCOMB_X44_Y9_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.881 ns; Loc. = LCCOMB_X44_Y9_N12; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[2]~3 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.339 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_3_result_int\[4\]~6 5 COMB LCCOMB_X44_Y9_N14 14 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 2.339 ns; Loc. = LCCOMB_X44_Y9_N14; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.521 ns) 3.750 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[15\]~62 6 COMB LCCOMB_X40_Y9_N2 2 " "Info: 6: + IC(0.890 ns) + CELL(0.521 ns) = 3.750 ns; Loc. = LCCOMB_X40_Y9_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[15\]~62'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[4]~6 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~62 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.517 ns) 5.104 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_4_result_int\[1\]~1 7 COMB LCCOMB_X44_Y9_N18 2 " "Info: 7: + IC(0.837 ns) + CELL(0.517 ns) = 5.104 ns; Loc. = LCCOMB_X44_Y9_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~62 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.184 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_4_result_int\[2\]~3 8 COMB LCCOMB_X44_Y9_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.184 ns; Loc. = LCCOMB_X44_Y9_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[1]~1 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.264 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_4_result_int\[3\]~5 9 COMB LCCOMB_X44_Y9_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.264 ns; Loc. = LCCOMB_X44_Y9_N22; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[2]~3 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.344 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_4_result_int\[4\]~7 10 COMB LCCOMB_X44_Y9_N24 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.344 ns; Loc. = LCCOMB_X44_Y9_N24; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.802 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_4_result_int\[5\]~8 11 COMB LCCOMB_X44_Y9_N26 14 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 5.802 ns; Loc. = LCCOMB_X44_Y9_N26; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[4]~7 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.178 ns) 6.604 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[20\]~68 12 COMB LCCOMB_X45_Y9_N26 2 " "Info: 12: + IC(0.624 ns) + CELL(0.178 ns) = 6.604 ns; Loc. = LCCOMB_X45_Y9_N26; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[20\]~68'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[5]~8 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[20]~68 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.517 ns) 7.655 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_5_result_int\[1\]~1 13 COMB LCCOMB_X45_Y9_N8 2 " "Info: 13: + IC(0.534 ns) + CELL(0.517 ns) = 7.655 ns; Loc. = LCCOMB_X45_Y9_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[20]~68 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.735 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_5_result_int\[2\]~3 14 COMB LCCOMB_X45_Y9_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 7.735 ns; Loc. = LCCOMB_X45_Y9_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[1]~1 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.815 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_5_result_int\[3\]~5 15 COMB LCCOMB_X45_Y9_N12 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 7.815 ns; Loc. = LCCOMB_X45_Y9_N12; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[2]~3 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 7.989 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_5_result_int\[4\]~7 16 COMB LCCOMB_X45_Y9_N14 1 " "Info: 16: + IC(0.000 ns) + CELL(0.174 ns) = 7.989 ns; Loc. = LCCOMB_X45_Y9_N14; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.447 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_5_result_int\[5\]~8 17 COMB LCCOMB_X45_Y9_N16 14 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 8.447 ns; Loc. = LCCOMB_X45_Y9_N16; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[4]~7 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.319 ns) 9.708 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[25\]~74 18 COMB LCCOMB_X45_Y10_N30 2 " "Info: 18: + IC(0.942 ns) + CELL(0.319 ns) = 9.708 ns; Loc. = LCCOMB_X45_Y10_N30; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[25\]~74'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[5]~8 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[25]~74 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.517 ns) 10.710 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[1\]~1 19 COMB LCCOMB_X45_Y10_N16 2 " "Info: 19: + IC(0.485 ns) + CELL(0.517 ns) = 10.710 ns; Loc. = LCCOMB_X45_Y10_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[25]~74 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.790 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[2\]~3 20 COMB LCCOMB_X45_Y10_N18 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 10.790 ns; Loc. = LCCOMB_X45_Y10_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[1]~1 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.870 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[3\]~5 21 COMB LCCOMB_X45_Y10_N20 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 10.870 ns; Loc. = LCCOMB_X45_Y10_N20; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[2]~3 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.950 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[4\]~7 22 COMB LCCOMB_X45_Y10_N22 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 10.950 ns; Loc. = LCCOMB_X45_Y10_N22; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.408 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[5\]~8 23 COMB LCCOMB_X45_Y10_N24 13 " "Info: 23: + IC(0.000 ns) + CELL(0.458 ns) = 11.408 ns; Loc. = LCCOMB_X45_Y10_N24; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[4]~7 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.544 ns) 12.331 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[32\]~101 24 COMB LCCOMB_X45_Y10_N12 3 " "Info: 24: + IC(0.379 ns) + CELL(0.544 ns) = 12.331 ns; Loc. = LCCOMB_X45_Y10_N12; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|StageOut\[32\]~101'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[5]~8 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[32]~101 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.517 ns) 14.025 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_7_result_int\[3\]~5 25 COMB LCCOMB_X45_Y13_N26 1 " "Info: 25: + IC(1.177 ns) + CELL(0.517 ns) = 14.025 ns; Loc. = LCCOMB_X45_Y13_N26; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[32]~101 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.105 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_7_result_int\[4\]~7 26 COMB LCCOMB_X45_Y13_N28 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 14.105 ns; Loc. = LCCOMB_X45_Y13_N28; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.563 ns lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_7_result_int\[5\]~8 27 COMB LCCOMB_X45_Y13_N30 13 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 14.563 ns; Loc. = LCCOMB_X45_Y13_N30; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[4]~7 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_a2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.177 ns) 15.939 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_7_result_int\[0\]~16 28 COMB LCCOMB_X45_Y11_N24 2 " "Info: 28: + IC(1.199 ns) + CELL(0.177 ns) = 15.939 ns; Loc. = LCCOMB_X45_Y11_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_7_result_int\[0\]~16'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[5]~8 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_7_result_int[0]~16 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.322 ns) 16.568 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|StageOut\[70\]~81 29 COMB LCCOMB_X45_Y11_N10 2 " "Info: 29: + IC(0.307 ns) + CELL(0.322 ns) = 16.568 ns; Loc. = LCCOMB_X45_Y11_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|StageOut\[70\]~81'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_7_result_int[0]~16 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[70]~81 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.517 ns) 17.966 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[1\]~1 30 COMB LCCOMB_X45_Y12_N6 2 " "Info: 30: + IC(0.881 ns) + CELL(0.517 ns) = 17.966 ns; Loc. = LCCOMB_X45_Y12_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[1\]~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[70]~81 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.046 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[2\]~3 31 COMB LCCOMB_X45_Y12_N8 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 18.046 ns; Loc. = LCCOMB_X45_Y12_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[1]~1 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.126 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[3\]~5 32 COMB LCCOMB_X45_Y12_N10 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 18.126 ns; Loc. = LCCOMB_X45_Y12_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[2]~3 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.206 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[4\]~7 33 COMB LCCOMB_X45_Y12_N12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 18.206 ns; Loc. = LCCOMB_X45_Y12_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[3]~5 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 18.380 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[5\]~9 34 COMB LCCOMB_X45_Y12_N14 2 " "Info: 34: + IC(0.000 ns) + CELL(0.174 ns) = 18.380 ns; Loc. = LCCOMB_X45_Y12_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[5\]~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[4]~7 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.460 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[6\]~11 35 COMB LCCOMB_X45_Y12_N16 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 18.460 ns; Loc. = LCCOMB_X45_Y12_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[6\]~11'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[5]~9 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.540 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[7\]~13 36 COMB LCCOMB_X45_Y12_N18 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 18.540 ns; Loc. = LCCOMB_X45_Y12_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[7\]~13'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[6]~11 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.620 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[8\]~15 37 COMB LCCOMB_X45_Y12_N20 1 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 18.620 ns; Loc. = LCCOMB_X45_Y12_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[8\]~15'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[7]~13 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 19.078 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[9\]~16 38 COMB LCCOMB_X45_Y12_N22 20 " "Info: 38: + IC(0.000 ns) + CELL(0.458 ns) = 19.078 ns; Loc. = LCCOMB_X45_Y12_N22; Fanout = 20; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_8_result_int\[9\]~16'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[8]~15 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[9]~16 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.521 ns) 20.529 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|StageOut\[81\]~116 39 COMB LCCOMB_X45_Y11_N30 3 " "Info: 39: + IC(0.930 ns) + CELL(0.521 ns) = 20.529 ns; Loc. = LCCOMB_X45_Y11_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|StageOut\[81\]~116'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[9]~16 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[81]~116 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.517 ns) 22.652 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[2\]~5 40 COMB LCCOMB_X44_Y12_N6 2 " "Info: 40: + IC(1.606 ns) + CELL(0.517 ns) = 22.652 ns; Loc. = LCCOMB_X44_Y12_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[2\]~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[81]~116 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.732 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[3\]~7 41 COMB LCCOMB_X44_Y12_N8 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 22.732 ns; Loc. = LCCOMB_X44_Y12_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[2]~5 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.812 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[4\]~9 42 COMB LCCOMB_X44_Y12_N10 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 22.812 ns; Loc. = LCCOMB_X44_Y12_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[3]~7 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.892 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[5\]~11 43 COMB LCCOMB_X44_Y12_N12 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 22.892 ns; Loc. = LCCOMB_X44_Y12_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 23.066 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[6\]~13 44 COMB LCCOMB_X44_Y12_N14 2 " "Info: 44: + IC(0.000 ns) + CELL(0.174 ns) = 23.066 ns; Loc. = LCCOMB_X44_Y12_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.146 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[7\]~15 45 COMB LCCOMB_X44_Y12_N16 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 23.146 ns; Loc. = LCCOMB_X44_Y12_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 23.226 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[8\]~17 46 COMB LCCOMB_X44_Y12_N18 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 23.226 ns; Loc. = LCCOMB_X44_Y12_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 23.684 ns lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[9\]~18 47 COMB LCCOMB_X44_Y12_N20 1 " "Info: 47: + IC(0.000 ns) + CELL(0.458 ns) = 23.684 ns; Loc. = LCCOMB_X44_Y12_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_q7m:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_45f:divider\|add_sub_9_result_int\[9\]~18'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_45f.tdf" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/db/alt_u_div_45f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.507 ns) 25.779 ns Equal94~0 48 COMB LCCOMB_X43_Y12_N4 2 " "Info: 48: + IC(1.588 ns) + CELL(0.507 ns) = 25.779 ns; Loc. = LCCOMB_X43_Y12_N4; Fanout = 2; COMB Node = 'Equal94~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[9]~18 Equal94~0 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.322 ns) 26.423 ns Equal103~2 49 COMB LCCOMB_X43_Y12_N24 6 " "Info: 49: + IC(0.322 ns) + CELL(0.322 ns) = 26.423 ns; Loc. = LCCOMB_X43_Y12_N24; Fanout = 6; COMB Node = 'Equal103~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { Equal94~0 Equal103~2 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.542 ns) 27.949 ns Equal84~2 50 COMB LCCOMB_X43_Y14_N16 4 " "Info: 50: + IC(0.984 ns) + CELL(0.542 ns) = 27.949 ns; Loc. = LCCOMB_X43_Y14_N16; Fanout = 4; COMB Node = 'Equal84~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { Equal103~2 Equal84~2 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.521 ns) 29.042 ns WideOr72~6 51 COMB LCCOMB_X44_Y14_N10 2 " "Info: 51: + IC(0.572 ns) + CELL(0.521 ns) = 29.042 ns; Loc. = LCCOMB_X44_Y14_N10; Fanout = 2; COMB Node = 'WideOr72~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { Equal84~2 WideOr72~6 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 29.517 ns WideNor4~2 52 COMB LCCOMB_X44_Y14_N2 1 " "Info: 52: + IC(0.297 ns) + CELL(0.178 ns) = 29.517 ns; Loc. = LCCOMB_X44_Y14_N2; Fanout = 1; COMB Node = 'WideNor4~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { WideOr72~6 WideNor4~2 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.477 ns) 30.285 ns WideNor4~3 53 COMB LCCOMB_X44_Y14_N28 4 " "Info: 53: + IC(0.291 ns) + CELL(0.477 ns) = 30.285 ns; Loc. = LCCOMB_X44_Y14_N28; Fanout = 4; COMB Node = 'WideNor4~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { WideNor4~2 WideNor4~3 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.322 ns) 31.435 ns temp3~15 54 COMB LCCOMB_X42_Y14_N16 1 " "Info: 54: + IC(0.828 ns) + CELL(0.322 ns) = 31.435 ns; Loc. = LCCOMB_X42_Y14_N16; Fanout = 1; COMB Node = 'temp3~15'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { WideNor4~3 temp3~15 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.521 ns) 32.738 ns temp3~21 55 COMB LCCOMB_X44_Y14_N24 1 " "Info: 55: + IC(0.782 ns) + CELL(0.521 ns) = 32.738 ns; Loc. = LCCOMB_X44_Y14_N24; Fanout = 1; COMB Node = 'temp3~21'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { temp3~15 temp3~21 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.301 ns) + CELL(3.015 ns) 41.054 ns SEG3\[2\] 56 PIN PIN_D6 0 " "Info: 56: + IC(5.301 ns) + CELL(3.015 ns) = 41.054 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'SEG3\[2\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.316 ns" { temp3~21 SEG3[2] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.072 ns ( 44.02 % ) " "Info: Total cell delay = 18.072 ns ( 44.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.982 ns ( 55.98 % ) " "Info: Total interconnect delay = 22.982 ns ( 55.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "41.054 ns" { seconds[7] lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[1]~1 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[2]~3 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[4]~6 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~62 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[1]~1 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[2]~3 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[4]~7 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[5]~8 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[20]~68 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[1]~1 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[2]~3 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[4]~7 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[5]~8 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[25]~74 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[1]~1 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[2]~3 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[4]~7 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[5]~8 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[32]~101 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[4]~7 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[5]~8 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_7_result_int[0]~16 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[70]~81 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[1]~1 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[2]~3 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[3]~5 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[4]~7 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[5]~9 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[6]~11 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[7]~13 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[8]~15 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[9]~16 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[81]~116 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[2]~5 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[3]~7 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[9]~18 Equal94~0 Equal103~2 Equal84~2 WideOr72~6 WideNor4~2 WideNor4~3 temp3~15 temp3~21 SEG3[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "41.054 ns" { seconds[7] {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~62 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[20]~68 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[25]~74 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[32]~101 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_7_result_int[0]~16 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[70]~81 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[1]~1 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[2]~3 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[3]~5 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[4]~7 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[5]~9 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[6]~11 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[7]~13 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[8]~15 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[9]~16 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[81]~116 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[2]~5 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[3]~7 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[4]~9 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[5]~11 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[6]~13 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[7]~15 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[8]~17 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[9]~18 {} Equal94~0 {} Equal103~2 {} Equal84~2 {} WideOr72~6 {} WideNor4~2 {} WideNor4~3 {} temp3~15 {} temp3~21 {} SEG3[2] {} } { 0.000ns 1.226ns 0.000ns 0.000ns 0.000ns 0.890ns 0.837ns 0.000ns 0.000ns 0.000ns 0.000ns 0.624ns 0.534ns 0.000ns 0.000ns 0.000ns 0.000ns 0.942ns 0.485ns 0.000ns 0.000ns 0.000ns 0.000ns 0.379ns 1.177ns 0.000ns 0.000ns 1.199ns 0.307ns 0.881ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.930ns 1.606ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.588ns 0.322ns 0.984ns 0.572ns 0.297ns 0.291ns 0.828ns 0.782ns 5.301ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.174ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.544ns 0.517ns 0.080ns 0.458ns 0.177ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.507ns 0.322ns 0.542ns 0.521ns 0.178ns 0.477ns 0.322ns 0.521ns 3.015ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock[1] clock[1]~clkctrl seconds[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} seconds[7] {} } { 0.000ns 0.000ns 0.232ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "41.054 ns" { seconds[7] lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[1]~1 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[2]~3 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[4]~6 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~62 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[1]~1 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[2]~3 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[4]~7 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[5]~8 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[20]~68 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[1]~1 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[2]~3 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[4]~7 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[5]~8 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[25]~74 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[1]~1 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[2]~3 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[4]~7 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[5]~8 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[32]~101 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[3]~5 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[4]~7 lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[5]~8 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_7_result_int[0]~16 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[70]~81 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[1]~1 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[2]~3 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[3]~5 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[4]~7 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[5]~9 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[6]~11 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[7]~13 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[8]~15 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[9]~16 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[81]~116 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[2]~5 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[3]~7 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[9]~18 Equal94~0 Equal103~2 Equal84~2 WideOr72~6 WideNor4~2 WideNor4~3 temp3~15 temp3~21 SEG3[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "41.054 ns" { seconds[7] {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~62 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[20]~68 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[25]~74 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[32]~101 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[5]~8 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_7_result_int[0]~16 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[70]~81 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[1]~1 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[2]~3 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[3]~5 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[4]~7 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[5]~9 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[6]~11 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[7]~13 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[8]~15 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[9]~16 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[81]~116 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[2]~5 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[3]~7 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[4]~9 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[5]~11 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[6]~13 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[7]~15 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[8]~17 {} lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[9]~18 {} Equal94~0 {} Equal103~2 {} Equal84~2 {} WideOr72~6 {} WideNor4~2 {} WideNor4~3 {} temp3~15 {} temp3~21 {} SEG3[2] {} } { 0.000ns 1.226ns 0.000ns 0.000ns 0.000ns 0.890ns 0.837ns 0.000ns 0.000ns 0.000ns 0.000ns 0.624ns 0.534ns 0.000ns 0.000ns 0.000ns 0.000ns 0.942ns 0.485ns 0.000ns 0.000ns 0.000ns 0.000ns 0.379ns 1.177ns 0.000ns 0.000ns 1.199ns 0.307ns 0.881ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.930ns 1.606ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.588ns 0.322ns 0.984ns 0.572ns 0.297ns 0.291ns 0.828ns 0.782ns 5.301ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.174ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.544ns 0.517ns 0.080ns 0.458ns 0.177ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.507ns 0.322ns 0.542ns 0.521ns 0.178ns 0.477ns 0.322ns 0.521ns 3.015ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "display SEG3\[2\] 15.204 ns Longest " "Info: Longest tpd from source pin \"display\" to destination pin \"SEG3\[2\]\" is 15.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns display 1 PIN PIN_M1 43 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 43; PIN Node = 'display'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.505 ns) + CELL(0.422 ns) 3.953 ns temp3~17 2 COMB LCCOMB_X43_Y12_N20 1 " "Info: 2: + IC(2.505 ns) + CELL(0.422 ns) = 3.953 ns; Loc. = LCCOMB_X43_Y12_N20; Fanout = 1; COMB Node = 'temp3~17'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { display temp3~17 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.545 ns) 4.828 ns temp3~19 3 COMB LCCOMB_X43_Y12_N30 1 " "Info: 3: + IC(0.330 ns) + CELL(0.545 ns) = 4.828 ns; Loc. = LCCOMB_X43_Y12_N30; Fanout = 1; COMB Node = 'temp3~19'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { temp3~17 temp3~19 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.545 ns) 6.303 ns temp3~20 4 COMB LCCOMB_X44_Y14_N14 1 " "Info: 4: + IC(0.930 ns) + CELL(0.545 ns) = 6.303 ns; Loc. = LCCOMB_X44_Y14_N14; Fanout = 1; COMB Node = 'temp3~20'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { temp3~19 temp3~20 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.278 ns) 6.888 ns temp3~21 5 COMB LCCOMB_X44_Y14_N24 1 " "Info: 5: + IC(0.307 ns) + CELL(0.278 ns) = 6.888 ns; Loc. = LCCOMB_X44_Y14_N24; Fanout = 1; COMB Node = 'temp3~21'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { temp3~20 temp3~21 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.301 ns) + CELL(3.015 ns) 15.204 ns SEG3\[2\] 6 PIN PIN_D6 0 " "Info: 6: + IC(5.301 ns) + CELL(3.015 ns) = 15.204 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'SEG3\[2\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.316 ns" { temp3~21 SEG3[2] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.831 ns ( 38.35 % ) " "Info: Total cell delay = 5.831 ns ( 38.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.373 ns ( 61.65 % ) " "Info: Total interconnect delay = 9.373 ns ( 61.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.204 ns" { display temp3~17 temp3~19 temp3~20 temp3~21 SEG3[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.204 ns" { display {} display~combout {} temp3~17 {} temp3~19 {} temp3~20 {} temp3~21 {} SEG3[2] {} } { 0.000ns 0.000ns 2.505ns 0.330ns 0.930ns 0.307ns 5.301ns } { 0.000ns 1.026ns 0.422ns 0.545ns 0.545ns 0.278ns 3.015ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state_current.S5 reset clock\[1\] 0.566 ns register " "Info: th for register \"state_current.S5\" (data pin = \"reset\", clock pin = \"clock\[1\]\") is 0.566 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock\[1\] destination 2.849 ns + Longest register " "Info: + Longest clock path from clock \"clock\[1\]\" to destination register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock\[1\] 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock[1] } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock\[1\]~clkctrl 2 COMB CLKCTRL_G10 56 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 56; COMB Node = 'clock\[1\]~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock[1] clock[1]~clkctrl } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.849 ns state_current.S5 3 REG LCFF_X29_Y14_N31 17 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X29_Y14_N31; Fanout = 17; REG Node = 'state_current.S5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock[1]~clkctrl state_current.S5 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.14 % ) " "Info: Total cell delay = 1.628 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock[1] clock[1]~clkctrl state_current.S5 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} state_current.S5 {} } { 0.000ns 0.000ns 0.232ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.569 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_L22 18 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 18; PIN Node = 'reset'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.177 ns) 2.473 ns state_current~32 2 COMB LCCOMB_X29_Y14_N30 1 " "Info: 2: + IC(1.270 ns) + CELL(0.177 ns) = 2.473 ns; Loc. = LCCOMB_X29_Y14_N30; Fanout = 1; COMB Node = 'state_current~32'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { reset state_current~32 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.569 ns state_current.S5 3 REG LCFF_X29_Y14_N31 17 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.569 ns; Loc. = LCFF_X29_Y14_N31; Fanout = 17; REG Node = 'state_current.S5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state_current~32 state_current.S5 } "NODE_NAME" } } { "FiniteStateMachine.vhd" "" { Text "C:/Users/Daniel/Desktop/ /New York Institute of Technology/CSCI 660-M01 (1921) - Introduction to Vlsi Design (SPRING 2019)/Final Project/FiniteStateMachine/FiniteStateMachine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 50.56 % ) " "Info: Total cell delay = 1.299 ns ( 50.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.270 ns ( 49.44 % ) " "Info: Total interconnect delay = 1.270 ns ( 49.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { reset state_current~32 state_current.S5 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { reset {} reset~combout {} state_current~32 {} state_current.S5 {} } { 0.000ns 0.000ns 1.270ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock[1] clock[1]~clkctrl state_current.S5 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock[1] {} clock[1]~combout {} clock[1]~clkctrl {} state_current.S5 {} } { 0.000ns 0.000ns 0.232ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { reset state_current~32 state_current.S5 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { reset {} reset~combout {} state_current~32 {} state_current.S5 {} } { 0.000ns 0.000ns 1.270ns 0.000ns } { 0.000ns 1.026ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 15:17:33 2019 " "Info: Processing ended: Fri May 03 15:17:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
