I 000079 55 887           1524929260207 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 7 (microcontroller_black_box_architecture 0 16 ))
  (_version v33)
  (_time 1524929260207 2018.04.28 18:27:40)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524929260088)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000079 55 992           1524929317790 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 7 (microcontroller_black_box_architecture 0 16 ))
  (_version v33)
  (_time 1524929317790 2018.04.28 18:28:37)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524929260088)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000079 55 992           1524929326274 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 7 (microcontroller_black_box_architecture 0 16 ))
  (_version v33)
  (_time 1524929326273 2018.04.28 18:28:46)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524929260088)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000079 55 992           1524929336588 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 7 (microcontroller_black_box_architecture 0 16 ))
  (_version v33)
  (_time 1524929336587 2018.04.28 18:28:56)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524929336549)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000079 55 887           1524929608035 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 7 (microcontroller_black_box_architecture 0 17 ))
  (_version v33)
  (_time 1524929608035 2018.04.28 18:33:28)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524929336549)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000079 55 992           1524929710166 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 7 (microcontroller_black_box_architecture 0 16 ))
  (_version v33)
  (_time 1524929710165 2018.04.28 18:35:10)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524929710131)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000079 55 5047          1524929822111 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 7 (microcontroller_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524929822110 2018.04.28 18:37:02)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524929805539)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 39 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 41 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 42 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 44 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 45 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation TAG1 0 52 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
      ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
      ((CONSTANT_INPUT)(CONSTANT_INPUT))
      ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
      ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 24 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 8 -1
  )
)
I 000079 55 5047          1524929843501 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 7 (microcontroller_black_box_architecture 0 28 ))
  (_version v33)
  (_time 1524929843500 2018.04.28 18:37:23)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524929805539)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 39 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 41 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 42 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 44 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 45 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation TAG1 0 52 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
      ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
      ((CONSTANT_INPUT)(CONSTANT_INPUT))
      ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
      ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 24 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 8 -1
  )
)
I 000079 55 5047          1524930203699 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 7 (microcontroller_black_box_architecture 0 30 ))
  (_version v33)
  (_time 1524930203698 2018.04.28 18:43:23)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524929805539)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 35 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 40 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 41 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 43 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 44 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 47 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation TAG1 0 97 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
      ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
      ((CONSTANT_INPUT)(CONSTANT_INPUT))
      ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
      ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 22 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 24 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 8 -1
  )
)
I 000079 55 5048          1524930222551 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 30 ))
  (_version v33)
  (_time 1524930222551 2018.04.28 18:43:42)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524930222500)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 35 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 40 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 41 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 43 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 44 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 47 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation TAG1 0 97 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
      ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
      ((CONSTANT_INPUT)(CONSTANT_INPUT))
      ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
      ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 18 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 23 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 24 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 26 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 8 -1
  )
)
I 000079 55 5048          1524930247061 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 30 ))
  (_version v33)
  (_time 1524930247061 2018.04.28 18:44:07)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524930222500)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 35 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 36 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 40 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 41 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 43 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 44 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 46 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 47 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation TAG1 0 97 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
      ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
      ((CONSTANT_INPUT)(CONSTANT_INPUT))
      ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
      ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 18 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 23 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 24 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 26 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 8 -1
  )
)
I 000079 55 10557         1524931578323 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524931578322 2018.04.28 19:06:18)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation DECODER_TAG 0 110 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_instantiation ALU_TAG 0 123 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 134 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10585         1524931950805 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524931950804 2018.04.28 19:12:30)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation DECODER_TAG 0 110 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_instantiation ALU_TAG 0 123 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 134 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10585         1524932043295 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524932043294 2018.04.28 19:14:03)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation DECODER_TAG 0 110 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_instantiation ALU_TAG 0 123 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 134 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 3022          1524932233162 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524932233161 2018.04.28 19:17:13)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 2 -1
  )
)
I 000079 55 10585         1524932266950 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524932266949 2018.04.28 19:17:46)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation DECODER_TAG 0 110 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_instantiation ALU_TAG 0 123 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 134 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10585         1524932272821 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524932272820 2018.04.28 19:17:52)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation DECODER_TAG 0 110 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_instantiation ALU_TAG 0 123 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 134 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 8046          1524932776762 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524932776761 2018.04.28 19:26:16)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 123 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 134 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 9 -1
  )
)
I 000079 55 8046          1524932963954 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524932963954 2018.04.28 19:29:23)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 123 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 134 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 9 -1
  )
)
I 000079 55 8046          1524933019460 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524933019459 2018.04.28 19:30:19)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 123 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 134 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 9 -1
  )
)
I 000079 55 10585         1524933066318 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524933066317 2018.04.28 19:31:06)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation DECODER_TAG 0 110 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_instantiation ALU_TAG 0 123 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 134 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10585         1524933209694 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524933209693 2018.04.28 19:33:29)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation DECODER_TAG 0 110 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_instantiation ALU_TAG 0 123 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 134 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10585         1524933252982 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524933252982 2018.04.28 19:34:12)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 112 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 123 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 134 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10585         1524933435333 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524933435332 2018.04.28 19:37:15)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 112 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 123 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 134 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10585         1524933622607 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524933622606 2018.04.28 19:40:22)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 112 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 123 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 134 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10585         1524933917446 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524933917445 2018.04.28 19:45:17)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 112 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 123 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 134 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 5579          1524934097006 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524934097005 2018.04.28 19:48:17)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DECODER_TAG 0 132 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 4 -1
  )
)
I 000079 55 10585         1524934500362 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524934500361 2018.04.28 19:55:00)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 110 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 121 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 132 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10585         1524935782088 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524935782087 2018.04.28 20:16:22)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 110 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 121 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(DECODER_RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 132 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 3))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10577         1524936102209 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524936102208 2018.04.28 20:21:42)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 110 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 121 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 132 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10446         1524936932702 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524936932702 2018.04.28 20:35:32)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 79 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 109 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 120 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 130 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 98 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 101 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10446         1524937127659 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524937127659 2018.04.28 20:38:47)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 79 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 109 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 120 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 130 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 98 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 101 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 7797          1524937298353 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524937298353 2018.04.28 20:41:38)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 79 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 120 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 130 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 98 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 101 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 7 -1
  )
)
I 000079 55 7797          1524937483102 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524937483102 2018.04.28 20:44:43)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 79 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 120 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 130 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 98 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 101 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 7 -1
  )
)
I 000079 55 7797          1524937837750 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524937837749 2018.04.28 20:50:37)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 79 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 120 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 130 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 98 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 101 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 7 -1
  )
)
I 000079 55 10446         1524937863321 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524937863320 2018.04.28 20:51:03)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 79 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 109 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 120 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 130 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 98 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 101 (_architecture (_uni ))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni ))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10512         1524938656510 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524938656510 2018.04.28 21:04:16)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 79 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 109 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 120 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 130 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 98 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 101 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10512         1524938874465 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524938874464 2018.04.28 21:07:54)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 79 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 109 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 120 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 130 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 98 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 101 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10512         1524939065571 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524939065571 2018.04.28 21:11:05)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 79 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 109 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 120 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 130 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 98 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 101 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10512         1524939417364 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524939417363 2018.04.28 21:16:57)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 79 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 109 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 120 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 130 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 98 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 101 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10512         1524939537991 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524939537990 2018.04.28 21:18:57)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 79 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 109 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 120 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 130 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 98 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 101 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10512         1524939673745 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524939673744 2018.04.28 21:21:13)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 77 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 79 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 82 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 83 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 109 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 120 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 130 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 89 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 98 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 101 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10643         1524956989595 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524956989594 2018.04.29 02:09:49)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 110 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 121 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 132 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10643         1524957273080 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524957273079 2018.04.29 02:14:33)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 110 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 121 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 132 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 90 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 99 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 102 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 103 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000069 55 1620          1524957974445 DELAY_BLACK_BOX_ARCHITECTURE
(_unit VHDL (delay_black_box 0 5 (delay_black_box_architecture 0 17 ))
  (_version v33)
  (_time 1524957974444 2018.04.29 02:26:14)
  (_source (\./src/DELAY_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524957974317)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DELAY_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000079 55 11879         1524958091459 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524958091458 2018.04.29 02:28:11)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (DELAY_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 8)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation DELAY_TAG 0 135 (_component DELAY_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((INPUT)(ALU_RESULT_OUTPUT))
      ((OUTPUT)(DELAYED_ALU_RESULT_OUTPUT))
    )
    (_use (_entity . delay_black_box)
      (_port
        ((CLK)(CLK))
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 141 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(DELAYED_ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 152 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 13 -1
  )
)
I 000079 55 11879         1524994924074 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524994924073 2018.04.29 12:42:04)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (DELAY_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 8)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation DELAY_TAG 0 135 (_component DELAY_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((INPUT)(ALU_RESULT_OUTPUT))
      ((OUTPUT)(DELAYED_ALU_RESULT_OUTPUT))
    )
    (_use (_entity . delay_black_box)
      (_port
        ((CLK)(CLK))
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 141 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(DELAYED_ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 152 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 13 -1
  )
)
I 000079 55 11879         1524994926850 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524994926849 2018.04.29 12:42:06)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (DELAY_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 8)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation DELAY_TAG 0 135 (_component DELAY_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((INPUT)(ALU_RESULT_OUTPUT))
      ((OUTPUT)(DELAYED_ALU_RESULT_OUTPUT))
    )
    (_use (_entity . delay_black_box)
      (_port
        ((CLK)(CLK))
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 141 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(DELAYED_ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 152 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 13 -1
  )
)
I 000069 55 1620          1524994927012 DELAY_BLACK_BOX_ARCHITECTURE
(_unit VHDL (delay_black_box 0 5 (delay_black_box_architecture 0 17 ))
  (_version v33)
  (_time 1524994927012 2018.04.29 12:42:07)
  (_source (\./src/DELAY_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524957974317)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DELAY_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000079 55 11879         1524995936541 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524995936540 2018.04.29 12:58:56)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (DELAY_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 8)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation DELAY_TAG 0 135 (_component DELAY_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((INPUT)(ALU_RESULT_OUTPUT))
      ((OUTPUT)(DELAYED_ALU_RESULT_OUTPUT))
    )
    (_use (_entity . delay_black_box)
      (_port
        ((CLK)(CLK))
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 141 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(DELAYED_ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 152 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 13 -1
  )
)
I 000069 55 1620          1524995936662 DELAY_BLACK_BOX_ARCHITECTURE
(_unit VHDL (delay_black_box 0 5 (delay_black_box_architecture 0 17 ))
  (_version v33)
  (_time 1524995936662 2018.04.29 12:58:56)
  (_source (\./src/DELAY_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524957974317)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DELAY_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000079 55 11879         1524996754472 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524996754471 2018.04.29 13:12:34)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (DELAY_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 8)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation DELAY_TAG 0 135 (_component DELAY_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((INPUT)(ALU_RESULT_OUTPUT))
      ((OUTPUT)(DELAYED_ALU_RESULT_OUTPUT))
    )
    (_use (_entity . delay_black_box)
      (_port
        ((CLK)(CLK))
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 141 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(DELAYED_ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 152 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 13 -1
  )
)
I 000069 55 1620          1524996754565 DELAY_BLACK_BOX_ARCHITECTURE
(_unit VHDL (delay_black_box 0 5 (delay_black_box_architecture 0 17 ))
  (_version v33)
  (_time 1524996754564 2018.04.29 13:12:34)
  (_source (\./src/DELAY_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524957974317)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DELAY_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000079 55 11879         1524996977381 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524996977380 2018.04.29 13:16:17)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (DELAY_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 8)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation DELAY_TAG 0 135 (_component DELAY_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((INPUT)(ALU_RESULT_OUTPUT))
      ((OUTPUT)(DELAYED_ALU_RESULT_OUTPUT))
    )
    (_use (_entity . delay_black_box)
      (_port
        ((CLK)(CLK))
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 141 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(DELAYED_ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 152 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 13 -1
  )
)
I 000069 55 1620          1524996977490 DELAY_BLACK_BOX_ARCHITECTURE
(_unit VHDL (delay_black_box 0 5 (delay_black_box_architecture 0 17 ))
  (_version v33)
  (_time 1524996977490 2018.04.29 13:16:17)
  (_source (\./src/DELAY_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524957974317)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DELAY_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000079 55 10802         1524997134078 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524997134077 2018.04.29 13:18:54)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 141 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 152 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10802         1524999108329 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524999108329 2018.04.29 13:51:48)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 135 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 146 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000069 55 1620          1524999108455 DELAY_BLACK_BOX_ARCHITECTURE
(_unit VHDL (delay_black_box 0 5 (delay_black_box_architecture 0 17 ))
  (_version v33)
  (_time 1524999108455 2018.04.29 13:51:48)
  (_source (\./src/DELAY_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524957974317)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DELAY_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000079 55 10802         1524999334750 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524999334749 2018.04.29 13:55:34)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 135 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 146 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000069 55 1620          1524999334873 DELAY_BLACK_BOX_ARCHITECTURE
(_unit VHDL (delay_black_box 0 5 (delay_black_box_architecture 0 17 ))
  (_version v33)
  (_time 1524999334873 2018.04.29 13:55:34)
  (_source (\./src/DELAY_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524957974317)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DELAY_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000069 55 1620          1525009004149 DELAY_BLACK_BOX_ARCHITECTURE
(_unit VHDL (delay_black_box 0 5 (delay_black_box_architecture 0 17 ))
  (_version v33)
  (_time 1525009004149 2018.04.29 16:36:44)
  (_source (\./src/DELAY_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524957974317)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DELAY_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000079 55 11879         1525009015182 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1525009015181 2018.04.29 16:36:55)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (DELAY_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 8)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation DELAY_TAG 0 135 (_component DELAY_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((INPUT)(ALU_RESULT_OUTPUT))
      ((OUTPUT)(DELAYED_ALU_RESULT_OUTPUT))
    )
    (_use (_entity . delay_black_box)
      (_port
        ((CLK)(CLK))
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 141 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(DELAYED_ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 152 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 13 -1
  )
)
I 000079 55 10802         1525009294404 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1525009294403 2018.04.29 16:41:34)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 141 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 152 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10802         1525009436780 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1525009436779 2018.04.29 16:43:56)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 141 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 152 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000069 55 1620          1525009436900 DELAY_BLACK_BOX_ARCHITECTURE
(_unit VHDL (delay_black_box 0 5 (delay_black_box_architecture 0 17 ))
  (_version v33)
  (_time 1525009436899 2018.04.29 16:43:56)
  (_source (\./src/DELAY_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524957974317)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DELAY_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000079 55 10802         1525009627444 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1525009627443 2018.04.29 16:47:07)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 135 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 146 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000069 55 1620          1525009627547 DELAY_BLACK_BOX_ARCHITECTURE
(_unit VHDL (delay_black_box 0 5 (delay_black_box_architecture 0 17 ))
  (_version v33)
  (_time 1525009627546 2018.04.29 16:47:07)
  (_source (\./src/DELAY_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524957974317)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DELAY_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000079 55 11879         1525009971553 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1525009971553 2018.04.29 16:52:51)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (DELAY_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 8)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 97 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation DELAY_TAG 0 135 (_component DELAY_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((INPUT)(ALU_RESULT_OUTPUT))
      ((OUTPUT)(DELAYED_ALU_RESULT_OUTPUT))
    )
    (_use (_entity . delay_black_box)
      (_port
        ((CLK)(CLK))
        ((INPUT)(INPUT))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 140 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(DELAYED_ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 151 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 13 -1
  )
)
I 000069 55 1620          1525009971673 DELAY_BLACK_BOX_ARCHITECTURE
(_unit VHDL (delay_black_box 0 5 (delay_black_box_architecture 0 17 ))
  (_version v33)
  (_time 1525009971672 2018.04.29 16:52:51)
  (_source (\./src/DELAY_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524957974317)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DELAY_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000079 55 10802         1525010241414 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1525010241414 2018.04.29 16:57:21)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 140 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 151 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
I 000079 55 10802         1525010248522 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1525010248522 2018.04.29 16:57:28)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 140 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 151 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
V 000079 55 10802         1525011983959 MICROCONTROLLER_BLACK_BOX_ARCHITECTURE
(_unit VHDL (microcontroller_black_box 0 9 (microcontroller_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1525011983958 2018.04.29 17:26:23)
  (_source (\./src/MICROCONTROLLER_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524931406503)
    (_use )
  )
  (_component
    (ALU_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
        (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 2)))))
        (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 ((i 18)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 32 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~132 0 33 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~134 0 34 (_entity (_in ))))
        (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 39 (_entity (_inout ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (REGISTERS_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 8)))))
        (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 16)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 78 (_entity (_in ))))
        (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity (_in ))))
        (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 81 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 83 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 84 (_entity (_out ))))
      )
    )
    (DECODER_BLACK_BOX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 8)))))
        (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 16)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~13 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 56 (_entity (_out ))))
        (_port (_internal REGISTER_FIRST_NUMBER ~extSTD.STANDARD.INTEGER 0 57 (_entity (_out ))))
        (_port (_internal REGISTER_SECOND_NUMBER ~extSTD.STANDARD.INTEGER 0 58 (_entity (_out ))))
        (_port (_internal REG_ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal RESET_ALL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 63 (_entity (_out ))))
        (_port (_internal ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_TAG 0 124 (_component ALU_BLACK_BOX )
    (_port
      ((FIRST_REGISTER_INPUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_INPUT)(REGISTERS_SECOND_REG_OUT))
      ((CONSTANT_INPUT)(DECODER_CONSTANT_NUMBER))
      ((SEL_MUX_INPUT)(DECODER_ALU_INPUT_SEL))
      ((SEL_MUX_OUTPUT)(DECODER_ALU_OUTPUT_SEL))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
      ((RESULT_OUTPUT)(ALU_RESULT_OUTPUT))
    )
    (_use (_entity alu alu_black_box)
      (_port
        ((FIRST_REGISTER_INPUT)(FIRST_REGISTER_INPUT))
        ((SECOND_REGISTER_INPUT)(SECOND_REGISTER_INPUT))
        ((CONSTANT_INPUT)(CONSTANT_INPUT))
        ((SEL_MUX_INPUT)(SEL_MUX_INPUT))
        ((SEL_MUX_OUTPUT)(SEL_MUX_OUTPUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
        ((RESULT_OUTPUT)(RESULT_OUTPUT))
      )
    )
  )
  (_instantiation REGISTERS_TAG 0 135 (_component REGISTERS_BLACK_BOX )
    (_port
      ((RESET)(RESET))
      ((ENABLE)(DECODER_REG_ENABLE))
      ((CLK)(CLK))
      ((REGISTER_UPDATE_INPUT)(ALU_RESULT_OUTPUT))
      ((FIRST_MUX_SEL)(DECODER_REGISTER_FIRST_SEL))
      ((SECOND_MUX_SEL)(DECODER_REGISTER_SECOND_SEL))
      ((FIRST_REGISTER_OUT)(REGISTERS_FIRST_REG_OUT))
      ((SECOND_REGISTER_OUT)(REGISTERS_SECOND_REG_OUT))
    )
    (_use (_entity registers registers_black_box)
      (_port
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((CLK)(CLK))
        ((REGISTER_UPDATE_INPUT)(REGISTER_UPDATE_INPUT))
        ((FIRST_MUX_SEL)(FIRST_MUX_SEL))
        ((SECOND_MUX_SEL)(SECOND_MUX_SEL))
        ((FIRST_REGISTER_OUT)(FIRST_REGISTER_OUT))
        ((SECOND_REGISTER_OUT)(SECOND_REGISTER_OUT))
      )
    )
  )
  (_instantiation DECODER_TAG 0 146 (_component DECODER_BLACK_BOX )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION))
      ((CONSTANT_NUMBER)(DECODER_CONSTANT_NUMBER))
      ((REGISTER_FIRST_NUMBER)(DECODER_REGISTER_FIRST_SEL))
      ((REGISTER_SECOND_NUMBER)(DECODER_REGISTER_SECOND_SEL))
      ((REG_ENABLE)(DECODER_REG_ENABLE))
      ((RESET_ALL)(DECODER_RESET))
      ((ALU_INPUT_SEL)(DECODER_ALU_INPUT_SEL))
      ((ALU_OUTPUT_SEL)(DECODER_ALU_OUTPUT_SEL))
    )
    (_use (_entity decorder decoder_black_box)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((INSTRUCTION)(INSTRUCTION))
        ((CONSTANT_NUMBER)(CONSTANT_NUMBER))
        ((REGISTER_FIRST_NUMBER)(REGISTER_FIRST_NUMBER))
        ((REGISTER_SECOND_NUMBER)(REGISTER_SECOND_NUMBER))
        ((REG_ENABLE)(REG_ENABLE))
        ((RESET_ALL)(RESET_ALL))
        ((ALU_INPUT_SEL)(ALU_INPUT_SEL))
        ((ALU_OUTPUT_SEL)(ALU_OUTPUT_SEL))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_generic (_internal INSTRUCTION_BITS ~extSTD.STANDARD.INTEGER 0 12 \16\ (_entity ((i 16)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INSTRUCTION_BITS-1}~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_signal (_internal DECODER_CONSTANT_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 102 (_architecture (_uni ))))
    (_signal (_internal DECODER_REG_ENABLE ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DECODER_RESET ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DECODER_ALU_INPUT_SEL ~extSTD.STANDARD.INTEGER 0 105 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_ALU_OUTPUT_SEL ~extSTD.STANDARD.INTEGER 0 106 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_FIRST_SEL ~extSTD.STANDARD.INTEGER 0 107 (_architecture (_uni ((i 0))))))
    (_signal (_internal DECODER_REGISTER_SECOND_SEL ~extSTD.STANDARD.INTEGER 0 108 (_architecture (_uni ((i 0))))))
    (_signal (_internal ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 111 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_FIRST_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 114 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal REGISTERS_SECOND_REG_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 115 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ((i 2))))))
    (_signal (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ((i 2))))))
    (_signal (_internal DELAYED_ALU_RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 121 (_architecture (_uni (_string \"00000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MICROCONTROLLER_BLACK_BOX_ARCHITECTURE 11 -1
  )
)
V 000069 55 1620          1525011984090 DELAY_BLACK_BOX_ARCHITECTURE
(_unit VHDL (delay_black_box 0 5 (delay_black_box_architecture 0 17 ))
  (_version v33)
  (_time 1525011984089 2018.04.29 17:26:24)
  (_source (\./src/DELAY_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524957974317)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 13 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . DELAY_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
