

================================================================
== Synthesis Summary Report of 'histogram'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 03:41:49 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        histogram
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |       Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |       & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ histogram         |     -|  0.30|     8004|  4.002e+04|         -|     8005|     -|        no|     -|  3 (~0%)|  694 (~0%)|  937 (~0%)|    -|
    | o VITIS_LOOP_14_1  |    II|  3.65|     8002|  4.001e+04|        11|        8|  1000|       yes|     -|        -|          -|          -|    -|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+-----------+----------+
| Port          | Direction | Bitwidth |
+---------------+-----------+----------+
| f_address0    | out       | 10       |
| f_q0          | in        | 32       |
| hist_address0 | out       | 10       |
| hist_d0       | out       | 64       |
| hist_q0       | in        | 64       |
| w_address0    | out       | 10       |
| w_q0          | in        | 64       |
+---------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| f        | in        | int*     |
| w        | in        | double*  |
| hist     | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| f        | f_address0    | port    | offset   |
| f        | f_ce0         | port    |          |
| f        | f_q0          | port    |          |
| w        | w_address0    | port    | offset   |
| w        | w_ce0         | port    |          |
| w        | w_q0          | port    |          |
| hist     | hist_address0 | port    | offset   |
| hist     | hist_ce0      | port    |          |
| hist     | hist_we0      | port    |          |
| hist     | hist_d0       | port    |          |
| hist     | hist_q0       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                | DSP | Pragma | Variable | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+----------+------+---------+---------+
| + histogram                         | 3   |        |          |      |         |         |
|   add_ln14_fu_120_p2                |     |        | add_ln14 | add  | fabric  | 0       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | add_i    | dadd | fulldsp | 4       |
+-------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

