<?xml version="1.0" ?><!DOCTYPE html  PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN'  'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'><html xmlns="http://www.w3.org/1999/xhtml"><head><title>CPU pin out and signal description</title>
<meta content="width=display-width" name="viewport"/>
<link href="w.css" rel="stylesheet" type="text/css"/>
<script src="w.js" type="text/javascript"/>
</head><body><h1>CPU pin out and signal description</h1><div class="article">
<div class="toc" id="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Pin_out"><span class="tocnumber">1</span> <span class="toctext">Pin out</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Signal_description"><span class="tocnumber">2</span> <span class="toctext">Signal description</span></a></li>
</ul>
</div>

<h3><span class="mw-headline" id="Pin_out">Pin out</span></h3>
<pre>        .--\/--.
 AD1 &lt;- |01  40| -- +5V
 AD2 &lt;- |02  39| -&gt; OUT0
/RST -&gt; |03  38| -&gt; OUT1
 A00 &lt;- |04  37| -&gt; OUT2
 A01 &lt;- |05  36| -&gt; /OE1
 A02 &lt;- |06  35| -&gt; /OE2
 A03 &lt;- |07  34| -&gt; R/W
 A04 &lt;- |08  33| &lt;- /NMI
 A05 &lt;- |09  32| &lt;- /IRQ
 A06 &lt;- |10  31| -&gt; M2
 A07 &lt;- |11  30| &lt;- TST (usually GND)
 A08 &lt;- |12  29| &lt;- CLK
 A09 &lt;- |13  28| &lt;&gt; D0
 A10 &lt;- |14  27| &lt;&gt; D1
 A11 &lt;- |15  26| &lt;&gt; D2
 A12 &lt;- |16  25| &lt;&gt; D3
 A13 &lt;- |17  24| &lt;&gt; D4
 A14 &lt;- |18  23| &lt;&gt; D5
 A15 &lt;- |19  22| &lt;&gt; D6
 GND -- |20  21| &lt;&gt; D7
        `------'
</pre>
<h3><span class="mw-headline" id="Signal_description">Signal description</span></h3>
<table class="metadata plainlinks mbox mbox-notice" style="">
<tr>
<td class="mbox-image"><div style="width: 52px;">
  <img alt="" height="40" src="../wiki-images/Ambox_notice.png" width="40"/></div></td>
<td class="mbox-text" style=""> <b>Active-Low signals are prefixed by a / (slash) symbol. Every cycle is either a read or a write cycle.</b> </td>
</tr>
</table>
<ul><li> <b>CLK</b> : 21.47727 MHz (NTSC) or 26.6017 MHz (PAL) clock input. Internally, this clock is divided by 12 (NTSC <a href="CPU.xhtml" title="CPU">2A03</a>) or 16 (PAL <a href="CPU.xhtml" title="CPU">2A07</a>) to feed the 6502's clock input φ0, which is in turn inverted to form φ1, which is then inverted to form φ2. φ1 is high during the first phase (half-cycle) of each CPU cycle, while φ2 is high during the second phase.</li>
<li> <b>AD1</b> : Audio out pin (both pulse waves).</li>
<li> <b>AD2</b> : Audio out pin (triangle, noise, and DPCM).</li>
<li> <b>Axx</b> and <b>Dx</b> : Address and data bus, respectively. <b>Axx</b> holds the target address during the entire read/write cycle. For reads, the value is read from <b>Dx</b> during φ2. For writes, the value appears on <b>Dx</b> during φ2 (and no sooner).</li>
<li> <b>OUT0..OUT2</b> : Output pins used by the controllers ($4016 output latch bits 0-2). These 3 pins are connected to either the <a href="NES_expansion_port_pinout.xhtml" title="NES expansion port pinout">NES</a> or <a href="Famicom_expansion_port_pinout.xhtml" title="Famicom expansion port pinout">Famicom's</a> expansion port, and <b>OUT0</b> is additionally used as the &quot;strobe&quot; signal (OUT) on both <a href="Controller_port_pinout.xhtml" title="Controller port pinout">controller ports</a>.</li>
<li> <b>/OE1</b> and <b>/OE2</b> : Controller ports (for controller #1 and #2 respectively). Each enable the output of their respective controller, if present.</li>
<li> <b>R/W</b> : Read/write signal, which is used to indicate operations of the same names. Low is write. <b>R/W</b> stays high/low during the entire read/write cycle.</li>
<li> <b>/NMI</b> : Non-maskable interrupt pin. See the 6502 manual and <a href="CPU_interrupts.xhtml" title="CPU interrupts">CPU interrupts</a> for more details.</li>
<li> <b>/IRQ</b> : Interrupt pin. See the 6502 manual and <a href="CPU_interrupts.xhtml" title="CPU interrupts">CPU interrupts</a> for more details.</li>
<li> <b>M2</b> : Can be considered as a &quot;signals ready&quot; pin. It is a modified version the 6502's φ2 (which roughly corresponds to the CPU input clock φ0) that allows for slower ROMs. CPU cycles begin at the point where <b>M2</b> goes low.
<ul><li> In the NTSC 2A03, <b>M2</b> has a <a href="Glossary.xhtml" title="Glossary">duty cycle</a> of 5/8th, or 350ns/559ns. Equivalently, a CPU read (which happens during the second, high phase of <b>M2</b>) takes 1 and 7/8th PPU cycles. The internal φ2 duty cycle is exactly 1/2 (one half).</li>
<li> In the PAL 2A07, the duty cycle is not known, but suspected to be 19/32.</li></ul></li>
<li> <b><a href="CPU_Test_Mode.xhtml" title="CPU Test Mode">TST</a></b> : (tentative name) Pin 30 is special: normally it is grounded in the NES, Famicom, PC10/VS. NES and other Nintendo Arcade Boards (Punch-Out!! and Donkey Kong 3). But if it is pulled high on the RP2A03G, extra diagnostic registers to test the sound hardware are enabled from $4018 through $401A, and the joystick ports $4016 and $4017 become open bus. On older revisions of the CPU, pulling pin 30 high instead causes the CPU to stop execution.</li></ul>

<!-- 
NewPP limit report
CPU time usage: 0.143 seconds
Real time usage: 0.148 seconds
Preprocessor visited node count: 95/1000000
Preprocessor generated node count: 757/1000000
Post‐expand include size: 1243/2097152 bytes
Template argument size: 232/2097152 bytes
Highest expansion depth: 7/40
Expensive parser function count: 0/100
-->

<!-- Saved in parser cache with key nesdev_wiki-mw1_:pcache:idhash:35-1!*!0!!en!5!* and timestamp 20160812193906 and revision id 12786
 -->
<p class="categories">Categories: <a href="Category_Pinouts.xhtml">Pinouts</a></p></div></body></html>