set a(0-6012) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-16 LOC {1 0.0 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{774 0 0 0-6570 {}}} SUCCS {{258 0 0 0-6010 {}} {256 0 0 0-6570 {}}} CYCLES {}}
set a(0-6013) {AREA_SCORE {} NAME asn(x(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-17 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6014) {AREA_SCORE {} NAME asn(y(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-18 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6015) {AREA_SCORE {} NAME s:asn(s(13:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-19 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6016) {AREA_SCORE {} NAME shift:asn(shift(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-20 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6017) {AREA_SCORE {} NAME nn:asn(nn(7)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-21 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6018) {AREA_SCORE {} NAME nn:asn(nn(8)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-22 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6019) {AREA_SCORE {} NAME nn:asn(nn(6)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-23 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6020) {AREA_SCORE {} NAME nn:asn(nn(9)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-24 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6021) {AREA_SCORE {} NAME nn:asn(nn(5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-25 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6022) {AREA_SCORE {} NAME nn:asn(nn(10)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-26 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6023) {AREA_SCORE {} NAME nn:asn(nn(4)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-27 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6024) {AREA_SCORE {} NAME nn:asn(nn(11)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-28 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6025) {AREA_SCORE {} NAME nn:asn(nn(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-29 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6026) {AREA_SCORE {} NAME nn:asn(nn(12)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-30 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6027) {AREA_SCORE {} NAME nn:asn(nn(2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-31 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6028) {AREA_SCORE {} NAME nn:asn(nn(13)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-32 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6029) {AREA_SCORE {} NAME nn:asn(nn(1)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-33 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6030) {AREA_SCORE {} NAME nn:asn(nn(14)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-34 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{258 0 0 0-6010 {}}} CYCLES {}}
set a(0-6031) {AREA_SCORE {} NAME for:asn(idx(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-35 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6010 {}}} SUCCS {{259 0 0 0-6010 {}}} CYCLES {}}
set a(0-6032) {AREA_SCORE {} NAME for:for:t:asn(for:for:t(13:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-36 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 0 0.9999999375 0 0.9999999375} PREDS {{772 0 0 0-6011 {}}} SUCCS {{259 0 0 0-6011 {}}} CYCLES {}}
set a(0-6033) {AREA_SCORE {} NAME for:for:asn(exit:for:for) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-37 LOC {0 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375 6 0.9999999375} PREDS {{132 0 0 0-6515 {}} {260 0 0 0-6514 {}} {260 0 0 0-6511 {}} {260 0 0 0-6510 {}}} SUCCS {{256 0 0 0-6510 {}}} CYCLES {}}
set a(0-6034) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-38 LOC {0 0.9999999375 8 0.0 8 0.0 8 0.0 8 0.9093749375000001} PREDS {} SUCCS {{258 0 0 0-6464 {}}} CYCLES {}}
set a(0-6035) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-39 LOC {0 0.9999999375 8 0.9093749375000001 8 0.9093749375000001 8 0.9093749375000001 8 0.9093749375000001} PREDS {} SUCCS {{258 0 0 0-6467 {}}} CYCLES {}}
set a(0-6036) {AREA_SCORE {} NAME modulo_add:qelse:asn(modulo_add:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-40 LOC {0 0.9999999375 8 0.9093749375000001 8 0.9093749375000001 8 0.9093749375000001 8 0.9093749375000001} PREDS {} SUCCS {{258 0 0 0-6397 {}}} CYCLES {}}
set a(0-6037) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-41 LOC {0 0.9999999375 6 0.9874999375000001 6 0.9874999375000001 6 0.9874999375000001 8 0.2546874375} PREDS {} SUCCS {{258 0 0 0-6387 {}}} CYCLES {}}
set a(0-6038) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-42 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6039) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-43 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6040) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-44 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6041) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-45 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6042) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-46 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6043) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-47 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6044) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-48 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6045) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-49 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6046) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-50 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6047) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-51 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6048) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-52 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6049) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-53 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6050) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-54 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6051) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-55 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6052) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-56 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6053) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-57 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 4 0.7656249375} PREDS {} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6054) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-58 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6055) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-59 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6056) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-60 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6057) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-61 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6058) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-62 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6059) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-63 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6060) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-64 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6061) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-65 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6062) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-66 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6063) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-67 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6064) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-68 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6065) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-69 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6066) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-70 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6067) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-71 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6068) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-72 LOC {0 0.9999999375 2 0.375 2 0.375 2 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6069) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-73 LOC {0 0.9999999375 7 0.375 7 0.375 7 0.375 8 0.0328124375} PREDS {} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6070) {AREA_SCORE {} NAME operator-<32,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-74 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 3 0.19843750000000002} PREDS {} SUCCS {{259 0 0 0-6071 {}}} CYCLES {}}
set a(0-6071) {AREA_SCORE {} NAME operator-<32,false>:slc(s(13:0))(12-0) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-75 LOC {0 0.9999999375 1 0.0 1 0.0 3 0.19843750000000002} PREDS {{259 0 0 0-6070 {}}} SUCCS {{259 0 0 0-6072 {}}} CYCLES {}}
set a(0-6072) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,1,1,13) QUANTITY 1 NAME operator-<32,false>:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-76 LOC {1 0.0 1 0.19843750000000002 1 0.19843750000000002 1 0.36718734375000006 3 0.36718734375000006} PREDS {{259 0 0 0-6071 {}}} SUCCS {{259 0 0 0-6073 {}} {258 0 0 0-6083 {}}} CYCLES {}}
set a(0-6073) {AREA_SCORE {} NAME for:for:upper:not TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-77 LOC {1 0.16874993750000003 1 0.3671874375 1 0.3671874375 3 0.3671874375} PREDS {{259 0 0 0-6072 {}}} SUCCS {{258 0 0 0-6076 {}}} CYCLES {}}
set a(0-6074) {AREA_SCORE {} NAME for:for:t:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-78 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 3 0.3671874375} PREDS {{262 0 0 0-6513 {}}} SUCCS {{259 0 0 0-6075 {}} {256 0 0 0-6513 {}}} CYCLES {}}
set a(0-6075) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(12-0)#1 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-79 LOC {0 0.9999999375 1 0.0 1 0.0 3 0.3671874375} PREDS {{259 0 0 0-6074 {}}} SUCCS {{259 0 0 0-6076 {}}} CYCLES {}}
set a(0-6076) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(13,2) QUANTITY 2 NAME operator&<34,true>:and TYPE AND DELAY {0.55 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-80 LOC {1 0.16874993750000003 1 0.3671874375 1 0.3671874375 1 0.45312478125 3 0.45312478125} PREDS {{259 0 0 0-6075 {}} {258 0 0 0-6073 {}}} SUCCS {{258 0 0 0-6078 {}} {258 0 0 0-6085 {}} {258 0 0 0-6231 {}} {258 0 0 0-6388 {}} {258 0 0 0-6436 {}}} CYCLES {}}
set a(0-6077) {AREA_SCORE {} NAME for:for:w:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-81 LOC {0 0.9999999375 1 0.4531249375 1 0.4531249375 1 0.4531249375 3 0.4531249375} PREDS {} SUCCS {{259 0 0 0-6078 {}}} CYCLES {}}
set a(0-6078) {AREA_SCORE 26.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_r(13,0,4,13) QUANTITY 1 NAME for:for:w:rshift TYPE SHIFTRIGHT DELAY {1.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-82 LOC {1 0.2546874375 1 0.4531249375 1 0.4531249375 1 0.68749978125 3 0.68749978125} PREDS {{259 0 0 0-6077 {}} {258 0 0 0-6076 {}}} SUCCS {{258 0 0 0-6080 {}}} CYCLES {}}
set a(0-6079) {AREA_SCORE {} NAME for:for:w:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-83 LOC {0 0.9999999375 1 0.6874999375 1 0.6874999375 1 0.6874999375 3 0.6874999375} PREDS {} SUCCS {{259 0 0 0-6080 {}}} CYCLES {}}
set a(0-6080) {AREA_SCORE 26.20 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(13,0,4,14) QUANTITY 1 NAME for:for:w:lshift TYPE SHIFTLEFT DELAY {1.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-84 LOC {1 0.4890624375 1 0.6874999375 1 0.6874999375 1 0.9218747812500001 3 0.9218747812500001} PREDS {{259 0 0 0-6079 {}} {258 0 0 0-6078 {}}} SUCCS {{258 0 0 0-6372 {}} {258 0 0 0-6374 {}}} CYCLES {}}
set a(0-6081) {AREA_SCORE {} NAME for:for:t:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-85 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 3 0.4937499375} PREDS {{262 0 0 0-6513 {}}} SUCCS {{259 0 0 0-6082 {}} {256 0 0 0-6513 {}}} CYCLES {}}
set a(0-6082) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(12-0)#2 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-86 LOC {0 0.9999999375 1 0.0 1 0.0 3 0.4937499375} PREDS {{259 0 0 0-6081 {}}} SUCCS {{259 0 0 0-6083 {}}} CYCLES {}}
set a(0-6083) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(13,2) QUANTITY 2 NAME operator&<34,true>#1:and TYPE AND DELAY {0.55 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-87 LOC {1 0.16874993750000003 1 0.4937499375 1 0.4937499375 1 0.57968728125 3 0.57968728125} PREDS {{259 0 0 0-6082 {}} {258 0 0 0-6072 {}}} SUCCS {{259 0 0 0-6084 {}} {258 0 0 0-6089 {}} {258 0 0 0-6109 {}} {258 0 0 0-6130 {}} {258 0 0 0-6133 {}} {258 0 0 0-6142 {}} {258 0 0 0-6148 {}} {258 0 0 0-6156 {}} {258 0 0 0-6162 {}} {258 0 0 0-6170 {}} {258 0 0 0-6177 {}} {258 0 0 0-6183 {}} {258 0 0 0-6187 {}} {258 0 0 0-6195 {}} {258 0 0 0-6200 {}} {258 0 0 0-6207 {}} {258 0 0 0-6212 {}} {258 0 0 0-6219 {}} {258 0 0 0-6225 {}} {258 0 0 0-6230 {}} {258 0 0 0-6388 {}} {258 0 0 0-6436 {}}} CYCLES {}}
set a(0-6084) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(12-1) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-88 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 6 0.7531249999999999} PREDS {{259 0 0 0-6083 {}}} SUCCS {{259 0 0 0-6085 {}}} CYCLES {}}
set a(0-6085) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 1 NAME for:for:a:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-89 LOC {1 0.2546874375 1 0.7531249999999999 1 0.7531249999999999 1 0.92187484375 6 0.92187484375} PREDS {{259 0 0 0-6084 {}} {258 0 0 0-6076 {}}} SUCCS {{258 0 0 0-6088 {}} {258 0 0 0-6092 {}} {258 0 0 0-6094 {}} {258 0 0 0-6096 {}} {258 0 0 0-6098 {}} {258 0 0 0-6100 {}} {258 0 0 0-6102 {}} {258 0 0 0-6104 {}} {258 0 0 0-6106 {}} {258 0 0 0-6108 {}} {258 0 0 0-6112 {}} {258 0 0 0-6114 {}} {258 0 0 0-6116 {}} {258 0 0 0-6118 {}} {258 0 0 0-6120 {}} {258 0 0 0-6122 {}} {258 0 0 0-6124 {}} {258 0 0 0-6126 {}} {258 0 0 0-6128 {}} {258 0 0 0-6129 {}} {258 0 0 0-6134 {}} {258 0 0 0-6135 {}} {258 0 0 0-6140 {}} {258 0 0 0-6141 {}} {258 0 0 0-6147 {}} {258 0 0 0-6149 {}} {258 0 0 0-6154 {}} {258 0 0 0-6155 {}} {258 0 0 0-6161 {}} {258 0 0 0-6163 {}} {258 0 0 0-6168 {}} {258 0 0 0-6169 {}} {258 0 0 0-6175 {}} {258 0 0 0-6176 {}} {258 0 0 0-6181 {}} {258 0 0 0-6182 {}} {258 0 0 0-6188 {}} {258 0 0 0-6189 {}} {258 0 0 0-6193 {}} {258 0 0 0-6194 {}} {258 0 0 0-6199 {}} {258 0 0 0-6201 {}} {258 0 0 0-6205 {}} {258 0 0 0-6206 {}} {258 0 0 0-6211 {}} {258 0 0 0-6213 {}} {258 0 0 0-6217 {}} {258 0 0 0-6218 {}} {258 0 0 0-6223 {}} {258 0 0 0-6224 {}}} CYCLES {}}
set a(0-6086) {AREA_SCORE {} NAME for:for:a:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-90 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 0 0.9999999375 6 0.9218749375} PREDS {} SUCCS {{259 0 0 0-6087 {}}} CYCLES {}}
set a(0-6087) {AREA_SCORE {} NAME for:for:a:drf(y) TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-91 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 6 0.9218749375} PREDS {{259 0 0 0-6086 {}}} SUCCS {{146 0 0 0-6088 {}} {146 0 0 0-6089 {}} {146 0 0 0-6090 {}} {130 0 0 0-6091 {}} {146 0 0 0-6108 {}} {146 0 0 0-6109 {}} {146 0 0 0-6110 {}} {130 0 0 0-6111 {}}} CYCLES {}}
set a(0-6088) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-92 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6087 {}} {258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6090 {}}} CYCLES {}}
set a(0-6089) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-93 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 6 0.9218749375} PREDS {{146 0 0 0-6087 {}} {258 0 0 0-6083 {}}} SUCCS {{259 0 0 0-6090 {}}} CYCLES {}}
set a(0-6090) {AREA_SCORE {} NAME for:for:a:conc#5 TYPE CONCATENATE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-94 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{259 0 0 0-6089 {}} {258 0 0 0-6088 {}} {146 0 0 0-6087 {}}} SUCCS {{259 0 0 0-6091 {}}} CYCLES {}}
set a(0-6091) {AREA_SCORE {} NAME for:for:a:switch#1 TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-95 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{259 0 0 0-6090 {}} {130 0 0 0-6087 {}}} SUCCS {{146 0 0 0-6092 {}} {130 0 0 0-6093 {}} {146 0 0 0-6094 {}} {130 0 0 0-6095 {}} {146 0 0 0-6096 {}} {130 0 0 0-6097 {}} {146 0 0 0-6098 {}} {130 0 0 0-6099 {}} {146 0 0 0-6100 {}} {130 0 0 0-6101 {}} {146 0 0 0-6102 {}} {130 0 0 0-6103 {}} {146 0 0 0-6104 {}} {130 0 0 0-6105 {}} {146 0 0 0-6106 {}} {130 0 0 0-6107 {}}} CYCLES {}}
set a(0-6092) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#2 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-96 LOC {1 0.423437375 6 0.0 6 0.0 6 0.9218749375} PREDS {{146 0 0 0-6091 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6093 {}}} CYCLES {}}
set a(0-6093) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-97 LOC {4 1.0 6 0.9375 6 1.0 7 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6092 {}} {130 0 0 0-6091 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {262 0 0 0-6473 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {262 0 0 0-6403 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}}} SUCCS {{592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {258 0 0 0-6228 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {256 0 0 0-6403 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {256 0 0 0-6473 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6094) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#3 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-98 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6091 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6095 {}}} CYCLES {}}
set a(0-6095) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-99 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6094 {}} {592 -2 0 0-6093 {}} {130 0 0 0-6091 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {258 0 0 0-6228 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {256 0 0 0-6405 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {256 0 0 0-6475 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6096) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#4 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-100 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6091 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6097 {}}} CYCLES {}}
set a(0-6097) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-101 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6096 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {130 0 0 0-6091 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {258 0 0 0-6228 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {256 0 0 0-6407 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {256 0 0 0-6477 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6098) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#5 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-102 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6091 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6099 {}}} CYCLES {}}
set a(0-6099) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-103 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6098 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {130 0 0 0-6091 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {258 0 0 0-6228 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {256 0 0 0-6409 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {256 0 0 0-6479 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6100) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#6 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-104 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6091 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6101 {}}} CYCLES {}}
set a(0-6101) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-105 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6100 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {130 0 0 0-6091 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {258 0 0 0-6228 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {256 0 0 0-6411 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {256 0 0 0-6481 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6102) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#7 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-106 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6091 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6103 {}}} CYCLES {}}
set a(0-6103) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-107 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6102 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {130 0 0 0-6091 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {258 0 0 0-6228 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {256 0 0 0-6413 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {256 0 0 0-6483 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6104) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#8 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-108 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6091 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6105 {}}} CYCLES {}}
set a(0-6105) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-109 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6104 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {130 0 0 0-6091 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6107 {}} {258 0 0 0-6228 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {256 0 0 0-6415 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {256 0 0 0-6485 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6106) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-110 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6091 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6107 {}}} CYCLES {}}
set a(0-6107) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-111 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6106 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {130 0 0 0-6091 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {258 0 0 0-6228 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {256 0 0 0-6417 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {256 0 0 0-6487 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6108) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-112 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6087 {}} {258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6110 {}}} CYCLES {}}
set a(0-6109) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#1 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-113 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 6 0.9218749375} PREDS {{146 0 0 0-6087 {}} {258 0 0 0-6083 {}}} SUCCS {{259 0 0 0-6110 {}}} CYCLES {}}
set a(0-6110) {AREA_SCORE {} NAME for:for:a:conc#4 TYPE CONCATENATE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-114 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{259 0 0 0-6109 {}} {258 0 0 0-6108 {}} {146 0 0 0-6087 {}}} SUCCS {{259 0 0 0-6111 {}}} CYCLES {}}
set a(0-6111) {AREA_SCORE {} NAME for:for:a:switch TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-115 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{259 0 0 0-6110 {}} {130 0 0 0-6087 {}}} SUCCS {{146 0 0 0-6112 {}} {130 0 0 0-6113 {}} {146 0 0 0-6114 {}} {130 0 0 0-6115 {}} {146 0 0 0-6116 {}} {130 0 0 0-6117 {}} {146 0 0 0-6118 {}} {130 0 0 0-6119 {}} {146 0 0 0-6120 {}} {130 0 0 0-6121 {}} {146 0 0 0-6122 {}} {130 0 0 0-6123 {}} {146 0 0 0-6124 {}} {130 0 0 0-6125 {}} {146 0 0 0-6126 {}} {130 0 0 0-6127 {}}} CYCLES {}}
set a(0-6112) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#9 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-116 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6111 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6113 {}}} CYCLES {}}
set a(0-6113) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-117 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6112 {}} {130 0 0 0-6111 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6228 {}} {256 0 0 0-6421 {}} {256 0 0 0-6491 {}}} CYCLES {}}
set a(0-6114) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#10 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-118 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6111 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6115 {}}} CYCLES {}}
set a(0-6115) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-119 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6114 {}} {130 0 0 0-6111 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6228 {}} {256 0 0 0-6423 {}} {256 0 0 0-6493 {}}} CYCLES {}}
set a(0-6116) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#11 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-120 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6111 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6117 {}}} CYCLES {}}
set a(0-6117) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-121 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6116 {}} {130 0 0 0-6111 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6228 {}} {256 0 0 0-6425 {}} {256 0 0 0-6495 {}}} CYCLES {}}
set a(0-6118) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#12 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-122 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6111 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6119 {}}} CYCLES {}}
set a(0-6119) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-123 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6118 {}} {130 0 0 0-6111 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6228 {}} {256 0 0 0-6427 {}} {256 0 0 0-6497 {}}} CYCLES {}}
set a(0-6120) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#13 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-124 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6111 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6121 {}}} CYCLES {}}
set a(0-6121) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-125 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6120 {}} {130 0 0 0-6111 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6228 {}} {256 0 0 0-6429 {}} {256 0 0 0-6499 {}}} CYCLES {}}
set a(0-6122) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#14 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-126 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6111 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6123 {}}} CYCLES {}}
set a(0-6123) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-127 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6122 {}} {130 0 0 0-6111 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6228 {}} {256 0 0 0-6431 {}} {256 0 0 0-6501 {}}} CYCLES {}}
set a(0-6124) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#15 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-128 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6111 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6125 {}}} CYCLES {}}
set a(0-6125) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-129 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6124 {}} {130 0 0 0-6111 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6228 {}} {256 0 0 0-6433 {}} {256 0 0 0-6503 {}}} CYCLES {}}
set a(0-6126) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#1 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-130 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 6 0.9218749375} PREDS {{146 0 0 0-6111 {}} {258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6127 {}}} CYCLES {}}
set a(0-6127) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-131 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 7 0.37499984374999995} PREDS {{259 0 0 0-6126 {}} {130 0 0 0-6111 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6228 {}} {256 0 0 0-6435 {}} {256 0 0 0-6505 {}}} CYCLES {}}
set a(0-6128) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#2 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-132 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6132 {}}} CYCLES {}}
set a(0-6129) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#3 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-133 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6132 {}}} CYCLES {}}
set a(0-6130) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#4 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-134 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{258 0 0 0-6132 {}}} CYCLES {}}
set a(0-6131) {AREA_SCORE {} NAME for:for:a:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-135 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6132 {}}} CYCLES {}}
set a(0-6132) {AREA_SCORE {} NAME for:for:a:for:for:a:nor TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-136 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6131 {}} {258 0 0 0-6130 {}} {258 0 0 0-6129 {}} {258 0 0 0-6128 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6133) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#5 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-137 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{258 0 0 0-6139 {}}} CYCLES {}}
set a(0-6134) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#6 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-138 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6136 {}}} CYCLES {}}
set a(0-6135) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#7 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-139 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6136 {}}} CYCLES {}}
set a(0-6136) {AREA_SCORE {} NAME for:for:a:nor TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-140 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6135 {}} {258 0 0 0-6134 {}}} SUCCS {{258 0 0 0-6139 {}}} CYCLES {}}
set a(0-6137) {AREA_SCORE {} NAME y:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-141 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6138 {}}} CYCLES {}}
set a(0-6138) {AREA_SCORE {} NAME y:not#4 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-142 LOC {1 0.0 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6137 {}}} SUCCS {{259 0 0 0-6139 {}}} CYCLES {}}
set a(0-6139) {AREA_SCORE {} NAME for:for:a:for:for:a:and TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-143 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6138 {}} {258 0 0 0-6136 {}} {258 0 0 0-6133 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6140) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#8 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-144 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6146 {}}} CYCLES {}}
set a(0-6141) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#9 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-145 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6143 {}}} CYCLES {}}
set a(0-6142) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#10 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-146 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{259 0 0 0-6143 {}}} CYCLES {}}
set a(0-6143) {AREA_SCORE {} NAME for:for:a:nor#1 TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-147 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6142 {}} {258 0 0 0-6141 {}}} SUCCS {{258 0 0 0-6146 {}}} CYCLES {}}
set a(0-6144) {AREA_SCORE {} NAME y:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-148 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6145 {}}} CYCLES {}}
set a(0-6145) {AREA_SCORE {} NAME y:not#5 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-149 LOC {1 0.0 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6144 {}}} SUCCS {{259 0 0 0-6146 {}}} CYCLES {}}
set a(0-6146) {AREA_SCORE {} NAME for:for:a:for:for:a:and#1 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-150 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6145 {}} {258 0 0 0-6143 {}} {258 0 0 0-6140 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6147) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#11 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-151 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6153 {}}} CYCLES {}}
set a(0-6148) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#12 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-152 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{258 0 0 0-6153 {}}} CYCLES {}}
set a(0-6149) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#13 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-153 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6150 {}}} CYCLES {}}
set a(0-6150) {AREA_SCORE {} NAME for:for:a:not TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-154 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6149 {}}} SUCCS {{258 0 0 0-6153 {}}} CYCLES {}}
set a(0-6151) {AREA_SCORE {} NAME y:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-155 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6152 {}}} CYCLES {}}
set a(0-6152) {AREA_SCORE {} NAME y:not#6 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-156 LOC {1 0.0 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6151 {}}} SUCCS {{259 0 0 0-6153 {}}} CYCLES {}}
set a(0-6153) {AREA_SCORE {} NAME for:for:a:for:for:a:and#2 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-157 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6152 {}} {258 0 0 0-6150 {}} {258 0 0 0-6148 {}} {258 0 0 0-6147 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6154) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#14 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-158 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6160 {}}} CYCLES {}}
set a(0-6155) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#15 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-159 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6157 {}}} CYCLES {}}
set a(0-6156) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#16 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-160 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{259 0 0 0-6157 {}}} CYCLES {}}
set a(0-6157) {AREA_SCORE {} NAME for:for:a:nor#2 TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-161 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6156 {}} {258 0 0 0-6155 {}}} SUCCS {{258 0 0 0-6160 {}}} CYCLES {}}
set a(0-6158) {AREA_SCORE {} NAME y:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-162 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6159 {}}} CYCLES {}}
set a(0-6159) {AREA_SCORE {} NAME y:not#7 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-163 LOC {1 0.0 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6158 {}}} SUCCS {{259 0 0 0-6160 {}}} CYCLES {}}
set a(0-6160) {AREA_SCORE {} NAME for:for:a:for:for:a:and#3 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-164 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6159 {}} {258 0 0 0-6157 {}} {258 0 0 0-6154 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6161) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#17 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-165 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6167 {}}} CYCLES {}}
set a(0-6162) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#18 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-166 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{258 0 0 0-6167 {}}} CYCLES {}}
set a(0-6163) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#19 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-167 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6164 {}}} CYCLES {}}
set a(0-6164) {AREA_SCORE {} NAME for:for:a:not#2 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-168 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6163 {}}} SUCCS {{258 0 0 0-6167 {}}} CYCLES {}}
set a(0-6165) {AREA_SCORE {} NAME y:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-169 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6166 {}}} CYCLES {}}
set a(0-6166) {AREA_SCORE {} NAME y:not#8 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-170 LOC {1 0.0 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6165 {}}} SUCCS {{259 0 0 0-6167 {}}} CYCLES {}}
set a(0-6167) {AREA_SCORE {} NAME for:for:a:for:for:a:and#4 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-171 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6166 {}} {258 0 0 0-6164 {}} {258 0 0 0-6162 {}} {258 0 0 0-6161 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6168) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#20 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-172 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6174 {}}} CYCLES {}}
set a(0-6169) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#21 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-173 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6174 {}}} CYCLES {}}
set a(0-6170) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#22 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-174 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{259 0 0 0-6171 {}}} CYCLES {}}
set a(0-6171) {AREA_SCORE {} NAME for:for:a:not#3 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-175 LOC {1 0.2546874375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6170 {}}} SUCCS {{258 0 0 0-6174 {}}} CYCLES {}}
set a(0-6172) {AREA_SCORE {} NAME y:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-176 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6173 {}}} CYCLES {}}
set a(0-6173) {AREA_SCORE {} NAME y:not#9 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-177 LOC {1 0.0 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6172 {}}} SUCCS {{259 0 0 0-6174 {}}} CYCLES {}}
set a(0-6174) {AREA_SCORE {} NAME for:for:a:for:for:a:and#5 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-178 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6173 {}} {258 0 0 0-6171 {}} {258 0 0 0-6169 {}} {258 0 0 0-6168 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6175) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#23 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-179 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6180 {}}} CYCLES {}}
set a(0-6176) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#24 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-180 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6180 {}}} CYCLES {}}
set a(0-6177) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#25 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-181 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{258 0 0 0-6180 {}}} CYCLES {}}
set a(0-6178) {AREA_SCORE {} NAME y:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-182 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6179 {}}} CYCLES {}}
set a(0-6179) {AREA_SCORE {} NAME y:not TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-183 LOC {1 0.0 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6178 {}}} SUCCS {{259 0 0 0-6180 {}}} CYCLES {}}
set a(0-6180) {AREA_SCORE {} NAME for:for:a:for:for:a:and#6 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-184 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6179 {}} {258 0 0 0-6177 {}} {258 0 0 0-6176 {}} {258 0 0 0-6175 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6181) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#2 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-185 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6184 {}}} CYCLES {}}
set a(0-6182) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#3 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-186 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6184 {}}} CYCLES {}}
set a(0-6183) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#28 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-187 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{259 0 0 0-6184 {}}} CYCLES {}}
set a(0-6184) {AREA_SCORE {} NAME for:for:a:for:for:a:nor#1 TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-188 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6183 {}} {258 0 0 0-6182 {}} {258 0 0 0-6181 {}}} SUCCS {{258 0 0 0-6186 {}}} CYCLES {}}
set a(0-6185) {AREA_SCORE {} NAME for:for:a:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-189 LOC {0 0.9999999375 7 0.0 7 0.0 7 0.0 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6186 {}}} CYCLES {}}
set a(0-6186) {AREA_SCORE {} NAME for:for:a:and#1 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-190 LOC {1 0.423437375 7 0.0 7 0.0 8 0.0328124375} PREDS {{259 0 0 0-6185 {}} {258 0 0 0-6184 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6187) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#29 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-191 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{258 0 0 0-6192 {}}} CYCLES {}}
set a(0-6188) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#6 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-192 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6190 {}}} CYCLES {}}
set a(0-6189) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#7 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-193 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6190 {}}} CYCLES {}}
set a(0-6190) {AREA_SCORE {} NAME for:for:a:nor#3 TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-194 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6189 {}} {258 0 0 0-6188 {}}} SUCCS {{258 0 0 0-6192 {}}} CYCLES {}}
set a(0-6191) {AREA_SCORE {} NAME for:for:a:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-195 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6192 {}}} CYCLES {}}
set a(0-6192) {AREA_SCORE {} NAME for:for:a:for:for:a:and#7 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-196 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6191 {}} {258 0 0 0-6190 {}} {258 0 0 0-6187 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6193) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#8 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-197 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6198 {}}} CYCLES {}}
set a(0-6194) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#9 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-198 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6196 {}}} CYCLES {}}
set a(0-6195) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#34 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-199 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{259 0 0 0-6196 {}}} CYCLES {}}
set a(0-6196) {AREA_SCORE {} NAME for:for:a:nor#4 TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-200 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6195 {}} {258 0 0 0-6194 {}}} SUCCS {{258 0 0 0-6198 {}}} CYCLES {}}
set a(0-6197) {AREA_SCORE {} NAME for:for:a:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-201 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6198 {}}} CYCLES {}}
set a(0-6198) {AREA_SCORE {} NAME for:for:a:for:for:a:and#8 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-202 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6197 {}} {258 0 0 0-6196 {}} {258 0 0 0-6193 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6199) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#11 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-203 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6204 {}}} CYCLES {}}
set a(0-6200) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#36 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-204 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{258 0 0 0-6204 {}}} CYCLES {}}
set a(0-6201) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#13 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-205 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6202 {}}} CYCLES {}}
set a(0-6202) {AREA_SCORE {} NAME for:for:a:not#4 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-206 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6201 {}}} SUCCS {{258 0 0 0-6204 {}}} CYCLES {}}
set a(0-6203) {AREA_SCORE {} NAME for:for:a:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-207 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6204 {}}} CYCLES {}}
set a(0-6204) {AREA_SCORE {} NAME for:for:a:for:for:a:and#9 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-208 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6203 {}} {258 0 0 0-6202 {}} {258 0 0 0-6200 {}} {258 0 0 0-6199 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6205) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#14 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-209 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6210 {}}} CYCLES {}}
set a(0-6206) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#15 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-210 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6208 {}}} CYCLES {}}
set a(0-6207) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#40 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-211 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{259 0 0 0-6208 {}}} CYCLES {}}
set a(0-6208) {AREA_SCORE {} NAME for:for:a:nor#5 TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-212 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6207 {}} {258 0 0 0-6206 {}}} SUCCS {{258 0 0 0-6210 {}}} CYCLES {}}
set a(0-6209) {AREA_SCORE {} NAME for:for:a:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-213 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6210 {}}} CYCLES {}}
set a(0-6210) {AREA_SCORE {} NAME for:for:a:for:for:a:and#10 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-214 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6209 {}} {258 0 0 0-6208 {}} {258 0 0 0-6205 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6211) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#17 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-215 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6216 {}}} CYCLES {}}
set a(0-6212) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#42 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-216 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{258 0 0 0-6216 {}}} CYCLES {}}
set a(0-6213) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#19 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-217 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{259 0 0 0-6214 {}}} CYCLES {}}
set a(0-6214) {AREA_SCORE {} NAME for:for:a:not#5 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-218 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6213 {}}} SUCCS {{258 0 0 0-6216 {}}} CYCLES {}}
set a(0-6215) {AREA_SCORE {} NAME for:for:a:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-219 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6216 {}}} CYCLES {}}
set a(0-6216) {AREA_SCORE {} NAME for:for:a:for:for:a:and#11 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-220 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6215 {}} {258 0 0 0-6214 {}} {258 0 0 0-6212 {}} {258 0 0 0-6211 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6217) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#20 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-221 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6222 {}}} CYCLES {}}
set a(0-6218) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#21 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-222 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6222 {}}} CYCLES {}}
set a(0-6219) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#46 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-223 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{259 0 0 0-6220 {}}} CYCLES {}}
set a(0-6220) {AREA_SCORE {} NAME for:for:a:not#6 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-224 LOC {1 0.2546874375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6219 {}}} SUCCS {{258 0 0 0-6222 {}}} CYCLES {}}
set a(0-6221) {AREA_SCORE {} NAME for:for:a:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-225 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6222 {}}} CYCLES {}}
set a(0-6222) {AREA_SCORE {} NAME for:for:a:for:for:a:and#12 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-226 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6221 {}} {258 0 0 0-6220 {}} {258 0 0 0-6218 {}} {258 0 0 0-6217 {}}} SUCCS {{258 0 0 0-6228 {}}} CYCLES {}}
set a(0-6223) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#23 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-227 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6227 {}}} CYCLES {}}
set a(0-6224) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#24 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-228 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{258 0 0 0-6085 {}}} SUCCS {{258 0 0 0-6227 {}}} CYCLES {}}
set a(0-6225) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#49 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-229 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 8 0.0328124375} PREDS {{258 0 0 0-6083 {}}} SUCCS {{258 0 0 0-6227 {}}} CYCLES {}}
set a(0-6226) {AREA_SCORE {} NAME for:for:a:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-230 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {} SUCCS {{259 0 0 0-6227 {}}} CYCLES {}}
set a(0-6227) {AREA_SCORE {} NAME for:for:a:for:for:a:and#13 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-231 LOC {1 0.423437375 1 0.9218749375 1 0.9218749375 8 0.0328124375} PREDS {{259 0 0 0-6226 {}} {258 0 0 0-6225 {}} {258 0 0 0-6224 {}} {258 0 0 0-6223 {}}} SUCCS {{259 0 0 0-6228 {}}} CYCLES {}}
set a(0-6228) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:a:for:for:a:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-232 LOC {5 0.375 7 0.5523436875000001 7 0.5523436875000001 7 0.7867185312500001 8 0.26718728125} PREDS {{259 0 0 0-6227 {}} {258 0 0 0-6222 {}} {258 0 0 0-6216 {}} {258 0 0 0-6210 {}} {258 0 0 0-6204 {}} {258 0 0 0-6198 {}} {258 0 0 0-6192 {}} {258 0 0 0-6186 {}} {258 0 0 0-6180 {}} {258 0 0 0-6174 {}} {258 0 0 0-6167 {}} {258 0 0 0-6160 {}} {258 0 0 0-6153 {}} {258 0 0 0-6146 {}} {258 0 0 0-6139 {}} {258 0 0 0-6132 {}} {258 0 0 0-6127 {}} {258 0 0 0-6125 {}} {258 0 0 0-6123 {}} {258 0 0 0-6121 {}} {258 0 0 0-6119 {}} {258 0 0 0-6117 {}} {258 0 0 0-6115 {}} {258 0 0 0-6113 {}} {258 0 0 0-6107 {}} {258 0 0 0-6105 {}} {258 0 0 0-6103 {}} {258 0 0 0-6101 {}} {258 0 0 0-6099 {}} {258 0 0 0-6097 {}} {258 0 0 0-6095 {}} {258 0 0 0-6093 {}} {258 0 0 0-6069 {}} {258 0 0 0-6068 {}} {258 0 0 0-6067 {}} {258 0 0 0-6066 {}} {258 0 0 0-6065 {}} {258 0 0 0-6064 {}} {258 0 0 0-6063 {}} {258 0 0 0-6062 {}} {258 0 0 0-6061 {}} {258 0 0 0-6060 {}} {258 0 0 0-6059 {}} {258 0 0 0-6058 {}} {258 0 0 0-6057 {}} {258 0 0 0-6056 {}} {258 0 0 0-6055 {}} {258 0 0 0-6054 {}}} SUCCS {{258 0 0 0-6389 {}} {258 0 0 0-6456 {}}} CYCLES {}}
set a(0-6229) {AREA_SCORE {} NAME for:for:b:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-233 LOC {0 0.9999999375 1 0.5796874375 1 0.5796874375 1 0.5796874375 3 0.5796874375} PREDS {} SUCCS {{259 0 0 0-6230 {}}} CYCLES {}}
set a(0-6230) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME for:for:b:acc TYPE ACCU DELAY {1.09 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-234 LOC {1 0.2546874375 1 0.5796874375 1 0.5796874375 1 0.75078103125 3 0.75078103125} PREDS {{259 0 0 0-6229 {}} {258 0 0 0-6083 {}}} SUCCS {{258 0 0 0-6232 {}}} CYCLES {}}
set a(0-6231) {AREA_SCORE {} NAME for:for:b:conc#1 TYPE CONCATENATE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-235 LOC {1 0.2546874375 1 0.7507811875 1 0.7507811875 3 0.7507811875} PREDS {{258 0 0 0-6076 {}}} SUCCS {{259 0 0 0-6232 {}}} CYCLES {}}
set a(0-6232) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME for:for:b:for:for:b:acc TYPE ACCU DELAY {1.09 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-236 LOC {1 0.4257811875 1 0.7507811875 1 0.7507811875 1 0.92187478125 3 0.92187478125} PREDS {{259 0 0 0-6231 {}} {258 0 0 0-6230 {}}} SUCCS {{258 0 0 0-6235 {}} {258 0 0 0-6237 {}} {258 0 0 0-6239 {}} {258 0 0 0-6241 {}} {258 0 0 0-6243 {}} {258 0 0 0-6245 {}} {258 0 0 0-6247 {}} {258 0 0 0-6249 {}} {258 0 0 0-6251 {}} {258 0 0 0-6253 {}} {258 0 0 0-6255 {}} {258 0 0 0-6257 {}} {258 0 0 0-6259 {}} {258 0 0 0-6261 {}} {258 0 0 0-6263 {}} {258 0 0 0-6265 {}} {258 0 0 0-6267 {}} {258 0 0 0-6269 {}} {258 0 0 0-6271 {}} {258 0 0 0-6272 {}} {258 0 0 0-6273 {}} {258 0 0 0-6276 {}} {258 0 0 0-6277 {}} {258 0 0 0-6278 {}} {258 0 0 0-6283 {}} {258 0 0 0-6284 {}} {258 0 0 0-6285 {}} {258 0 0 0-6290 {}} {258 0 0 0-6291 {}} {258 0 0 0-6292 {}} {258 0 0 0-6297 {}} {258 0 0 0-6298 {}} {258 0 0 0-6299 {}} {258 0 0 0-6304 {}} {258 0 0 0-6305 {}} {258 0 0 0-6306 {}} {258 0 0 0-6311 {}} {258 0 0 0-6312 {}} {258 0 0 0-6313 {}} {258 0 0 0-6318 {}} {258 0 0 0-6319 {}} {258 0 0 0-6320 {}} {258 0 0 0-6324 {}} {258 0 0 0-6325 {}} {258 0 0 0-6326 {}} {258 0 0 0-6330 {}} {258 0 0 0-6331 {}} {258 0 0 0-6332 {}} {258 0 0 0-6336 {}} {258 0 0 0-6337 {}} {258 0 0 0-6338 {}} {258 0 0 0-6342 {}} {258 0 0 0-6343 {}} {258 0 0 0-6344 {}} {258 0 0 0-6348 {}} {258 0 0 0-6349 {}} {258 0 0 0-6350 {}} {258 0 0 0-6354 {}} {258 0 0 0-6355 {}} {258 0 0 0-6356 {}} {258 0 0 0-6360 {}} {258 0 0 0-6361 {}} {258 0 0 0-6362 {}} {258 0 0 0-6366 {}} {258 0 0 0-6367 {}} {258 0 0 0-6368 {}}} CYCLES {}}
set a(0-6233) {AREA_SCORE {} NAME for:for:b:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-237 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 0 0.9999999375 3 0.9218749375} PREDS {} SUCCS {{259 0 0 0-6234 {}}} CYCLES {}}
set a(0-6234) {AREA_SCORE {} NAME mult:drf(y) TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-238 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 3 0.9218749375} PREDS {{259 0 0 0-6233 {}}} SUCCS {{146 0 0 0-6235 {}} {130 0 0 0-6236 {}} {146 0 0 0-6253 {}} {130 0 0 0-6254 {}}} CYCLES {}}
set a(0-6235) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#1 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-239 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6234 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6236 {}}} CYCLES {}}
set a(0-6236) {AREA_SCORE {} NAME for:for:b:switch#1 TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-240 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{259 0 0 0-6235 {}} {130 0 0 0-6234 {}}} SUCCS {{146 0 0 0-6237 {}} {130 0 0 0-6238 {}} {146 0 0 0-6239 {}} {130 0 0 0-6240 {}} {146 0 0 0-6241 {}} {130 0 0 0-6242 {}} {146 0 0 0-6243 {}} {130 0 0 0-6244 {}} {146 0 0 0-6245 {}} {130 0 0 0-6246 {}} {146 0 0 0-6247 {}} {130 0 0 0-6248 {}} {146 0 0 0-6249 {}} {130 0 0 0-6250 {}} {146 0 0 0-6251 {}} {130 0 0 0-6252 {}}} CYCLES {}}
set a(0-6237) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#2 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-241 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6236 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6238 {}}} CYCLES {}}
set a(0-6238) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-242 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6237 {}} {130 0 0 0-6236 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {258 0 0 0-6371 {}} {256 0 0 0-6403 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {256 0 0 0-6473 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6239) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#3 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-243 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6236 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6240 {}}} CYCLES {}}
set a(0-6240) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-244 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6239 {}} {592 -2 0 0-6238 {}} {130 0 0 0-6236 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {258 0 0 0-6371 {}} {80 -2 0 0-6403 {}} {256 0 0 0-6405 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {256 0 0 0-6475 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6241) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#4 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-245 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6236 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6242 {}}} CYCLES {}}
set a(0-6242) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-246 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6241 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {130 0 0 0-6236 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {258 0 0 0-6371 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {256 0 0 0-6407 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {256 0 0 0-6477 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6243) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#5 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-247 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6236 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6244 {}}} CYCLES {}}
set a(0-6244) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-248 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6243 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {130 0 0 0-6236 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {258 0 0 0-6371 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {256 0 0 0-6409 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {256 0 0 0-6479 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6245) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#6 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-249 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6236 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6246 {}}} CYCLES {}}
set a(0-6246) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-250 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6245 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {130 0 0 0-6236 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {258 0 0 0-6371 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {256 0 0 0-6411 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {256 0 0 0-6481 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6247) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#7 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-251 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6236 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6248 {}}} CYCLES {}}
set a(0-6248) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-252 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6247 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {130 0 0 0-6236 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {258 0 0 0-6371 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {256 0 0 0-6413 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {256 0 0 0-6483 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6249) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#8 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-253 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6236 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6250 {}}} CYCLES {}}
set a(0-6250) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-254 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6249 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {130 0 0 0-6236 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6252 {}} {258 0 0 0-6371 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {256 0 0 0-6415 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {256 0 0 0-6485 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6251) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-255 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6236 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6252 {}}} CYCLES {}}
set a(0-6252) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-256 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6251 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {130 0 0 0-6236 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {258 0 0 0-6371 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {256 0 0 0-6417 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {256 0 0 0-6487 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6253) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-257 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6234 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6254 {}}} CYCLES {}}
set a(0-6254) {AREA_SCORE {} NAME for:for:b:switch TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-258 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{259 0 0 0-6253 {}} {130 0 0 0-6234 {}}} SUCCS {{146 0 0 0-6255 {}} {130 0 0 0-6256 {}} {146 0 0 0-6257 {}} {130 0 0 0-6258 {}} {146 0 0 0-6259 {}} {130 0 0 0-6260 {}} {146 0 0 0-6261 {}} {130 0 0 0-6262 {}} {146 0 0 0-6263 {}} {130 0 0 0-6264 {}} {146 0 0 0-6265 {}} {130 0 0 0-6266 {}} {146 0 0 0-6267 {}} {130 0 0 0-6268 {}} {146 0 0 0-6269 {}} {130 0 0 0-6270 {}}} CYCLES {}}
set a(0-6255) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#9 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-259 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6254 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6256 {}}} CYCLES {}}
set a(0-6256) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-260 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6255 {}} {130 0 0 0-6254 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6371 {}} {256 0 0 0-6421 {}} {256 0 0 0-6491 {}}} CYCLES {}}
set a(0-6257) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#10 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-261 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6254 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6258 {}}} CYCLES {}}
set a(0-6258) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-262 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6257 {}} {130 0 0 0-6254 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6371 {}} {256 0 0 0-6423 {}} {256 0 0 0-6493 {}}} CYCLES {}}
set a(0-6259) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#11 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-263 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6254 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6260 {}}} CYCLES {}}
set a(0-6260) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-264 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6259 {}} {130 0 0 0-6254 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6371 {}} {256 0 0 0-6425 {}} {256 0 0 0-6495 {}}} CYCLES {}}
set a(0-6261) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#12 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-265 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6254 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6262 {}}} CYCLES {}}
set a(0-6262) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-266 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6261 {}} {130 0 0 0-6254 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6371 {}} {256 0 0 0-6427 {}} {256 0 0 0-6497 {}}} CYCLES {}}
set a(0-6263) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#13 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-267 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6254 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6264 {}}} CYCLES {}}
set a(0-6264) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-268 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6263 {}} {130 0 0 0-6254 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6371 {}} {256 0 0 0-6429 {}} {256 0 0 0-6499 {}}} CYCLES {}}
set a(0-6265) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#14 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-269 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6254 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6266 {}}} CYCLES {}}
set a(0-6266) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-270 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6265 {}} {130 0 0 0-6254 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6371 {}} {256 0 0 0-6431 {}} {256 0 0 0-6501 {}}} CYCLES {}}
set a(0-6267) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#15 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-271 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6254 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6268 {}}} CYCLES {}}
set a(0-6268) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-272 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6267 {}} {130 0 0 0-6254 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6371 {}} {256 0 0 0-6433 {}} {256 0 0 0-6503 {}}} CYCLES {}}
set a(0-6269) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#1 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-273 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 3 0.9218749375} PREDS {{146 0 0 0-6254 {}} {258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6270 {}}} CYCLES {}}
set a(0-6270) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-274 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{259 0 0 0-6269 {}} {130 0 0 0-6254 {}} {132 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6371 {}} {256 0 0 0-6435 {}} {256 0 0 0-6505 {}}} CYCLES {}}
set a(0-6271) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#4 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-275 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6275 {}}} CYCLES {}}
set a(0-6272) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#5 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-276 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6275 {}}} CYCLES {}}
set a(0-6273) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#6 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-277 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6275 {}}} CYCLES {}}
set a(0-6274) {AREA_SCORE {} NAME for:for:b:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-278 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6275 {}}} CYCLES {}}
set a(0-6275) {AREA_SCORE {} NAME for:for:b:for:for:b:nor TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-279 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6274 {}} {258 0 0 0-6273 {}} {258 0 0 0-6272 {}} {258 0 0 0-6271 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6276) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#7 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-280 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6282 {}}} CYCLES {}}
set a(0-6277) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#8 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-281 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6279 {}}} CYCLES {}}
set a(0-6278) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#9 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-282 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6279 {}}} CYCLES {}}
set a(0-6279) {AREA_SCORE {} NAME for:for:b:nor TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-283 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6278 {}} {258 0 0 0-6277 {}}} SUCCS {{258 0 0 0-6282 {}}} CYCLES {}}
set a(0-6280) {AREA_SCORE {} NAME y:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-284 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6281 {}}} CYCLES {}}
set a(0-6281) {AREA_SCORE {} NAME y:not#11 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-285 LOC {1 0.0 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6280 {}}} SUCCS {{259 0 0 0-6282 {}}} CYCLES {}}
set a(0-6282) {AREA_SCORE {} NAME for:for:b:for:for:b:and TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-286 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6281 {}} {258 0 0 0-6279 {}} {258 0 0 0-6276 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6283) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#10 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-287 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6289 {}}} CYCLES {}}
set a(0-6284) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#11 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-288 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6286 {}}} CYCLES {}}
set a(0-6285) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#12 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-289 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6286 {}}} CYCLES {}}
set a(0-6286) {AREA_SCORE {} NAME for:for:b:nor#1 TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-290 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6285 {}} {258 0 0 0-6284 {}}} SUCCS {{258 0 0 0-6289 {}}} CYCLES {}}
set a(0-6287) {AREA_SCORE {} NAME y:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-291 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6288 {}}} CYCLES {}}
set a(0-6288) {AREA_SCORE {} NAME y:not#12 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-292 LOC {1 0.0 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6287 {}}} SUCCS {{259 0 0 0-6289 {}}} CYCLES {}}
set a(0-6289) {AREA_SCORE {} NAME for:for:b:for:for:b:and#1 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-293 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6288 {}} {258 0 0 0-6286 {}} {258 0 0 0-6283 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6290) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#13 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-294 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6296 {}}} CYCLES {}}
set a(0-6291) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#14 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-295 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6296 {}}} CYCLES {}}
set a(0-6292) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#15 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-296 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6293 {}}} CYCLES {}}
set a(0-6293) {AREA_SCORE {} NAME for:for:b:not#5 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-297 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6292 {}}} SUCCS {{258 0 0 0-6296 {}}} CYCLES {}}
set a(0-6294) {AREA_SCORE {} NAME y:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-298 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6295 {}}} CYCLES {}}
set a(0-6295) {AREA_SCORE {} NAME y:not#13 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-299 LOC {1 0.0 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6294 {}}} SUCCS {{259 0 0 0-6296 {}}} CYCLES {}}
set a(0-6296) {AREA_SCORE {} NAME for:for:b:for:for:b:and#2 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-300 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6295 {}} {258 0 0 0-6293 {}} {258 0 0 0-6291 {}} {258 0 0 0-6290 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6297) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#16 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-301 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6303 {}}} CYCLES {}}
set a(0-6298) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#17 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-302 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6300 {}}} CYCLES {}}
set a(0-6299) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#18 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-303 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6300 {}}} CYCLES {}}
set a(0-6300) {AREA_SCORE {} NAME for:for:b:nor#2 TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-304 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6299 {}} {258 0 0 0-6298 {}}} SUCCS {{258 0 0 0-6303 {}}} CYCLES {}}
set a(0-6301) {AREA_SCORE {} NAME y:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-305 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6302 {}}} CYCLES {}}
set a(0-6302) {AREA_SCORE {} NAME y:not#14 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-306 LOC {1 0.0 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6301 {}}} SUCCS {{259 0 0 0-6303 {}}} CYCLES {}}
set a(0-6303) {AREA_SCORE {} NAME for:for:b:for:for:b:and#3 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-307 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6302 {}} {258 0 0 0-6300 {}} {258 0 0 0-6297 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6304) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#19 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-308 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6310 {}}} CYCLES {}}
set a(0-6305) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#20 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-309 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6310 {}}} CYCLES {}}
set a(0-6306) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#21 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-310 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6307 {}}} CYCLES {}}
set a(0-6307) {AREA_SCORE {} NAME for:for:b:not#6 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-311 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6306 {}}} SUCCS {{258 0 0 0-6310 {}}} CYCLES {}}
set a(0-6308) {AREA_SCORE {} NAME y:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-312 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6309 {}}} CYCLES {}}
set a(0-6309) {AREA_SCORE {} NAME y:not#15 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-313 LOC {1 0.0 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6308 {}}} SUCCS {{259 0 0 0-6310 {}}} CYCLES {}}
set a(0-6310) {AREA_SCORE {} NAME for:for:b:for:for:b:and#4 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-314 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6309 {}} {258 0 0 0-6307 {}} {258 0 0 0-6305 {}} {258 0 0 0-6304 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6311) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#22 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-315 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6317 {}}} CYCLES {}}
set a(0-6312) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#23 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-316 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6317 {}}} CYCLES {}}
set a(0-6313) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#24 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-317 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6314 {}}} CYCLES {}}
set a(0-6314) {AREA_SCORE {} NAME for:for:b:not#7 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-318 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6313 {}}} SUCCS {{258 0 0 0-6317 {}}} CYCLES {}}
set a(0-6315) {AREA_SCORE {} NAME y:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-319 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6316 {}}} CYCLES {}}
set a(0-6316) {AREA_SCORE {} NAME y:not#16 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-320 LOC {1 0.0 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6315 {}}} SUCCS {{259 0 0 0-6317 {}}} CYCLES {}}
set a(0-6317) {AREA_SCORE {} NAME for:for:b:for:for:b:and#5 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-321 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6316 {}} {258 0 0 0-6314 {}} {258 0 0 0-6312 {}} {258 0 0 0-6311 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6318) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#25 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-322 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6323 {}}} CYCLES {}}
set a(0-6319) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#26 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-323 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6323 {}}} CYCLES {}}
set a(0-6320) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#27 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-324 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6323 {}}} CYCLES {}}
set a(0-6321) {AREA_SCORE {} NAME y:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-325 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6322 {}}} CYCLES {}}
set a(0-6322) {AREA_SCORE {} NAME y:not#2 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-326 LOC {1 0.0 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6321 {}}} SUCCS {{259 0 0 0-6323 {}}} CYCLES {}}
set a(0-6323) {AREA_SCORE {} NAME for:for:b:for:for:b:and#6 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-327 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6322 {}} {258 0 0 0-6320 {}} {258 0 0 0-6319 {}} {258 0 0 0-6318 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6324) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#28 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-328 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6327 {}}} CYCLES {}}
set a(0-6325) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#29 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-329 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6327 {}}} CYCLES {}}
set a(0-6326) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#30 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-330 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6327 {}}} CYCLES {}}
set a(0-6327) {AREA_SCORE {} NAME for:for:b:for:for:b:nor#1 TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-331 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6326 {}} {258 0 0 0-6325 {}} {258 0 0 0-6324 {}}} SUCCS {{258 0 0 0-6329 {}}} CYCLES {}}
set a(0-6328) {AREA_SCORE {} NAME for:for:b:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-332 LOC {0 0.9999999375 2 0.0 2 0.0 2 0.0 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6329 {}}} CYCLES {}}
set a(0-6329) {AREA_SCORE {} NAME for:for:b:and#1 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-333 LOC {1 0.5968749375 2 0.0 2 0.0 4 0.7656249375} PREDS {{259 0 0 0-6328 {}} {258 0 0 0-6327 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6330) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#31 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-334 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6335 {}}} CYCLES {}}
set a(0-6331) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#32 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-335 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6333 {}}} CYCLES {}}
set a(0-6332) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#33 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-336 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6333 {}}} CYCLES {}}
set a(0-6333) {AREA_SCORE {} NAME for:for:b:nor#3 TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-337 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6332 {}} {258 0 0 0-6331 {}}} SUCCS {{258 0 0 0-6335 {}}} CYCLES {}}
set a(0-6334) {AREA_SCORE {} NAME for:for:b:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-338 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6335 {}}} CYCLES {}}
set a(0-6335) {AREA_SCORE {} NAME for:for:b:for:for:b:and#7 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-339 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6334 {}} {258 0 0 0-6333 {}} {258 0 0 0-6330 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6336) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#34 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-340 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6341 {}}} CYCLES {}}
set a(0-6337) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#35 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-341 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6339 {}}} CYCLES {}}
set a(0-6338) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#36 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-342 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6339 {}}} CYCLES {}}
set a(0-6339) {AREA_SCORE {} NAME for:for:b:nor#4 TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-343 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6338 {}} {258 0 0 0-6337 {}}} SUCCS {{258 0 0 0-6341 {}}} CYCLES {}}
set a(0-6340) {AREA_SCORE {} NAME for:for:b:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-344 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6341 {}}} CYCLES {}}
set a(0-6341) {AREA_SCORE {} NAME for:for:b:for:for:b:and#8 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-345 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6340 {}} {258 0 0 0-6339 {}} {258 0 0 0-6336 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6342) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#37 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-346 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6347 {}}} CYCLES {}}
set a(0-6343) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#38 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-347 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6347 {}}} CYCLES {}}
set a(0-6344) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#39 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-348 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6345 {}}} CYCLES {}}
set a(0-6345) {AREA_SCORE {} NAME for:for:b:not#8 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-349 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6344 {}}} SUCCS {{258 0 0 0-6347 {}}} CYCLES {}}
set a(0-6346) {AREA_SCORE {} NAME for:for:b:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-350 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6347 {}}} CYCLES {}}
set a(0-6347) {AREA_SCORE {} NAME for:for:b:for:for:b:and#9 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-351 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6346 {}} {258 0 0 0-6345 {}} {258 0 0 0-6343 {}} {258 0 0 0-6342 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6348) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#40 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-352 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6353 {}}} CYCLES {}}
set a(0-6349) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#41 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-353 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6351 {}}} CYCLES {}}
set a(0-6350) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#42 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-354 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6351 {}}} CYCLES {}}
set a(0-6351) {AREA_SCORE {} NAME for:for:b:nor#5 TYPE NOR PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-355 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6350 {}} {258 0 0 0-6349 {}}} SUCCS {{258 0 0 0-6353 {}}} CYCLES {}}
set a(0-6352) {AREA_SCORE {} NAME for:for:b:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-356 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6353 {}}} CYCLES {}}
set a(0-6353) {AREA_SCORE {} NAME for:for:b:for:for:b:and#10 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-357 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6352 {}} {258 0 0 0-6351 {}} {258 0 0 0-6348 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6354) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#43 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-358 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6359 {}}} CYCLES {}}
set a(0-6355) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#44 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-359 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6359 {}}} CYCLES {}}
set a(0-6356) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#45 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-360 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6357 {}}} CYCLES {}}
set a(0-6357) {AREA_SCORE {} NAME for:for:b:not#9 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-361 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6356 {}}} SUCCS {{258 0 0 0-6359 {}}} CYCLES {}}
set a(0-6358) {AREA_SCORE {} NAME for:for:b:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-362 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6359 {}}} CYCLES {}}
set a(0-6359) {AREA_SCORE {} NAME for:for:b:for:for:b:and#11 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-363 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6358 {}} {258 0 0 0-6357 {}} {258 0 0 0-6355 {}} {258 0 0 0-6354 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6360) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#46 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-364 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6365 {}}} CYCLES {}}
set a(0-6361) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#47 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-365 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6365 {}}} CYCLES {}}
set a(0-6362) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#48 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-366 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{259 0 0 0-6363 {}}} CYCLES {}}
set a(0-6363) {AREA_SCORE {} NAME for:for:b:not#10 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-367 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6362 {}}} SUCCS {{258 0 0 0-6365 {}}} CYCLES {}}
set a(0-6364) {AREA_SCORE {} NAME for:for:b:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-368 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6365 {}}} CYCLES {}}
set a(0-6365) {AREA_SCORE {} NAME for:for:b:for:for:b:and#12 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-369 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6364 {}} {258 0 0 0-6363 {}} {258 0 0 0-6361 {}} {258 0 0 0-6360 {}}} SUCCS {{258 0 0 0-6371 {}}} CYCLES {}}
set a(0-6366) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#49 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-370 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6370 {}}} CYCLES {}}
set a(0-6367) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#50 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-371 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6370 {}}} CYCLES {}}
set a(0-6368) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#51 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-372 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{258 0 0 0-6232 {}}} SUCCS {{258 0 0 0-6370 {}}} CYCLES {}}
set a(0-6369) {AREA_SCORE {} NAME for:for:b:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-373 LOC {0 0.9999999375 1 0.9218749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {} SUCCS {{259 0 0 0-6370 {}}} CYCLES {}}
set a(0-6370) {AREA_SCORE {} NAME for:for:b:for:for:b:and#13 TYPE AND PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-374 LOC {1 0.5968749375 1 0.9218749375 1 0.9218749375 4 0.7656249375} PREDS {{259 0 0 0-6369 {}} {258 0 0 0-6368 {}} {258 0 0 0-6367 {}} {258 0 0 0-6366 {}}} SUCCS {{259 0 0 0-6371 {}}} CYCLES {}}
set a(0-6371) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:b:for:for:b:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-375 LOC {2 0.375 2 0.7656249375 2 0.7656249375 2 0.9999997812500001 4 0.9999997812500001} PREDS {{259 0 0 0-6370 {}} {258 0 0 0-6365 {}} {258 0 0 0-6359 {}} {258 0 0 0-6353 {}} {258 0 0 0-6347 {}} {258 0 0 0-6341 {}} {258 0 0 0-6335 {}} {258 0 0 0-6329 {}} {258 0 0 0-6323 {}} {258 0 0 0-6317 {}} {258 0 0 0-6310 {}} {258 0 0 0-6303 {}} {258 0 0 0-6296 {}} {258 0 0 0-6289 {}} {258 0 0 0-6282 {}} {258 0 0 0-6275 {}} {258 0 0 0-6270 {}} {258 0 0 0-6268 {}} {258 0 0 0-6266 {}} {258 0 0 0-6264 {}} {258 0 0 0-6262 {}} {258 0 0 0-6260 {}} {258 0 0 0-6258 {}} {258 0 0 0-6256 {}} {258 0 0 0-6252 {}} {258 0 0 0-6250 {}} {258 0 0 0-6248 {}} {258 0 0 0-6246 {}} {258 0 0 0-6244 {}} {258 0 0 0-6242 {}} {258 0 0 0-6240 {}} {258 0 0 0-6238 {}} {258 0 0 0-6053 {}} {258 0 0 0-6052 {}} {258 0 0 0-6051 {}} {258 0 0 0-6050 {}} {258 0 0 0-6049 {}} {258 0 0 0-6048 {}} {258 0 0 0-6047 {}} {258 0 0 0-6046 {}} {258 0 0 0-6045 {}} {258 0 0 0-6044 {}} {258 0 0 0-6043 {}} {258 0 0 0-6042 {}} {258 0 0 0-6041 {}} {258 0 0 0-6040 {}} {258 0 0 0-6039 {}} {258 0 0 0-6038 {}}} SUCCS {{258 0 0 0-6373 {}} {258 0 0 0-6375 {}}} CYCLES {}}
set a(0-6372) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(3,14,32,16384,16384,32,1) QUANTITY 1 NAME for:for:w:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-376 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 5 0.37499984374999995} PREDS {{258 0 0 0-6080 {}} {80 -2 0 0-6374 {}}} SUCCS {{259 0 0 0-6373 {}} {80 -2 0 0-6374 {}}} CYCLES {}}
set a(0-6373) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-377 LOC {3 0.0 4 0.0475535625 4 0.0475535625 4 0.9999998162499999 6 0.9999998162499999} PREDS {{259 0 0 0-6372 {}} {258 0 0 0-6371 {}}} SUCCS {{258 0 0 0-6379 {}}} CYCLES {}}
set a(0-6374) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(4,14,32,16384,16384,32,1) QUANTITY 1 NAME for:for:wh:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-378 LOC {1 1.0 1 0.9375 1 1.0 2 0.37499984374999995 4 0.37499984374999995} PREDS {{80 -2 0 0-6372 {}} {258 0 0 0-6080 {}}} SUCCS {{80 -2 0 0-6372 {}} {259 0 0 0-6375 {}}} CYCLES {}}
set a(0-6375) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-379 LOC {3 0.0 3 0.0475535625 3 0.0475535625 3 0.9999998162499999 5 0.9999998162499999} PREDS {{259 0 0 0-6374 {}} {258 0 0 0-6371 {}}} SUCCS {{259 0 0 0-6376 {}}} CYCLES {}}
set a(0-6376) {AREA_SCORE {} NAME operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-380 LOC {3 0.952446375 3 0.9999999375 3 0.9999999375 6 0.0475535625} PREDS {{259 0 0 0-6375 {}}} SUCCS {{259 0 0 0-6377 {}}} CYCLES {}}
set a(0-6377) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-381 LOC {4 0.0 5 0.0475535625 5 0.0475535625 5 0.9999998162499999 6 0.9999998162499999} PREDS {{259 0 0 0-6376 {}}} SUCCS {{259 0 0 0-6378 {}}} CYCLES {}}
set a(0-6378) {AREA_SCORE {} NAME mult:z_:not TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-382 LOC {4 0.952446375 6 0.3453124375 6 0.3453124375 7 0.5710936875} PREDS {{259 0 0 0-6377 {}}} SUCCS {{259 0 0 0-6379 {}}} CYCLES {}}
set a(0-6379) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-383 LOC {5 0.0 6 0.3453124375 6 0.3453124375 6 0.5585935312500001 7 0.78437478125} PREDS {{259 0 0 0-6378 {}} {258 0 0 0-6373 {}}} SUCCS {{259 0 0 0-6380 {}} {258 0 0 0-6386 {}} {258 0 0 0-6387 {}}} CYCLES {}}
set a(0-6380) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-384 LOC {5 0.21328125 6 0.5585936875 6 0.5585936875 7 0.7843749375} PREDS {{259 0 0 0-6379 {}}} SUCCS {{258 0 0 0-6382 {}}} CYCLES {}}
set a(0-6381) {AREA_SCORE {} NAME for:for:b:not TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-385 LOC {0 0.9999999375 6 0.5585936875 6 0.5585936875 7 0.7843749375} PREDS {} SUCCS {{259 0 0 0-6382 {}}} CYCLES {}}
set a(0-6382) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME mult:if:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-386 LOC {5 0.21328125 6 0.5585936875 6 0.5585936875 6 0.7742185312500001 7 0.99999978125} PREDS {{259 0 0 0-6381 {}} {258 0 0 0-6380 {}}} SUCCS {{259 0 0 0-6383 {}}} CYCLES {}}
set a(0-6383) {AREA_SCORE {} NAME mult:slc()(32) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-387 LOC {5 0.42890625 6 0.7742186875 6 0.7742186875 8 0.041406187500000004} PREDS {{259 0 0 0-6382 {}}} SUCCS {{259 0 0 0-6384 {}} {258 0 0 0-6387 {}}} CYCLES {}}
set a(0-6384) {AREA_SCORE {} NAME mult:sel TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-388 LOC {5 0.42890625 6 0.7742186875 6 0.7742186875 8 0.041406187500000004} PREDS {{259 0 0 0-6383 {}}} SUCCS {{146 0 0 0-6385 {}} {146 0 0 0-6386 {}}} CYCLES {}}
set a(0-6385) {AREA_SCORE {} NAME for:for:b:not#1 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-389 LOC {5 0.42890625 6 0.7742186875 6 0.7742186875 8 0.041406187500000004} PREDS {{146 0 0 0-6384 {}}} SUCCS {{259 0 0 0-6386 {}}} CYCLES {}}
set a(0-6386) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-390 LOC {5 0.42890625 6 0.7742186875 6 0.7742186875 6 0.98749978125 8 0.25468728125000006} PREDS {{259 0 0 0-6385 {}} {146 0 0 0-6384 {}} {258 0 0 0-6379 {}}} SUCCS {{259 0 0 0-6387 {}}} CYCLES {}}
set a(0-6387) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME mult:mux TYPE MUX DELAY {0.08 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-391 LOC {5 0.6421874999999999 6 0.9874999375000001 6 0.9874999375000001 6 0.9999997812500001 8 0.26718728125} PREDS {{259 0 0 0-6386 {}} {258 0 0 0-6383 {}} {258 0 0 0-6379 {}} {258 0 0 0-6037 {}}} SUCCS {{258 0 0 0-6389 {}} {258 0 0 0-6455 {}}} CYCLES {}}
set a(0-6388) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,14) QUANTITY 2 NAME for:for:for:for:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-392 LOC {1 0.2546874375 1 0.8312499999999999 1 0.8312499999999999 1 0.99999984375 8 0.92187484375} PREDS {{258 0 0 0-6083 {}} {258 0 0 0-6076 {}}} SUCCS {{258 0 0 0-6400 {}} {258 0 0 0-6402 {}} {258 0 0 0-6404 {}} {258 0 0 0-6406 {}} {258 0 0 0-6408 {}} {258 0 0 0-6410 {}} {258 0 0 0-6412 {}} {258 0 0 0-6414 {}} {258 0 0 0-6416 {}} {258 0 0 0-6418 {}} {258 0 0 0-6420 {}} {258 0 0 0-6422 {}} {258 0 0 0-6424 {}} {258 0 0 0-6426 {}} {258 0 0 0-6428 {}} {258 0 0 0-6430 {}} {258 0 0 0-6432 {}} {258 0 0 0-6434 {}}} CYCLES {}}
set a(0-6389) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#2 TYPE ACCU DELAY {1.36 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-393 LOC {5 0.6546875 7 0.7867186875000001 7 0.7867186875000001 7 0.9999997812500001 8 0.48046853125000005} PREDS {{258 0 0 0-6387 {}} {258 0 0 0-6228 {}}} SUCCS {{258 0 0 0-6391 {}} {258 0 0 0-6396 {}} {258 0 0 0-6397 {}}} CYCLES {}}
set a(0-6390) {AREA_SCORE {} NAME modulo_add:conc TYPE CONCATENATE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-394 LOC {0 0.9999999375 8 0.48046868750000005 8 0.48046868750000005 8 0.48046868750000005} PREDS {} SUCCS {{258 0 0 0-6392 {}}} CYCLES {}}
set a(0-6391) {AREA_SCORE {} NAME for:for:not#1 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-395 LOC {5 0.8679687500000001 8 0.48046868750000005 8 0.48046868750000005 8 0.48046868750000005} PREDS {{258 0 0 0-6389 {}}} SUCCS {{259 0 0 0-6392 {}}} CYCLES {}}
set a(0-6392) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME modulo_add:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-396 LOC {6 0.0 8 0.48046868750000005 8 0.48046868750000005 8 0.6960935312500001 8 0.6960935312500001} PREDS {{259 0 0 0-6391 {}} {258 0 0 0-6390 {}}} SUCCS {{259 0 0 0-6393 {}}} CYCLES {}}
set a(0-6393) {AREA_SCORE {} NAME modulo_add:slc()(32) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-397 LOC {6 0.215625 8 0.6960936875 8 0.6960936875 8 0.6960936875} PREDS {{259 0 0 0-6392 {}}} SUCCS {{259 0 0 0-6394 {}} {258 0 0 0-6397 {}}} CYCLES {}}
set a(0-6394) {AREA_SCORE {} NAME modulo_add:qsel TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-398 LOC {6 0.215625 8 0.6960936875 8 0.6960936875 8 0.6960936875} PREDS {{259 0 0 0-6393 {}}} SUCCS {{146 0 0 0-6395 {}} {146 0 0 0-6396 {}}} CYCLES {}}
set a(0-6395) {AREA_SCORE {} NAME for:for:not#2 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-399 LOC {6 0.215625 8 0.6960936875 8 0.6960936875 8 0.6960936875} PREDS {{146 0 0 0-6394 {}}} SUCCS {{259 0 0 0-6396 {}}} CYCLES {}}
set a(0-6396) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_add:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-400 LOC {6 0.215625 8 0.6960936875 8 0.6960936875 8 0.90937478125 8 0.90937478125} PREDS {{259 0 0 0-6395 {}} {146 0 0 0-6394 {}} {258 0 0 0-6389 {}}} SUCCS {{259 0 0 0-6397 {}}} CYCLES {}}
set a(0-6397) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_add:mux TYPE MUX DELAY {0.08 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-401 LOC {6 0.42890625 8 0.9093749375000001 8 0.9093749375000001 8 0.9218747812500001 8 0.9218747812500001} PREDS {{259 0 0 0-6396 {}} {258 0 0 0-6393 {}} {258 0 0 0-6389 {}} {258 0 0 0-6036 {}}} SUCCS {{258 0 0 0-6403 {}} {258 0 0 0-6405 {}} {258 0 0 0-6407 {}} {258 0 0 0-6409 {}} {258 0 0 0-6411 {}} {258 0 0 0-6413 {}} {258 0 0 0-6415 {}} {258 0 0 0-6417 {}} {258 0 0 0-6421 {}} {258 0 0 0-6423 {}} {258 0 0 0-6425 {}} {258 0 0 0-6427 {}} {258 0 0 0-6429 {}} {258 0 0 0-6431 {}} {258 0 0 0-6433 {}} {258 0 0 0-6435 {}}} CYCLES {}}
set a(0-6398) {AREA_SCORE {} NAME for:for:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-402 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 0 0.9999999375 8 0.9218749375} PREDS {} SUCCS {{259 0 0 0-6399 {}}} CYCLES {}}
set a(0-6399) {AREA_SCORE {} NAME for:for:drf(x) TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-403 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 8 0.9218749375} PREDS {{259 0 0 0-6398 {}}} SUCCS {{146 0 0 0-6400 {}} {130 0 0 0-6401 {}} {146 0 0 0-6418 {}} {130 0 0 0-6419 {}}} CYCLES {}}
set a(0-6400) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(13:0))(2-0)#1 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-404 LOC {1 0.423437375 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{146 0 0 0-6399 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6401 {}}} CYCLES {}}
set a(0-6401) {AREA_SCORE {} NAME for:for:switch#2 TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-405 LOC {1 0.423437375 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{259 0 0 0-6400 {}} {130 0 0 0-6399 {}}} SUCCS {{146 0 0 0-6402 {}} {130 0 0 0-6403 {}} {146 0 0 0-6404 {}} {130 0 0 0-6405 {}} {146 0 0 0-6406 {}} {130 0 0 0-6407 {}} {146 0 0 0-6408 {}} {130 0 0 0-6409 {}} {146 0 0 0-6410 {}} {130 0 0 0-6411 {}} {146 0 0 0-6412 {}} {130 0 0 0-6413 {}} {146 0 0 0-6414 {}} {130 0 0 0-6415 {}} {146 0 0 0-6416 {}} {130 0 0 0-6417 {}}} CYCLES {}}
set a(0-6402) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#2 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-406 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6401 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6403 {}}} CYCLES {}}
set a(0-6403) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-407 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6403 {}} {259 0 0 0-6402 {}} {130 0 0 0-6401 {}} {258 0 0 0-6397 {}} {80 -2 0 0-6252 {}} {80 -2 0 0-6250 {}} {80 -2 0 0-6248 {}} {80 -2 0 0-6246 {}} {80 -2 0 0-6244 {}} {80 -2 0 0-6242 {}} {80 -2 0 0-6240 {}} {256 0 0 0-6238 {}} {80 -2 0 0-6238 {}} {80 -2 0 0-6107 {}} {80 -2 0 0-6105 {}} {80 -2 0 0-6103 {}} {80 -2 0 0-6101 {}} {80 -2 0 0-6099 {}} {80 -2 0 0-6097 {}} {80 -2 0 0-6095 {}} {256 0 0 0-6093 {}} {80 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {80 -2 0 0-6487 {}} {80 -2 0 0-6485 {}} {80 -2 0 0-6483 {}} {80 -2 0 0-6481 {}} {80 -2 0 0-6479 {}} {80 -2 0 0-6477 {}} {80 -2 0 0-6475 {}} {80 -2 0 0-6473 {}} {80 -2 0 0-6417 {}} {80 -2 0 0-6415 {}} {80 -2 0 0-6413 {}} {80 -2 0 0-6411 {}} {80 -2 0 0-6409 {}} {80 -2 0 0-6407 {}} {80 -2 0 0-6405 {}}} SUCCS {{262 0 0 0-6093 {}} {592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {262 0 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6404) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#3 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-408 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6401 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6405 {}}} CYCLES {}}
set a(0-6405) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-409 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6405 {}} {259 0 0 0-6404 {}} {592 -2 0 0-6403 {}} {130 0 0 0-6401 {}} {258 0 0 0-6397 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {256 0 0 0-6240 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {256 0 0 0-6095 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {262 0 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6406) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#4 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-410 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6401 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6407 {}}} CYCLES {}}
set a(0-6407) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-411 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6407 {}} {259 0 0 0-6406 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {130 0 0 0-6401 {}} {258 0 0 0-6397 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {256 0 0 0-6242 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {256 0 0 0-6097 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {262 0 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6408) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#5 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-412 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6401 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6409 {}}} CYCLES {}}
set a(0-6409) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-413 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6409 {}} {259 0 0 0-6408 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {130 0 0 0-6401 {}} {258 0 0 0-6397 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {256 0 0 0-6244 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {256 0 0 0-6099 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {262 0 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6410) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#6 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-414 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6401 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6411 {}}} CYCLES {}}
set a(0-6411) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-415 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6411 {}} {259 0 0 0-6410 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {130 0 0 0-6401 {}} {258 0 0 0-6397 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {256 0 0 0-6246 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {256 0 0 0-6101 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {262 0 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6412) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#7 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-416 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6401 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6413 {}}} CYCLES {}}
set a(0-6413) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-417 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6413 {}} {259 0 0 0-6412 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {130 0 0 0-6401 {}} {258 0 0 0-6397 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {256 0 0 0-6248 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {256 0 0 0-6103 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {262 0 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6414) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#8 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-418 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6401 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6415 {}}} CYCLES {}}
set a(0-6415) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-419 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6415 {}} {259 0 0 0-6414 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {130 0 0 0-6401 {}} {258 0 0 0-6397 {}} {592 -2 0 0-6252 {}} {256 0 0 0-6250 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {256 0 0 0-6105 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6417 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {262 0 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6416) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-420 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6401 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6417 {}}} CYCLES {}}
set a(0-6417) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-421 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6417 {}} {259 0 0 0-6416 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {130 0 0 0-6401 {}} {258 0 0 0-6397 {}} {256 0 0 0-6252 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {256 0 0 0-6107 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {262 0 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6418) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(13:0))(2-0) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-422 LOC {1 0.423437375 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{146 0 0 0-6399 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6419 {}}} CYCLES {}}
set a(0-6419) {AREA_SCORE {} NAME for:for:switch TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-423 LOC {1 0.423437375 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{259 0 0 0-6418 {}} {130 0 0 0-6399 {}}} SUCCS {{146 0 0 0-6420 {}} {130 0 0 0-6421 {}} {146 0 0 0-6422 {}} {130 0 0 0-6423 {}} {146 0 0 0-6424 {}} {130 0 0 0-6425 {}} {146 0 0 0-6426 {}} {130 0 0 0-6427 {}} {146 0 0 0-6428 {}} {130 0 0 0-6429 {}} {146 0 0 0-6430 {}} {130 0 0 0-6431 {}} {146 0 0 0-6432 {}} {130 0 0 0-6433 {}} {146 0 0 0-6434 {}} {130 0 0 0-6435 {}}} CYCLES {}}
set a(0-6420) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#9 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-424 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6419 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6421 {}}} CYCLES {}}
set a(0-6421) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-425 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6421 {}} {259 0 0 0-6420 {}} {130 0 0 0-6419 {}} {258 0 0 0-6397 {}} {256 0 0 0-6256 {}} {256 0 0 0-6113 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6421 {}}} CYCLES {}}
set a(0-6422) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#10 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-426 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6419 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6423 {}}} CYCLES {}}
set a(0-6423) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-427 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6423 {}} {259 0 0 0-6422 {}} {130 0 0 0-6419 {}} {258 0 0 0-6397 {}} {256 0 0 0-6258 {}} {256 0 0 0-6115 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6423 {}}} CYCLES {}}
set a(0-6424) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#11 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-428 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6419 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6425 {}}} CYCLES {}}
set a(0-6425) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-429 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6425 {}} {259 0 0 0-6424 {}} {130 0 0 0-6419 {}} {258 0 0 0-6397 {}} {256 0 0 0-6260 {}} {256 0 0 0-6117 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6425 {}}} CYCLES {}}
set a(0-6426) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#12 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-430 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6419 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6427 {}}} CYCLES {}}
set a(0-6427) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-431 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6427 {}} {259 0 0 0-6426 {}} {130 0 0 0-6419 {}} {258 0 0 0-6397 {}} {256 0 0 0-6262 {}} {256 0 0 0-6119 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6427 {}}} CYCLES {}}
set a(0-6428) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#13 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-432 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6419 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6429 {}}} CYCLES {}}
set a(0-6429) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-433 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6429 {}} {259 0 0 0-6428 {}} {130 0 0 0-6419 {}} {258 0 0 0-6397 {}} {256 0 0 0-6264 {}} {256 0 0 0-6121 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6429 {}}} CYCLES {}}
set a(0-6430) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#14 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-434 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6419 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6431 {}}} CYCLES {}}
set a(0-6431) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-435 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6431 {}} {259 0 0 0-6430 {}} {130 0 0 0-6419 {}} {258 0 0 0-6397 {}} {256 0 0 0-6266 {}} {256 0 0 0-6123 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6431 {}}} CYCLES {}}
set a(0-6432) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#15 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-436 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6419 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6433 {}}} CYCLES {}}
set a(0-6433) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-437 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6433 {}} {259 0 0 0-6432 {}} {130 0 0 0-6419 {}} {258 0 0 0-6397 {}} {256 0 0 0-6268 {}} {256 0 0 0-6125 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6433 {}}} CYCLES {}}
set a(0-6434) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#1 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-438 LOC {1 0.423437375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6419 {}} {258 0 0 0-6388 {}}} SUCCS {{259 0 0 0-6435 {}}} CYCLES {}}
set a(0-6435) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-439 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6435 {}} {259 0 0 0-6434 {}} {130 0 0 0-6419 {}} {258 0 0 0-6397 {}} {256 0 0 0-6270 {}} {256 0 0 0-6127 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6435 {}}} CYCLES {}}
set a(0-6436) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,14) QUANTITY 2 NAME for:for:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-440 LOC {1 0.2546874375 1 0.66015625 1 0.66015625 1 0.82890609375 8 0.75078109375} PREDS {{258 0 0 0-6083 {}} {258 0 0 0-6076 {}}} SUCCS {{258 0 0 0-6454 {}}} CYCLES {}}
set a(0-6437) {AREA_SCORE {} NAME for:for:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-441 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{258 0 0 0-6453 {}}} CYCLES {}}
set a(0-6438) {AREA_SCORE {} NAME nn:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-442 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{258 0 0 0-6452 {}}} CYCLES {}}
set a(0-6439) {AREA_SCORE {} NAME nn:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-443 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{258 0 0 0-6452 {}}} CYCLES {}}
set a(0-6440) {AREA_SCORE {} NAME nn:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-444 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{258 0 0 0-6452 {}}} CYCLES {}}
set a(0-6441) {AREA_SCORE {} NAME nn:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-445 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{258 0 0 0-6452 {}}} CYCLES {}}
set a(0-6442) {AREA_SCORE {} NAME nn:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-446 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{258 0 0 0-6452 {}}} CYCLES {}}
set a(0-6443) {AREA_SCORE {} NAME nn:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-447 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{258 0 0 0-6452 {}}} CYCLES {}}
set a(0-6444) {AREA_SCORE {} NAME nn:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-448 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{258 0 0 0-6452 {}}} CYCLES {}}
set a(0-6445) {AREA_SCORE {} NAME nn:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-449 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{258 0 0 0-6452 {}}} CYCLES {}}
set a(0-6446) {AREA_SCORE {} NAME nn:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-450 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{258 0 0 0-6452 {}}} CYCLES {}}
set a(0-6447) {AREA_SCORE {} NAME nn:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-451 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{258 0 0 0-6452 {}}} CYCLES {}}
set a(0-6448) {AREA_SCORE {} NAME nn:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-452 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{258 0 0 0-6452 {}}} CYCLES {}}
set a(0-6449) {AREA_SCORE {} NAME nn:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-453 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{258 0 0 0-6452 {}}} CYCLES {}}
set a(0-6450) {AREA_SCORE {} NAME nn:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-454 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{258 0 0 0-6452 {}}} CYCLES {}}
set a(0-6451) {AREA_SCORE {} NAME nn:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-455 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {} SUCCS {{259 0 0 0-6452 {}}} CYCLES {}}
set a(0-6452) {AREA_SCORE {} NAME nn:conc TYPE CONCATENATE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-456 LOC {0 0.9999999375 1 0.2241035 1 0.2241035 8 0.1459785} PREDS {{259 0 0 0-6451 {}} {258 0 0 0-6450 {}} {258 0 0 0-6449 {}} {258 0 0 0-6448 {}} {258 0 0 0-6447 {}} {258 0 0 0-6446 {}} {258 0 0 0-6445 {}} {258 0 0 0-6444 {}} {258 0 0 0-6443 {}} {258 0 0 0-6442 {}} {258 0 0 0-6441 {}} {258 0 0 0-6440 {}} {258 0 0 0-6439 {}} {258 0 0 0-6438 {}}} SUCCS {{259 0 0 0-6453 {}}} CYCLES {}}
set a(0-6453) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME for:for:mul TYPE MUL DELAY {3.87 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-457 LOC {1 0.0 1 0.2241035 1 0.2241035 1 0.8289060543750001 8 0.7507810543750001} PREDS {{259 0 0 0-6452 {}} {258 0 0 0-6437 {}}} SUCCS {{259 0 0 0-6454 {}}} CYCLES {}}
set a(0-6454) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME for:for:for:for:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-458 LOC {1 0.6048026875 1 0.8289061875 1 0.8289061875 1 0.99999978125 8 0.92187478125} PREDS {{259 0 0 0-6453 {}} {258 0 0 0-6436 {}}} SUCCS {{258 0 0 0-6470 {}} {258 0 0 0-6472 {}} {258 0 0 0-6474 {}} {258 0 0 0-6476 {}} {258 0 0 0-6478 {}} {258 0 0 0-6480 {}} {258 0 0 0-6482 {}} {258 0 0 0-6484 {}} {258 0 0 0-6486 {}} {258 0 0 0-6488 {}} {258 0 0 0-6490 {}} {258 0 0 0-6492 {}} {258 0 0 0-6494 {}} {258 0 0 0-6496 {}} {258 0 0 0-6498 {}} {258 0 0 0-6500 {}} {258 0 0 0-6502 {}} {258 0 0 0-6504 {}}} CYCLES {}}
set a(0-6455) {AREA_SCORE {} NAME for:for:b:not#2 TYPE NOT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-459 LOC {5 0.6546875 7 0.7867186875000001 7 0.7867186875000001 8 0.4828124375} PREDS {{258 0 0 0-6387 {}}} SUCCS {{259 0 0 0-6456 {}}} CYCLES {}}
set a(0-6456) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-460 LOC {5 0.6546875 7 0.7867186875000001 7 0.7867186875000001 7 0.9999997812500001 8 0.6960935312500001} PREDS {{259 0 0 0-6455 {}} {258 0 0 0-6228 {}}} SUCCS {{259 0 0 0-6457 {}} {258 0 0 0-6459 {}} {258 0 0 0-6462 {}} {258 0 0 0-6466 {}}} CYCLES {}}
set a(0-6457) {AREA_SCORE {} NAME operator<<32,true>:slc()(32) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-461 LOC {5 0.8679687500000001 7 0.9999999375 7 0.9999999375 8 0.6960936875} PREDS {{259 0 0 0-6456 {}}} SUCCS {{259 0 0 0-6458 {}}} CYCLES {}}
set a(0-6458) {AREA_SCORE {} NAME modulo_sub:qsel TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-462 LOC {5 0.8679687500000001 7 0.9999999375 7 0.9999999375 8 0.6960936875} PREDS {{259 0 0 0-6457 {}}} SUCCS {{146 0 0 0-6459 {}} {146 0 0 0-6460 {}} {146 0 0 0-6461 {}} {146 0 0 0-6462 {}} {146 0 0 0-6463 {}}} CYCLES {}}
set a(0-6459) {AREA_SCORE {} NAME modulo_sub:qif:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-463 LOC {5 0.8679687500000001 8 0.0 8 0.0 8 0.6960936875} PREDS {{146 0 0 0-6458 {}} {258 0 0 0-6456 {}}} SUCCS {{259 0 0 0-6460 {}}} CYCLES {}}
set a(0-6460) {AREA_SCORE {} NAME modulo_sub:qif:conc TYPE CONCATENATE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-464 LOC {5 0.8679687500000001 8 0.6960936875 8 0.6960936875 8 0.6960936875} PREDS {{259 0 0 0-6459 {}} {146 0 0 0-6458 {}}} SUCCS {{259 0 0 0-6461 {}}} CYCLES {}}
set a(0-6461) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_sub:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-465 LOC {6 0.0 8 0.6960936875 8 0.6960936875 8 0.90937478125 8 0.90937478125} PREDS {{259 0 0 0-6460 {}} {146 0 0 0-6458 {}}} SUCCS {{258 0 0 0-6467 {}}} CYCLES {}}
set a(0-6462) {AREA_SCORE {} NAME modulo_sub:qelse:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-466 LOC {5 0.8679687500000001 8 0.0 8 0.0 8 0.9093749375000001} PREDS {{146 0 0 0-6458 {}} {258 0 0 0-6456 {}}} SUCCS {{259 0 0 0-6463 {}}} CYCLES {}}
set a(0-6463) {AREA_SCORE {} NAME modulo_sub:qelse:conc TYPE CONCATENATE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-467 LOC {5 0.8679687500000001 8 0.0 8 0.0 8 0.9093749375000001} PREDS {{259 0 0 0-6462 {}} {146 0 0 0-6458 {}}} SUCCS {{259 0 0 0-6464 {}}} CYCLES {}}
set a(0-6464) {AREA_SCORE {} NAME modulo_sub:slc(modulo_sub:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-468 LOC {5 0.8679687500000001 8 0.0 8 0.0 8 0.9093749375000001} PREDS {{259 0 0 0-6463 {}} {258 0 0 0-6034 {}}} SUCCS {{259 0 0 0-6465 {}}} CYCLES {}}
set a(0-6465) {AREA_SCORE {} NAME modulo_sub:exu TYPE PADZEROES PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-469 LOC {5 0.8679687500000001 8 0.9093749375000001 8 0.9093749375000001 8 0.9093749375000001} PREDS {{259 0 0 0-6464 {}}} SUCCS {{258 0 0 0-6467 {}}} CYCLES {}}
set a(0-6466) {AREA_SCORE {} NAME operator<<32,true>:slc()(32)#1 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-470 LOC {5 0.8679687500000001 8 0.0 8 0.0 8 0.9093749375000001} PREDS {{258 0 0 0-6456 {}}} SUCCS {{259 0 0 0-6467 {}}} CYCLES {}}
set a(0-6467) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_sub:mux TYPE MUX DELAY {0.08 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-471 LOC {6 0.21328125 8 0.9093749375000001 8 0.9093749375000001 8 0.9218747812500001 8 0.9218747812500001} PREDS {{259 0 0 0-6466 {}} {258 0 0 0-6465 {}} {258 0 0 0-6461 {}} {258 0 0 0-6035 {}}} SUCCS {{258 0 0 0-6473 {}} {258 0 0 0-6475 {}} {258 0 0 0-6477 {}} {258 0 0 0-6479 {}} {258 0 0 0-6481 {}} {258 0 0 0-6483 {}} {258 0 0 0-6485 {}} {258 0 0 0-6487 {}} {258 0 0 0-6491 {}} {258 0 0 0-6493 {}} {258 0 0 0-6495 {}} {258 0 0 0-6497 {}} {258 0 0 0-6499 {}} {258 0 0 0-6501 {}} {258 0 0 0-6503 {}} {258 0 0 0-6505 {}}} CYCLES {}}
set a(0-6468) {AREA_SCORE {} NAME for:for:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-472 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 0 0.9999999375 8 0.9218749375} PREDS {} SUCCS {{259 0 0 0-6469 {}}} CYCLES {}}
set a(0-6469) {AREA_SCORE {} NAME for:for:drf(x)#1 TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-473 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 8 0.9218749375} PREDS {{259 0 0 0-6468 {}}} SUCCS {{146 0 0 0-6470 {}} {130 0 0 0-6471 {}} {146 0 0 0-6488 {}} {130 0 0 0-6489 {}}} CYCLES {}}
set a(0-6470) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-474 LOC {1 0.7758964375 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{146 0 0 0-6469 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6471 {}}} CYCLES {}}
set a(0-6471) {AREA_SCORE {} NAME for:for:switch#3 TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-475 LOC {1 0.7758964375 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{259 0 0 0-6470 {}} {130 0 0 0-6469 {}}} SUCCS {{146 0 0 0-6472 {}} {130 0 0 0-6473 {}} {146 0 0 0-6474 {}} {130 0 0 0-6475 {}} {146 0 0 0-6476 {}} {130 0 0 0-6477 {}} {146 0 0 0-6478 {}} {130 0 0 0-6479 {}} {146 0 0 0-6480 {}} {130 0 0 0-6481 {}} {146 0 0 0-6482 {}} {130 0 0 0-6483 {}} {146 0 0 0-6484 {}} {130 0 0 0-6485 {}} {146 0 0 0-6486 {}} {130 0 0 0-6487 {}}} CYCLES {}}
set a(0-6472) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#2 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-476 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6471 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6473 {}}} CYCLES {}}
set a(0-6473) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-477 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6473 {}} {259 0 0 0-6472 {}} {130 0 0 0-6471 {}} {258 0 0 0-6467 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {256 0 0 0-6238 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {256 0 0 0-6093 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}}} SUCCS {{262 0 0 0-6093 {}} {592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {262 0 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6474) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#3 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-478 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6471 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6475 {}}} CYCLES {}}
set a(0-6475) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-479 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6475 {}} {259 0 0 0-6474 {}} {592 -2 0 0-6473 {}} {130 0 0 0-6471 {}} {258 0 0 0-6467 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {256 0 0 0-6240 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {256 0 0 0-6095 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {262 0 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6476) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#4 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-480 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6471 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6477 {}}} CYCLES {}}
set a(0-6477) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-481 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6477 {}} {259 0 0 0-6476 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {130 0 0 0-6471 {}} {258 0 0 0-6467 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {256 0 0 0-6242 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {256 0 0 0-6097 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {262 0 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6478) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#5 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-482 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6471 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6479 {}}} CYCLES {}}
set a(0-6479) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-483 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6479 {}} {259 0 0 0-6478 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {130 0 0 0-6471 {}} {258 0 0 0-6467 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {256 0 0 0-6244 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {256 0 0 0-6099 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {262 0 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6480) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#6 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-484 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6471 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6481 {}}} CYCLES {}}
set a(0-6481) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-485 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6481 {}} {259 0 0 0-6480 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {130 0 0 0-6471 {}} {258 0 0 0-6467 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {256 0 0 0-6246 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {256 0 0 0-6101 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {262 0 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6482) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#7 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-486 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6471 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6483 {}}} CYCLES {}}
set a(0-6483) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-487 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6483 {}} {259 0 0 0-6482 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {130 0 0 0-6471 {}} {258 0 0 0-6467 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {256 0 0 0-6248 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {256 0 0 0-6103 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}} {592 -2 0 0-6485 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {262 0 0 0-6483 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6484) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#8 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-488 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6471 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6485 {}}} CYCLES {}}
set a(0-6485) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-489 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6485 {}} {259 0 0 0-6484 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {130 0 0 0-6471 {}} {258 0 0 0-6467 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {592 -2 0 0-6252 {}} {256 0 0 0-6250 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6107 {}} {256 0 0 0-6105 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}} {592 -2 0 0-6487 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {262 0 0 0-6485 {}} {592 -2 0 0-6487 {}}} CYCLES {}}
set a(0-6486) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-490 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6471 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6487 {}}} CYCLES {}}
set a(0-6487) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-491 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6487 {}} {259 0 0 0-6486 {}} {592 -2 0 0-6485 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6473 {}} {130 0 0 0-6471 {}} {258 0 0 0-6467 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6403 {}} {256 0 0 0-6252 {}} {592 -2 0 0-6252 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6238 {}} {256 0 0 0-6107 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6093 {}} {132 0 0 0-6515 {}}} SUCCS {{592 -2 0 0-6093 {}} {592 -2 0 0-6095 {}} {592 -2 0 0-6097 {}} {592 -2 0 0-6099 {}} {592 -2 0 0-6101 {}} {592 -2 0 0-6103 {}} {592 -2 0 0-6105 {}} {592 -2 0 0-6107 {}} {592 -2 0 0-6238 {}} {592 -2 0 0-6240 {}} {592 -2 0 0-6242 {}} {592 -2 0 0-6244 {}} {592 -2 0 0-6246 {}} {592 -2 0 0-6248 {}} {592 -2 0 0-6250 {}} {592 -2 0 0-6252 {}} {80 -2 0 0-6403 {}} {592 -2 0 0-6405 {}} {592 -2 0 0-6407 {}} {592 -2 0 0-6409 {}} {592 -2 0 0-6411 {}} {592 -2 0 0-6413 {}} {592 -2 0 0-6415 {}} {592 -2 0 0-6417 {}} {592 -2 0 0-6473 {}} {592 -2 0 0-6475 {}} {592 -2 0 0-6477 {}} {592 -2 0 0-6479 {}} {592 -2 0 0-6481 {}} {592 -2 0 0-6483 {}} {592 -2 0 0-6485 {}} {262 0 0 0-6487 {}}} CYCLES {}}
set a(0-6488) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(13:0))(2-0) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-492 LOC {1 0.7758964375 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{146 0 0 0-6469 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6489 {}}} CYCLES {}}
set a(0-6489) {AREA_SCORE {} NAME for:for:switch#1 TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-493 LOC {1 0.7758964375 1 0.9999999375 1 0.9999999375 8 0.9218749375} PREDS {{259 0 0 0-6488 {}} {130 0 0 0-6469 {}}} SUCCS {{146 0 0 0-6490 {}} {130 0 0 0-6491 {}} {146 0 0 0-6492 {}} {130 0 0 0-6493 {}} {146 0 0 0-6494 {}} {130 0 0 0-6495 {}} {146 0 0 0-6496 {}} {130 0 0 0-6497 {}} {146 0 0 0-6498 {}} {130 0 0 0-6499 {}} {146 0 0 0-6500 {}} {130 0 0 0-6501 {}} {146 0 0 0-6502 {}} {130 0 0 0-6503 {}} {146 0 0 0-6504 {}} {130 0 0 0-6505 {}}} CYCLES {}}
set a(0-6490) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#9 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-494 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6489 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6491 {}}} CYCLES {}}
set a(0-6491) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-495 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6491 {}} {259 0 0 0-6490 {}} {130 0 0 0-6489 {}} {258 0 0 0-6467 {}} {256 0 0 0-6256 {}} {256 0 0 0-6113 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6491 {}}} CYCLES {}}
set a(0-6492) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#10 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-496 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6489 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6493 {}}} CYCLES {}}
set a(0-6493) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-497 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6493 {}} {259 0 0 0-6492 {}} {130 0 0 0-6489 {}} {258 0 0 0-6467 {}} {256 0 0 0-6258 {}} {256 0 0 0-6115 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6493 {}}} CYCLES {}}
set a(0-6494) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#11 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-498 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6489 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6495 {}}} CYCLES {}}
set a(0-6495) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-499 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6495 {}} {259 0 0 0-6494 {}} {130 0 0 0-6489 {}} {258 0 0 0-6467 {}} {256 0 0 0-6260 {}} {256 0 0 0-6117 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6495 {}}} CYCLES {}}
set a(0-6496) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#12 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-500 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6489 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6497 {}}} CYCLES {}}
set a(0-6497) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-501 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6497 {}} {259 0 0 0-6496 {}} {130 0 0 0-6489 {}} {258 0 0 0-6467 {}} {256 0 0 0-6262 {}} {256 0 0 0-6119 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6497 {}}} CYCLES {}}
set a(0-6498) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#13 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-502 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6489 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6499 {}}} CYCLES {}}
set a(0-6499) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-503 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6499 {}} {259 0 0 0-6498 {}} {130 0 0 0-6489 {}} {258 0 0 0-6467 {}} {256 0 0 0-6264 {}} {256 0 0 0-6121 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6499 {}}} CYCLES {}}
set a(0-6500) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#14 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-504 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6489 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6501 {}}} CYCLES {}}
set a(0-6501) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-505 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6501 {}} {259 0 0 0-6500 {}} {130 0 0 0-6489 {}} {258 0 0 0-6467 {}} {256 0 0 0-6266 {}} {256 0 0 0-6123 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6501 {}}} CYCLES {}}
set a(0-6502) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#15 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-506 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6489 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6503 {}}} CYCLES {}}
set a(0-6503) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-507 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6503 {}} {259 0 0 0-6502 {}} {130 0 0 0-6489 {}} {258 0 0 0-6467 {}} {256 0 0 0-6268 {}} {256 0 0 0-6125 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6503 {}}} CYCLES {}}
set a(0-6504) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#1 TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-508 LOC {1 0.7758964375 8 0.0 8 0.0 8 0.9218749375} PREDS {{146 0 0 0-6489 {}} {258 0 0 0-6454 {}}} SUCCS {{259 0 0 0-6505 {}}} CYCLES {}}
set a(0-6505) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-509 LOC {6 1.0 8 0.9375 8 1.0 9 0.01562484374999995 9 0.01562484374999995} PREDS {{262 0 0 0-6505 {}} {259 0 0 0-6504 {}} {130 0 0 0-6489 {}} {258 0 0 0-6467 {}} {256 0 0 0-6270 {}} {256 0 0 0-6127 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6505 {}}} CYCLES {}}
set a(0-6506) {AREA_SCORE {} NAME for:for:t:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-510 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 6 0.19843750000000002} PREDS {{262 0 0 0-6513 {}}} SUCCS {{259 0 0 0-6507 {}} {256 0 0 0-6513 {}}} CYCLES {}}
set a(0-6507) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(12-0) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-511 LOC {0 0.9999999375 1 0.0 1 0.0 6 0.19843750000000002} PREDS {{259 0 0 0-6506 {}}} SUCCS {{259 0 0 0-6508 {}}} CYCLES {}}
set a(0-6508) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,2,1,14) QUANTITY 1 NAME for:for:acc#6 TYPE ACCU DELAY {1.08 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-512 LOC {1 0.0 1 0.8312499999999999 1 0.8312499999999999 1 0.99999984375 6 0.36718734375000006} PREDS {{259 0 0 0-6507 {}}} SUCCS {{259 0 0 0-6509 {}} {258 0 0 0-6513 {}}} CYCLES {}}
set a(0-6509) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(13) TYPE READSLICE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-513 LOC {1 0.16874993750000003 1 0.9999999375 1 0.9999999375 6 0.3671874375} PREDS {{259 0 0 0-6508 {}}} SUCCS {{259 0 0 0-6510 {}}} CYCLES {}}
set a(0-6510) {AREA_SCORE {} NAME for:for:t:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-514 LOC {1 0.16874993750000003 1 0.9999999375 1 0.9999999375 1 0.9999999375 6 0.3671874375} PREDS {{259 0 0 0-6509 {}} {256 0 0 0-6033 {}} {132 0 0 0-6515 {}}} SUCCS {{260 0 0 0-6033 {}} {259 0 0 0-6511 {}} {258 0 0 0-6514 {}}} CYCLES {}}
set a(0-6511) {AREA_SCORE {} NAME for:for:t:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-515 LOC {1 0.16874993750000003 1 0.9999999375 1 0.9999999375 1 0.9999999375 6 0.3671874375} PREDS {{259 0 0 0-6510 {}}} SUCCS {{260 0 0 0-6033 {}} {259 0 0 0-6512 {}}} CYCLES {}}
set a(0-6512) {AREA_SCORE {} NAME for:for:t:select TYPE SELECT PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-516 LOC {1 0.16874993750000003 1 0.9999999375 1 0.9999999375 6 0.3671874375} PREDS {{259 0 0 0-6511 {}}} SUCCS {{131 0 0 0-6513 {}}} CYCLES {}}
set a(0-6513) {AREA_SCORE {} NAME asn(for:for:t(13:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 LOC {1 0.16874993750000003 1 0.9999999375 1 0.9999999375 1 0.9999999375 6 0.3671874375} PREDS {{260 0 0 0-6513 {}} {131 0 0 0-6512 {}} {258 0 0 0-6508 {}} {256 0 0 0-6506 {}} {256 0 0 0-6081 {}} {256 0 0 0-6074 {}} {132 0 0 0-6515 {}}} SUCCS {{262 0 0 0-6074 {}} {262 0 0 0-6081 {}} {262 0 0 0-6506 {}} {260 0 0 0-6513 {}}} CYCLES {}}
set a(0-6514) {AREA_SCORE {} NAME for:for:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-517 LOC {1 0.16874993750000003 1 0.9999999375 1 0.9999999375 1 0.9999999375 6 0.9999999375} PREDS {{258 0 0 0-6510 {}}} SUCCS {{260 0 0 0-6033 {}} {259 0 0 0-6515 {}}} CYCLES {}}
set a(0-6515) {AREA_SCORE {} NAME for:for:break(for:for) TYPE TERMINATE PAR 0-6011 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-518 LOC {1 0.16874993750000003 1 0.9999999375 1 0.9999999375 6 0.9999999375} PREDS {{259 0 0 0-6514 {}}} SUCCS {{132 0 0 0-6033 {}} {132 0 0 0-6093 {}} {132 0 0 0-6095 {}} {132 0 0 0-6097 {}} {132 0 0 0-6099 {}} {132 0 0 0-6101 {}} {132 0 0 0-6103 {}} {132 0 0 0-6105 {}} {132 0 0 0-6107 {}} {132 0 0 0-6113 {}} {132 0 0 0-6115 {}} {132 0 0 0-6117 {}} {132 0 0 0-6119 {}} {132 0 0 0-6121 {}} {132 0 0 0-6123 {}} {132 0 0 0-6125 {}} {132 0 0 0-6127 {}} {132 0 0 0-6238 {}} {132 0 0 0-6240 {}} {132 0 0 0-6242 {}} {132 0 0 0-6244 {}} {132 0 0 0-6246 {}} {132 0 0 0-6248 {}} {132 0 0 0-6250 {}} {132 0 0 0-6252 {}} {132 0 0 0-6256 {}} {132 0 0 0-6258 {}} {132 0 0 0-6260 {}} {132 0 0 0-6262 {}} {132 0 0 0-6264 {}} {132 0 0 0-6266 {}} {132 0 0 0-6268 {}} {132 0 0 0-6270 {}} {132 0 0 0-6403 {}} {132 0 0 0-6405 {}} {132 0 0 0-6407 {}} {132 0 0 0-6409 {}} {132 0 0 0-6411 {}} {132 0 0 0-6413 {}} {132 0 0 0-6415 {}} {132 0 0 0-6417 {}} {132 0 0 0-6421 {}} {132 0 0 0-6423 {}} {132 0 0 0-6425 {}} {132 0 0 0-6427 {}} {132 0 0 0-6429 {}} {132 0 0 0-6431 {}} {132 0 0 0-6433 {}} {132 0 0 0-6435 {}} {132 0 0 0-6473 {}} {132 0 0 0-6475 {}} {132 0 0 0-6477 {}} {132 0 0 0-6479 {}} {132 0 0 0-6481 {}} {132 0 0 0-6483 {}} {132 0 0 0-6485 {}} {132 0 0 0-6487 {}} {132 0 0 0-6491 {}} {132 0 0 0-6493 {}} {132 0 0 0-6495 {}} {132 0 0 0-6497 {}} {132 0 0 0-6499 {}} {132 0 0 0-6501 {}} {132 0 0 0-6503 {}} {132 0 0 0-6505 {}} {132 0 0 0-6510 {}} {132 0 0 0-6513 {}}} CYCLES {}}
set a(0-6011) {CHI {0-6033 0-6034 0-6035 0-6036 0-6037 0-6038 0-6039 0-6040 0-6041 0-6042 0-6043 0-6044 0-6045 0-6046 0-6047 0-6048 0-6049 0-6050 0-6051 0-6052 0-6053 0-6054 0-6055 0-6056 0-6057 0-6058 0-6059 0-6060 0-6061 0-6062 0-6063 0-6064 0-6065 0-6066 0-6067 0-6068 0-6069 0-6070 0-6071 0-6072 0-6073 0-6074 0-6075 0-6076 0-6077 0-6078 0-6079 0-6080 0-6081 0-6082 0-6083 0-6084 0-6085 0-6086 0-6087 0-6088 0-6089 0-6090 0-6091 0-6092 0-6093 0-6094 0-6095 0-6096 0-6097 0-6098 0-6099 0-6100 0-6101 0-6102 0-6103 0-6104 0-6105 0-6106 0-6107 0-6108 0-6109 0-6110 0-6111 0-6112 0-6113 0-6114 0-6115 0-6116 0-6117 0-6118 0-6119 0-6120 0-6121 0-6122 0-6123 0-6124 0-6125 0-6126 0-6127 0-6128 0-6129 0-6130 0-6131 0-6132 0-6133 0-6134 0-6135 0-6136 0-6137 0-6138 0-6139 0-6140 0-6141 0-6142 0-6143 0-6144 0-6145 0-6146 0-6147 0-6148 0-6149 0-6150 0-6151 0-6152 0-6153 0-6154 0-6155 0-6156 0-6157 0-6158 0-6159 0-6160 0-6161 0-6162 0-6163 0-6164 0-6165 0-6166 0-6167 0-6168 0-6169 0-6170 0-6171 0-6172 0-6173 0-6174 0-6175 0-6176 0-6177 0-6178 0-6179 0-6180 0-6181 0-6182 0-6183 0-6184 0-6185 0-6186 0-6187 0-6188 0-6189 0-6190 0-6191 0-6192 0-6193 0-6194 0-6195 0-6196 0-6197 0-6198 0-6199 0-6200 0-6201 0-6202 0-6203 0-6204 0-6205 0-6206 0-6207 0-6208 0-6209 0-6210 0-6211 0-6212 0-6213 0-6214 0-6215 0-6216 0-6217 0-6218 0-6219 0-6220 0-6221 0-6222 0-6223 0-6224 0-6225 0-6226 0-6227 0-6228 0-6229 0-6230 0-6231 0-6232 0-6233 0-6234 0-6235 0-6236 0-6237 0-6238 0-6239 0-6240 0-6241 0-6242 0-6243 0-6244 0-6245 0-6246 0-6247 0-6248 0-6249 0-6250 0-6251 0-6252 0-6253 0-6254 0-6255 0-6256 0-6257 0-6258 0-6259 0-6260 0-6261 0-6262 0-6263 0-6264 0-6265 0-6266 0-6267 0-6268 0-6269 0-6270 0-6271 0-6272 0-6273 0-6274 0-6275 0-6276 0-6277 0-6278 0-6279 0-6280 0-6281 0-6282 0-6283 0-6284 0-6285 0-6286 0-6287 0-6288 0-6289 0-6290 0-6291 0-6292 0-6293 0-6294 0-6295 0-6296 0-6297 0-6298 0-6299 0-6300 0-6301 0-6302 0-6303 0-6304 0-6305 0-6306 0-6307 0-6308 0-6309 0-6310 0-6311 0-6312 0-6313 0-6314 0-6315 0-6316 0-6317 0-6318 0-6319 0-6320 0-6321 0-6322 0-6323 0-6324 0-6325 0-6326 0-6327 0-6328 0-6329 0-6330 0-6331 0-6332 0-6333 0-6334 0-6335 0-6336 0-6337 0-6338 0-6339 0-6340 0-6341 0-6342 0-6343 0-6344 0-6345 0-6346 0-6347 0-6348 0-6349 0-6350 0-6351 0-6352 0-6353 0-6354 0-6355 0-6356 0-6357 0-6358 0-6359 0-6360 0-6361 0-6362 0-6363 0-6364 0-6365 0-6366 0-6367 0-6368 0-6369 0-6370 0-6371 0-6372 0-6373 0-6374 0-6375 0-6376 0-6377 0-6378 0-6379 0-6380 0-6381 0-6382 0-6383 0-6384 0-6385 0-6386 0-6387 0-6388 0-6389 0-6390 0-6391 0-6392 0-6393 0-6394 0-6395 0-6396 0-6397 0-6398 0-6399 0-6400 0-6401 0-6402 0-6403 0-6404 0-6405 0-6406 0-6407 0-6408 0-6409 0-6410 0-6411 0-6412 0-6413 0-6414 0-6415 0-6416 0-6417 0-6418 0-6419 0-6420 0-6421 0-6422 0-6423 0-6424 0-6425 0-6426 0-6427 0-6428 0-6429 0-6430 0-6431 0-6432 0-6433 0-6434 0-6435 0-6436 0-6437 0-6438 0-6439 0-6440 0-6441 0-6442 0-6443 0-6444 0-6445 0-6446 0-6447 0-6448 0-6449 0-6450 0-6451 0-6452 0-6453 0-6454 0-6455 0-6456 0-6457 0-6458 0-6459 0-6460 0-6461 0-6462 0-6463 0-6464 0-6465 0-6466 0-6467 0-6468 0-6469 0-6470 0-6471 0-6472 0-6473 0-6474 0-6475 0-6476 0-6477 0-6478 0-6479 0-6480 0-6481 0-6482 0-6483 0-6484 0-6485 0-6486 0-6487 0-6488 0-6489 0-6490 0-6491 0-6492 0-6493 0-6494 0-6495 0-6496 0-6497 0-6498 0-6499 0-6500 0-6501 0-6502 0-6503 0-6504 0-6505 0-6506 0-6507 0-6508 0-6509 0-6510 0-6511 0-6512 0-6513 0-6514 0-6515} ITERATIONS 8192 RESET_LATENCY 0 CSTEPS 9 UNROLL 0 PERIOD {8.00 ns} FULL_PERIOD {8.00 ns} THROUGHPUT_PERIOD 3 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED Yes INITIATION 3 STAGES 3.0 CYCLES_IN 24582 TOTAL_CYCLES_IN 344148 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 344148 NAME for:for TYPE LOOP DELAY {2753192.00 ns} PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-519 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-6011 {}} {259 0 0 0-6032 {}} {774 0 0 0-6562 {}} {774 0 0 0-6561 {}} {774 0 0 0-6559 {}} {774 0 0 0-6557 {}} {774 0 0 0-6555 {}} {774 0 0 0-6553 {}} {774 0 0 0-6551 {}} {774 0 0 0-6549 {}} {774 0 0 0-6547 {}} {774 0 0 0-6545 {}} {774 0 0 0-6543 {}} {774 0 0 0-6541 {}} {774 0 0 0-6539 {}} {774 0 0 0-6537 {}} {774 0 0 0-6535 {}} {774 0 0 0-6534 {}} {774 0 0 0-6531 {}} {774 0 0 0-6528 {}}} SUCCS {{772 0 0 0-6032 {}} {774 0 0 0-6011 {}} {131 0 0 0-6516 {}} {130 0 0 0-6517 {}} {130 0 0 0-6518 {}} {130 0 0 0-6519 {}} {130 0 0 0-6520 {}} {130 0 0 0-6521 {}} {130 0 0 0-6522 {}} {130 0 0 0-6523 {}} {130 0 0 0-6524 {}} {256 0 0 0-6528 {}} {256 0 0 0-6531 {}} {256 0 0 0-6534 {}} {256 0 0 0-6535 {}} {256 0 0 0-6537 {}} {256 0 0 0-6539 {}} {256 0 0 0-6541 {}} {256 0 0 0-6543 {}} {256 0 0 0-6545 {}} {256 0 0 0-6547 {}} {256 0 0 0-6549 {}} {256 0 0 0-6551 {}} {256 0 0 0-6553 {}} {256 0 0 0-6555 {}} {256 0 0 0-6557 {}} {256 0 0 0-6559 {}} {256 0 0 0-6561 {}} {256 0 0 0-6562 {}}} CYCLES {}}
set a(0-6516) {AREA_SCORE {} NAME x:asn(for:tmp(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-520 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{131 0 0 0-6011 {}} {774 0 0 0-6534 {}}} SUCCS {{130 0 0 0-6524 {}} {256 0 0 0-6534 {}} {258 0 0 0-6535 {}}} CYCLES {}}
set a(0-6517) {AREA_SCORE {} NAME for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-521 LOC {0 0.9999999375 1 0.7046874375 1 0.7046874375 1 0.7046874375 1 0.7046874375} PREDS {{130 0 0 0-6011 {}} {774 0 0 0-6532 {}}} SUCCS {{259 0 0 0-6518 {}} {130 0 0 0-6524 {}} {256 0 0 0-6532 {}}} CYCLES {}}
set a(0-6518) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 2 NAME for:acc TYPE ACCU DELAY {0.95 ns} PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-522 LOC {1 0.0 1 0.7046874375 1 0.7046874375 1 0.85234353125 1 0.85234353125} PREDS {{259 0 0 0-6517 {}} {130 0 0 0-6011 {}}} SUCCS {{259 0 0 0-6519 {}} {130 0 0 0-6524 {}} {258 0 0 0-6532 {}}} CYCLES {}}
set a(0-6519) {AREA_SCORE {} NAME idx:slc(idx(3:0))(3-1) TYPE READSLICE PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-523 LOC {1 0.14765625000000002 1 0.8523436875 1 0.8523436875 1 0.8523436875} PREDS {{259 0 0 0-6518 {}} {130 0 0 0-6011 {}}} SUCCS {{259 0 0 0-6520 {}} {130 0 0 0-6524 {}}} CYCLES {}}
set a(0-6520) {AREA_SCORE {} NAME operator<<32,false>:conc TYPE CONCATENATE PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-524 LOC {1 0.14765625000000002 1 0.8523436875 1 0.8523436875 1 0.8523436875} PREDS {{259 0 0 0-6519 {}} {130 0 0 0-6011 {}}} SUCCS {{259 0 0 0-6521 {}} {130 0 0 0-6524 {}}} CYCLES {}}
set a(0-6521) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME operator<<32,false>:acc TYPE ACCU DELAY {0.95 ns} PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-525 LOC {1 0.14765625000000002 1 0.8523436875 1 0.8523436875 1 0.99999978125 1 0.99999978125} PREDS {{259 0 0 0-6520 {}} {130 0 0 0-6011 {}}} SUCCS {{259 0 0 0-6522 {}} {130 0 0 0-6524 {}}} CYCLES {}}
set a(0-6522) {AREA_SCORE {} NAME operator<<32,false>:slc(operator<<32,false>:acc)(3) TYPE READSLICE PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-526 LOC {1 0.29531250000000003 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{259 0 0 0-6521 {}} {130 0 0 0-6011 {}}} SUCCS {{259 0 0 0-6523 {}} {130 0 0 0-6524 {}}} CYCLES {}}
set a(0-6523) {AREA_SCORE {} NAME for:not TYPE NOT PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-527 LOC {1 0.29531250000000003 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{259 0 0 0-6522 {}} {130 0 0 0-6011 {}}} SUCCS {{259 0 0 0-6524 {}}} CYCLES {}}
set a(0-6524) {AREA_SCORE {} NAME for:break(for) TYPE TERMINATE PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-528 LOC {1 0.29531250000000003 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{259 0 0 0-6523 {}} {130 0 0 0-6522 {}} {130 0 0 0-6521 {}} {130 0 0 0-6520 {}} {130 0 0 0-6519 {}} {130 0 0 0-6518 {}} {130 0 0 0-6517 {}} {130 0 0 0-6516 {}} {130 0 0 0-6011 {}}} SUCCS {{128 0 0 0-6528 {}} {128 0 0 0-6531 {}} {128 0 0 0-6532 {}} {128 0 0 0-6534 {}} {128 0 0 0-6535 {}} {128 0 0 0-6537 {}} {128 0 0 0-6539 {}} {128 0 0 0-6541 {}} {128 0 0 0-6543 {}} {128 0 0 0-6545 {}} {128 0 0 0-6547 {}} {128 0 0 0-6549 {}} {128 0 0 0-6551 {}} {128 0 0 0-6553 {}} {128 0 0 0-6555 {}} {128 0 0 0-6557 {}} {128 0 0 0-6559 {}} {128 0 0 0-6561 {}} {128 0 0 0-6562 {}}} CYCLES {}}
set a(0-6525) {AREA_SCORE {} NAME s:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-529 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 0 0.9999999375 1 0.9999999375} PREDS {{774 0 0 0-6528 {}}} SUCCS {{259 0 0 0-6526 {}} {256 0 0 0-6528 {}}} CYCLES {}}
set a(0-6526) {AREA_SCORE {} NAME s:slc(s(13:0))(13-1) TYPE READSLICE PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-530 LOC {0 0.9999999375 0 0.9999999375 0 0.9999999375 1 0.9999999375} PREDS {{259 0 0 0-6525 {}}} SUCCS {{259 0 0 0-6527 {}}} CYCLES {}}
set a(0-6527) {AREA_SCORE {} NAME exu TYPE PADZEROES PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.9999999375} PREDS {{259 0 0 0-6526 {}}} SUCCS {{259 0 0 0-6528 {}}} CYCLES {}}
set a(0-6528) {AREA_SCORE {} NAME asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6528 {}} {259 0 0 0-6527 {}} {256 0 0 0-6525 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6525 {}} {772 0 0 0-6528 {}}} CYCLES {}}
set a(0-6529) {AREA_SCORE {} NAME operator-<32,false>#2:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-531 LOC {0 0.9999999375 1 0.8523436875 1 0.8523436875 1 0.8523436875 1 0.8523436875} PREDS {{774 0 0 0-6531 {}}} SUCCS {{259 0 0 0-6530 {}} {256 0 0 0-6531 {}}} CYCLES {}}
set a(0-6530) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 2 NAME operator-<32,false>#2:acc TYPE ACCU DELAY {0.95 ns} PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-532 LOC {1 0.0 1 0.8523436875 1 0.8523436875 1 0.99999978125 1 0.99999978125} PREDS {{259 0 0 0-6529 {}}} SUCCS {{259 0 0 0-6531 {}}} CYCLES {}}
set a(0-6531) {AREA_SCORE {} NAME operator-<32,false>#2:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-533 LOC {1 0.14765625000000002 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6531 {}} {259 0 0 0-6530 {}} {256 0 0 0-6529 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6529 {}} {772 0 0 0-6531 {}}} CYCLES {}}
set a(0-6532) {AREA_SCORE {} NAME asn(idx(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.14765625000000002 1 0.8523436875 1 0.8523436875 1 0.8523436875 1 0.9999999375} PREDS {{772 0 0 0-6532 {}} {128 0 0 0-6524 {}} {258 0 0 0-6518 {}} {256 0 0 0-6517 {}}} SUCCS {{774 0 0 0-6517 {}} {772 0 0 0-6532 {}}} CYCLES {}}
set a(0-6533) {AREA_SCORE {} NAME asn(x(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-6535 {}}} SUCCS {{259 0 0 0-6534 {}} {256 0 0 0-6535 {}}} CYCLES {}}
set a(0-6534) {AREA_SCORE {} NAME asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6534 {}} {259 0 0 0-6533 {}} {128 0 0 0-6524 {}} {256 0 0 0-6516 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6516 {}} {772 0 0 0-6534 {}}} CYCLES {}}
set a(0-6535) {AREA_SCORE {} NAME asn(y(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6535 {}} {256 0 0 0-6533 {}} {128 0 0 0-6524 {}} {258 0 0 0-6516 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6533 {}} {772 0 0 0-6535 {}}} CYCLES {}}
set a(0-6536) {AREA_SCORE {} NAME asn(nn(14).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-6539 {}}} SUCCS {{259 0 0 0-6537 {}} {256 0 0 0-6539 {}}} CYCLES {}}
set a(0-6537) {AREA_SCORE {} NAME asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6537 {}} {259 0 0 0-6536 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {772 0 0 0-6537 {}}} CYCLES {}}
set a(0-6538) {AREA_SCORE {} NAME asn(nn(13).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-6541 {}}} SUCCS {{259 0 0 0-6539 {}} {256 0 0 0-6541 {}}} CYCLES {}}
set a(0-6539) {AREA_SCORE {} NAME asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6539 {}} {259 0 0 0-6538 {}} {256 0 0 0-6536 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6536 {}} {772 0 0 0-6539 {}}} CYCLES {}}
set a(0-6540) {AREA_SCORE {} NAME asn(nn(12).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-6543 {}}} SUCCS {{259 0 0 0-6541 {}} {256 0 0 0-6543 {}}} CYCLES {}}
set a(0-6541) {AREA_SCORE {} NAME asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6541 {}} {259 0 0 0-6540 {}} {256 0 0 0-6538 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6538 {}} {772 0 0 0-6541 {}}} CYCLES {}}
set a(0-6542) {AREA_SCORE {} NAME asn(nn(11).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-6545 {}}} SUCCS {{259 0 0 0-6543 {}} {256 0 0 0-6545 {}}} CYCLES {}}
set a(0-6543) {AREA_SCORE {} NAME asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6543 {}} {259 0 0 0-6542 {}} {256 0 0 0-6540 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6540 {}} {772 0 0 0-6543 {}}} CYCLES {}}
set a(0-6544) {AREA_SCORE {} NAME asn(nn(10).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-6547 {}}} SUCCS {{259 0 0 0-6545 {}} {256 0 0 0-6547 {}}} CYCLES {}}
set a(0-6545) {AREA_SCORE {} NAME asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6545 {}} {259 0 0 0-6544 {}} {256 0 0 0-6542 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6542 {}} {772 0 0 0-6545 {}}} CYCLES {}}
set a(0-6546) {AREA_SCORE {} NAME asn(nn(9).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-6549 {}}} SUCCS {{259 0 0 0-6547 {}} {256 0 0 0-6549 {}}} CYCLES {}}
set a(0-6547) {AREA_SCORE {} NAME asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6547 {}} {259 0 0 0-6546 {}} {256 0 0 0-6544 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6544 {}} {772 0 0 0-6547 {}}} CYCLES {}}
set a(0-6548) {AREA_SCORE {} NAME asn(nn(8).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-6551 {}}} SUCCS {{259 0 0 0-6549 {}} {256 0 0 0-6551 {}}} CYCLES {}}
set a(0-6549) {AREA_SCORE {} NAME asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6549 {}} {259 0 0 0-6548 {}} {256 0 0 0-6546 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6546 {}} {772 0 0 0-6549 {}}} CYCLES {}}
set a(0-6550) {AREA_SCORE {} NAME asn(nn(7).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-6553 {}}} SUCCS {{259 0 0 0-6551 {}} {256 0 0 0-6553 {}}} CYCLES {}}
set a(0-6551) {AREA_SCORE {} NAME asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6551 {}} {259 0 0 0-6550 {}} {256 0 0 0-6548 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6548 {}} {772 0 0 0-6551 {}}} CYCLES {}}
set a(0-6552) {AREA_SCORE {} NAME asn(nn(6).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-6555 {}}} SUCCS {{259 0 0 0-6553 {}} {256 0 0 0-6555 {}}} CYCLES {}}
set a(0-6553) {AREA_SCORE {} NAME asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6553 {}} {259 0 0 0-6552 {}} {256 0 0 0-6550 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6550 {}} {772 0 0 0-6553 {}}} CYCLES {}}
set a(0-6554) {AREA_SCORE {} NAME asn(nn(5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-6557 {}}} SUCCS {{259 0 0 0-6555 {}} {256 0 0 0-6557 {}}} CYCLES {}}
set a(0-6555) {AREA_SCORE {} NAME asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6555 {}} {259 0 0 0-6554 {}} {256 0 0 0-6552 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6552 {}} {772 0 0 0-6555 {}}} CYCLES {}}
set a(0-6556) {AREA_SCORE {} NAME asn(nn(4).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-6559 {}}} SUCCS {{259 0 0 0-6557 {}} {256 0 0 0-6559 {}}} CYCLES {}}
set a(0-6557) {AREA_SCORE {} NAME asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6557 {}} {259 0 0 0-6556 {}} {256 0 0 0-6554 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6554 {}} {772 0 0 0-6557 {}}} CYCLES {}}
set a(0-6558) {AREA_SCORE {} NAME asn(nn(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-6561 {}}} SUCCS {{259 0 0 0-6559 {}} {256 0 0 0-6561 {}}} CYCLES {}}
set a(0-6559) {AREA_SCORE {} NAME asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6559 {}} {259 0 0 0-6558 {}} {256 0 0 0-6556 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6556 {}} {772 0 0 0-6559 {}}} CYCLES {}}
set a(0-6560) {AREA_SCORE {} NAME asn(nn(2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {0 0.9999999375 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{774 0 0 0-6562 {}}} SUCCS {{259 0 0 0-6561 {}} {256 0 0 0-6562 {}}} CYCLES {}}
set a(0-6561) {AREA_SCORE {} NAME asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 0.9999999375} PREDS {{772 0 0 0-6561 {}} {259 0 0 0-6560 {}} {256 0 0 0-6558 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6558 {}} {772 0 0 0-6561 {}}} CYCLES {}}
set a(0-6562) {AREA_SCORE {} NAME asn(nn(1).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6010 LOC {1 0.0 1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{772 0 0 0-6562 {}} {256 0 0 0-6560 {}} {128 0 0 0-6524 {}} {256 0 0 0-6011 {}}} SUCCS {{774 0 0 0-6011 {}} {774 0 0 0-6560 {}} {772 0 0 0-6562 {}}} CYCLES {}}
set a(0-6010) {CHI {0-6032 0-6011 0-6516 0-6517 0-6518 0-6519 0-6520 0-6521 0-6522 0-6523 0-6524 0-6525 0-6526 0-6527 0-6528 0-6529 0-6530 0-6531 0-6532 0-6533 0-6534 0-6535 0-6536 0-6537 0-6538 0-6539 0-6540 0-6541 0-6542 0-6543 0-6544 0-6545 0-6546 0-6547 0-6548 0-6549 0-6550 0-6551 0-6552 0-6553 0-6554 0-6555 0-6556 0-6557 0-6558 0-6559 0-6560 0-6561 0-6562} ITERATIONS 14 RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {8.00 ns} FULL_PERIOD {8.00 ns} THROUGHPUT_PERIOD 344162 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 14 TOTAL_CYCLES_IN 14 TOTAL_CYCLES_UNDER 344148 TOTAL_CYCLES 344162 NAME for TYPE LOOP DELAY {2753304.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-534 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-6010 {}} {259 0 0 0-6031 {}} {258 0 0 0-6030 {}} {258 0 0 0-6029 {}} {258 0 0 0-6028 {}} {258 0 0 0-6027 {}} {258 0 0 0-6026 {}} {258 0 0 0-6025 {}} {258 0 0 0-6024 {}} {258 0 0 0-6023 {}} {258 0 0 0-6022 {}} {258 0 0 0-6021 {}} {258 0 0 0-6020 {}} {258 0 0 0-6019 {}} {258 0 0 0-6018 {}} {258 0 0 0-6017 {}} {258 0 0 0-6016 {}} {258 0 0 0-6015 {}} {258 0 0 0-6014 {}} {258 0 0 0-6013 {}} {258 0 0 0-6012 {}}} SUCCS {{772 0 0 0-6013 {}} {772 0 0 0-6014 {}} {772 0 0 0-6015 {}} {772 0 0 0-6016 {}} {772 0 0 0-6017 {}} {772 0 0 0-6018 {}} {772 0 0 0-6019 {}} {772 0 0 0-6020 {}} {772 0 0 0-6021 {}} {772 0 0 0-6022 {}} {772 0 0 0-6023 {}} {772 0 0 0-6024 {}} {772 0 0 0-6025 {}} {772 0 0 0-6026 {}} {772 0 0 0-6027 {}} {772 0 0 0-6028 {}} {772 0 0 0-6029 {}} {772 0 0 0-6030 {}} {772 0 0 0-6031 {}} {774 0 0 0-6010 {}} {131 0 0 0-6563 {}} {130 0 0 0-6564 {}} {130 0 0 0-6565 {}} {130 0 0 0-6566 {}} {130 0 0 0-6567 {}} {130 0 0 0-6568 {}} {130 0 0 0-6569 {}} {130 0 0 0-6570 {}} {130 0 0 0-6571 {}} {130 0 0 0-6572 {}} {130 0 0 0-6573 {}} {130 0 0 0-6574 {}} {130 0 0 0-6575 {}} {130 0 0 0-6576 {}} {130 0 0 0-6577 {}} {130 0 0 0-6578 {}} {130 0 0 0-6579 {}} {130 0 0 0-6580 {}} {130 0 0 0-6581 {}} {130 0 0 0-6582 {}} {130 0 0 0-6583 {}} {130 0 0 0-6584 {}} {130 0 0 0-6585 {}} {130 0 0 0-6586 {}} {130 0 0 0-6587 {}} {130 0 0 0-6588 {}} {130 0 0 0-6589 {}} {130 0 0 0-6590 {}} {130 0 0 0-6591 {}} {130 0 0 0-6592 {}} {130 0 0 0-6593 {}} {130 0 0 0-6594 {}} {130 0 0 0-6595 {}}} CYCLES {}}
set a(0-6563) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-535 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{131 0 0 0-6010 {}} {128 0 0 0-6564 {}}} SUCCS {{259 0 0 0-6564 {}}} CYCLES {}}
set a(0-6564) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-536 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6564 {}} {259 0 0 0-6563 {}} {130 0 0 0-6010 {}}} SUCCS {{128 0 0 0-6563 {}} {772 0 0 0-6564 {}} {259 0 0 0-6565 {}}} CYCLES {}}
set a(0-6565) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-537 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-6564 {}} {130 0 0 0-6010 {}}} SUCCS {} CYCLES {}}
set a(0-6566) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-538 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-6010 {}} {128 0 0 0-6567 {}}} SUCCS {{259 0 0 0-6567 {}}} CYCLES {}}
set a(0-6567) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-539 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6567 {}} {259 0 0 0-6566 {}} {130 0 0 0-6010 {}}} SUCCS {{128 0 0 0-6566 {}} {772 0 0 0-6567 {}} {259 0 0 0-6568 {}}} CYCLES {}}
set a(0-6568) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-540 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-6567 {}} {130 0 0 0-6010 {}}} SUCCS {} CYCLES {}}
set a(0-6569) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-541 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-6010 {}} {128 0 0 0-6570 {}}} SUCCS {{259 0 0 0-6570 {}}} CYCLES {}}
set a(0-6570) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-542 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6570 {}} {259 0 0 0-6569 {}} {130 0 0 0-6010 {}} {256 0 0 0-6012 {}}} SUCCS {{774 0 0 0-6012 {}} {128 0 0 0-6569 {}} {772 0 0 0-6570 {}} {259 0 0 0-6571 {}}} CYCLES {}}
set a(0-6571) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-543 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-6570 {}} {130 0 0 0-6010 {}}} SUCCS {} CYCLES {}}
set a(0-6572) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-544 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-6010 {}} {128 0 0 0-6573 {}}} SUCCS {{259 0 0 0-6573 {}}} CYCLES {}}
set a(0-6573) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-545 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6573 {}} {259 0 0 0-6572 {}} {130 0 0 0-6010 {}}} SUCCS {{128 0 0 0-6572 {}} {772 0 0 0-6573 {}} {259 0 0 0-6574 {}}} CYCLES {}}
set a(0-6574) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-546 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-6573 {}} {130 0 0 0-6010 {}}} SUCCS {} CYCLES {}}
set a(0-6575) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-547 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-6010 {}} {128 0 0 0-6576 {}}} SUCCS {{259 0 0 0-6576 {}}} CYCLES {}}
set a(0-6576) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-548 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6576 {}} {259 0 0 0-6575 {}} {130 0 0 0-6010 {}}} SUCCS {{128 0 0 0-6575 {}} {772 0 0 0-6576 {}} {259 0 0 0-6577 {}}} CYCLES {}}
set a(0-6577) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-549 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-6576 {}} {130 0 0 0-6010 {}}} SUCCS {} CYCLES {}}
set a(0-6578) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-550 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-6010 {}} {128 0 0 0-6579 {}}} SUCCS {{259 0 0 0-6579 {}}} CYCLES {}}
set a(0-6579) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-551 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6579 {}} {259 0 0 0-6578 {}} {130 0 0 0-6010 {}}} SUCCS {{128 0 0 0-6578 {}} {772 0 0 0-6579 {}} {259 0 0 0-6580 {}}} CYCLES {}}
set a(0-6580) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-552 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-6579 {}} {130 0 0 0-6010 {}}} SUCCS {} CYCLES {}}
set a(0-6581) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-553 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-6010 {}} {128 0 0 0-6582 {}}} SUCCS {{259 0 0 0-6582 {}}} CYCLES {}}
set a(0-6582) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-554 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6582 {}} {259 0 0 0-6581 {}} {130 0 0 0-6010 {}}} SUCCS {{128 0 0 0-6581 {}} {772 0 0 0-6582 {}} {259 0 0 0-6583 {}}} CYCLES {}}
set a(0-6583) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-555 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-6582 {}} {130 0 0 0-6010 {}}} SUCCS {} CYCLES {}}
set a(0-6584) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-556 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-6010 {}} {128 0 0 0-6585 {}}} SUCCS {{259 0 0 0-6585 {}}} CYCLES {}}
set a(0-6585) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-557 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6585 {}} {259 0 0 0-6584 {}} {130 0 0 0-6010 {}}} SUCCS {{128 0 0 0-6584 {}} {772 0 0 0-6585 {}} {259 0 0 0-6586 {}}} CYCLES {}}
set a(0-6586) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-558 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-6585 {}} {130 0 0 0-6010 {}}} SUCCS {} CYCLES {}}
set a(0-6587) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-559 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-6010 {}} {128 0 0 0-6588 {}}} SUCCS {{259 0 0 0-6588 {}}} CYCLES {}}
set a(0-6588) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-560 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6588 {}} {259 0 0 0-6587 {}} {130 0 0 0-6010 {}}} SUCCS {{128 0 0 0-6587 {}} {772 0 0 0-6588 {}} {259 0 0 0-6589 {}}} CYCLES {}}
set a(0-6589) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-561 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-6588 {}} {130 0 0 0-6010 {}}} SUCCS {} CYCLES {}}
set a(0-6590) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-562 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-6010 {}} {128 0 0 0-6591 {}}} SUCCS {{259 0 0 0-6591 {}}} CYCLES {}}
set a(0-6591) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-563 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6591 {}} {259 0 0 0-6590 {}} {130 0 0 0-6010 {}}} SUCCS {{128 0 0 0-6590 {}} {772 0 0 0-6591 {}} {259 0 0 0-6592 {}}} CYCLES {}}
set a(0-6592) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-564 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-6591 {}} {130 0 0 0-6010 {}}} SUCCS {} CYCLES {}}
set a(0-6593) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-565 LOC {1 0.9999999375 1 0.9999999375 1 0.9999999375 1 0.9999999375} PREDS {{130 0 0 0-6010 {}} {128 0 0 0-6594 {}}} SUCCS {{259 0 0 0-6594 {}}} CYCLES {}}
set a(0-6594) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-566 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6594 {}} {259 0 0 0-6593 {}} {130 0 0 0-6010 {}}} SUCCS {{128 0 0 0-6593 {}} {772 0 0 0-6594 {}} {259 0 0 0-6595 {}}} CYCLES {}}
set a(0-6595) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-6009 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-567 LOC {2 0.0 2 0.9999999375 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-6594 {}} {130 0 0 0-6010 {}}} SUCCS {} CYCLES {}}
set a(0-6009) {CHI {0-6012 0-6013 0-6014 0-6015 0-6016 0-6017 0-6018 0-6019 0-6020 0-6021 0-6022 0-6023 0-6024 0-6025 0-6026 0-6027 0-6028 0-6029 0-6030 0-6031 0-6010 0-6563 0-6564 0-6565 0-6566 0-6567 0-6568 0-6569 0-6570 0-6571 0-6572 0-6573 0-6574 0-6575 0-6576 0-6577 0-6578 0-6579 0-6580 0-6581 0-6582 0-6583 0-6584 0-6585 0-6586 0-6587 0-6588 0-6589 0-6590 0-6591 0-6592 0-6593 0-6594 0-6595} ITERATIONS Infinite LATENCY 344159 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {8.00 ns} FULL_PERIOD {8.00 ns} THROUGHPUT_PERIOD 344164 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 344162 TOTAL_CYCLES 344164 NAME main TYPE LOOP DELAY {2753320.00 ns} PAR 0-6008 XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-568 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-6009 {}}} SUCCS {{774 0 0 0-6009 {}}} CYCLES {}}
set a(0-6008) {CHI 0-6009 ITERATIONS Infinite LATENCY 344159 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {8.00 ns} FULL_PERIOD {8.00 ns} THROUGHPUT_PERIOD 344164 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 344164 TOTAL_CYCLES 344164 NAME core:rlp TYPE LOOP DELAY {2753320.00 ns} PAR {} XREFS 6463f63d-a03c-43c9-8784-d9cc42b906df-569 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-6008-TOTALCYCLES) {344164}
set a(0-6008-QMOD) {ccs_in(2,32) 0-6012 mgc_add(13,0,1,1,13) 0-6072 mgc_and(13,2) {0-6076 0-6083} mgc_shift_r(13,0,4,13) 0-6078 mgc_shift_l(13,0,4,14) 0-6080 mgc_add(13,0,12,0,13) 0-6085 BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) {0-6093 0-6238 0-6403 0-6473} BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) {0-6095 0-6240 0-6405 0-6475} BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) {0-6097 0-6242 0-6407 0-6477} BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) {0-6099 0-6244 0-6409 0-6479} BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) {0-6101 0-6246 0-6411 0-6481} BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) {0-6103 0-6248 0-6413 0-6483} BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) {0-6105 0-6250 0-6415 0-6485} BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) {0-6107 0-6252 0-6417 0-6487} BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) {0-6113 0-6256 0-6421 0-6491} BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) {0-6115 0-6258 0-6423 0-6493} BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) {0-6117 0-6260 0-6425 0-6495} BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) {0-6119 0-6262 0-6427 0-6497} BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) {0-6121 0-6264 0-6429 0-6499} BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) {0-6123 0-6266 0-6431 0-6501} BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) {0-6125 0-6268 0-6433 0-6503} BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) {0-6127 0-6270 0-6435 0-6505} mgc_mux1hot(32,16) {0-6228 0-6371} mgc_add(14,0,14,0,14) {0-6230 0-6232 0-6454} BLOCK_1R1W_RBW_rport(3,14,32,16384,16384,32,1) 0-6372 mgc_mul(32,0,32,0,64) {0-6373 0-6375 0-6377} BLOCK_1R1W_RBW_rport(4,14,32,16384,16384,32,1) 0-6374 mgc_add(32,0,32,0,32) {0-6379 0-6386 0-6389 0-6396 0-6456 0-6461} mgc_add(33,0,32,0,33) {0-6382 0-6392} mgc_mux(32,1,2) {0-6387 0-6397 0-6467} mgc_add(13,0,13,0,14) {0-6388 0-6436} mgc_mul(14,0,14,0,14) 0-6453 mgc_add(13,0,2,1,14) 0-6508 mgc_add(4,0,2,1,4) {0-6518 0-6530} mgc_add(4,0,4,0,4) 0-6521 mgc_io_sync(0) {0-6564 0-6567 0-6570 0-6573 0-6576 0-6579 0-6582 0-6585 0-6588 0-6591 0-6594}}
set a(0-6008-PROC_NAME) {core}
set a(0-6008-HIER_NAME) {/stockham_dit/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-6008}

