

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'
================================================================
* Date:           Sun Dec 17 18:36:26 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.809 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.200 us | 0.200 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |       18|       18|         4|          1|          1|    16|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    990|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    168|    -|
|Memory           |        0|      -|     512|    256|    -|
|Multiplexer      |        -|      -|       -|    261|    -|
|Register         |        0|      -|     945|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1457|   1707|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------------+---------+-------+---+----+-----+
    |           Instance           |          Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------------+-------------------------+---------+-------+---+----+-----+
    |myproject_mux_42_16_1_1_U213  |myproject_mux_42_16_1_1  |        0|      0|  0|  21|    0|
    |myproject_mux_42_16_1_1_U214  |myproject_mux_42_16_1_1  |        0|      0|  0|  21|    0|
    |myproject_mux_42_16_1_1_U215  |myproject_mux_42_16_1_1  |        0|      0|  0|  21|    0|
    |myproject_mux_42_16_1_1_U216  |myproject_mux_42_16_1_1  |        0|      0|  0|  21|    0|
    |myproject_mux_42_16_1_1_U217  |myproject_mux_42_16_1_1  |        0|      0|  0|  21|    0|
    |myproject_mux_42_16_1_1_U218  |myproject_mux_42_16_1_1  |        0|      0|  0|  21|    0|
    |myproject_mux_42_16_1_1_U219  |myproject_mux_42_16_1_1  |        0|      0|  0|  21|    0|
    |myproject_mux_42_16_1_1_U220  |myproject_mux_42_16_1_1  |        0|      0|  0|  21|    0|
    +------------------------------+-------------------------+---------+-------+---+----+-----+
    |Total                         |                         |        0|      0|  0| 168|    0|
    +------------------------------+-------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_3_0_0_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2  |        0|  64|  32|    0|     4|   16|     1|           64|
    |line_buffer_Array_V_3_0_1_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2  |        0|  64|  32|    0|     4|   16|     1|           64|
    |line_buffer_Array_V_3_0_2_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2  |        0|  64|  32|    0|     4|   16|     1|           64|
    |line_buffer_Array_V_3_0_3_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2  |        0|  64|  32|    0|     4|   16|     1|           64|
    |line_buffer_Array_V_3_0_4_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2  |        0|  64|  32|    0|     4|   16|     1|           64|
    |line_buffer_Array_V_3_0_5_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2  |        0|  64|  32|    0|     4|   16|     1|           64|
    |line_buffer_Array_V_3_0_6_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2  |        0|  64|  32|    0|     4|   16|     1|           64|
    |line_buffer_Array_V_3_0_7_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2  |        0|  64|  32|    0|     4|   16|     1|           64|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        0| 512| 256|    0|    32|  128|     8|          512|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_1298_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_1310_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_1248_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_1260_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_426_p2               |     +    |      0|  0|  15|           5|           1|
    |and_ln191_1_fu_734_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_2_fu_740_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_728_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_326                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_359                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_964                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op185         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op28          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_10_fu_840_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_11_fu_870_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_12_fu_882_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_13_fu_902_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_14_fu_944_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_15_fu_964_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_16_fu_1006_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_17_fu_1026_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_18_fu_1068_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_19_fu_1088_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_1_fu_758_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_20_fu_1130_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_21_fu_1150_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_22_fu_1192_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_23_fu_1212_p2         |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_778_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_932_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_994_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_1056_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_1118_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_1180_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_808_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_9_fu_820_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_746_p2             |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln191_1_fu_702_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_2_fu_712_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_3_fu_722_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_fu_692_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln212_fu_1242_p2             |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln216_fu_1292_p2             |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln241_fu_420_p2              |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln222_fu_1316_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_1266_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln65_10_fu_813_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_11_fu_825_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_12_fu_833_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_14_fu_875_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_15_fu_887_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_16_fu_895_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_17_fu_937_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_19_fu_957_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_20_fu_999_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_21_fu_949_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_22_fu_1019_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_23_fu_1061_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_25_fu_1081_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_26_fu_1123_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_27_fu_1011_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_28_fu_1143_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_29_fu_1185_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_31_fu_1205_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln65_32_fu_1073_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_34_fu_1135_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_36_fu_1197_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_7_fu_763_p3           |  select  |      0|  0|   3|           1|           2|
    |select_ln65_8_fu_771_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_751_p3             |  select  |      0|  0|  16|           1|          16|
    |tmp_data_0_V_fu_796_p5            |  select  |      0|  0|   2|           1|           2|
    |tmp_data_1_V_fu_858_p5            |  select  |      0|  0|   2|           1|           2|
    |tmp_data_2_V_fu_920_p5            |  select  |      0|  0|   2|           1|           2|
    |tmp_data_3_V_fu_982_p5            |  select  |      0|  0|   2|           1|           2|
    |tmp_data_4_V_fu_1044_p5           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_5_V_fu_1106_p5           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_6_V_fu_1168_p5           |  select  |      0|  0|   2|           1|           2|
    |tmp_data_7_V_fu_1230_p5           |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 990|         763|         708|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  21|          4|    1|          4|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_storemerge_i_i_reg_409  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_load                     |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_398                       |   9|          2|    5|         10|
    |pX                                           |   9|          2|   32|         64|
    |pY                                           |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                         |   9|          2|    1|          2|
    |sX                                           |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 261|         57|  186|        406|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |and_ln191_2_reg_1473                         |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   3|   0|    3|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_409  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_409  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_storemerge_i_i_reg_409  |  32|   0|   32|          0|
    |icmp_ln212_reg_1517                          |   1|   0|    1|          0|
    |icmp_ln241_reg_1336                          |   1|   0|    1|          0|
    |indvar_flatten_reg_398                       |   5|   0|    5|          0|
    |kernel_data_V_3_10                           |  16|   0|   16|          0|
    |kernel_data_V_3_11                           |  16|   0|   16|          0|
    |kernel_data_V_3_12                           |  16|   0|   16|          0|
    |kernel_data_V_3_13                           |  16|   0|   16|          0|
    |kernel_data_V_3_14                           |  16|   0|   16|          0|
    |kernel_data_V_3_15                           |  16|   0|   16|          0|
    |kernel_data_V_3_24                           |  16|   0|   16|          0|
    |kernel_data_V_3_25                           |  16|   0|   16|          0|
    |kernel_data_V_3_26                           |  16|   0|   16|          0|
    |kernel_data_V_3_27                           |  16|   0|   16|          0|
    |kernel_data_V_3_28                           |  16|   0|   16|          0|
    |kernel_data_V_3_29                           |  16|   0|   16|          0|
    |kernel_data_V_3_30                           |  16|   0|   16|          0|
    |kernel_data_V_3_31                           |  16|   0|   16|          0|
    |kernel_data_V_3_8                            |  16|   0|   16|          0|
    |kernel_data_V_3_9                            |  16|   0|   16|          0|
    |pX                                           |  32|   0|   32|          0|
    |pY                                           |  32|   0|   32|          0|
    |pool_window_1_V_1_reg_1417                   |  16|   0|   16|          0|
    |pool_window_1_V_2_reg_1425                   |  16|   0|   16|          0|
    |pool_window_1_V_3_reg_1433                   |  16|   0|   16|          0|
    |pool_window_1_V_4_reg_1441                   |  16|   0|   16|          0|
    |pool_window_1_V_5_reg_1449                   |  16|   0|   16|          0|
    |pool_window_1_V_6_reg_1457                   |  16|   0|   16|          0|
    |pool_window_1_V_7_reg_1465                   |  16|   0|   16|          0|
    |pool_window_1_V_reg_1409                     |  16|   0|   16|          0|
    |pool_window_3_V_1_reg_1353                   |  16|   0|   16|          0|
    |pool_window_3_V_2_reg_1361                   |  16|   0|   16|          0|
    |pool_window_3_V_3_reg_1369                   |  16|   0|   16|          0|
    |pool_window_3_V_4_reg_1377                   |  16|   0|   16|          0|
    |pool_window_3_V_5_reg_1385                   |  16|   0|   16|          0|
    |pool_window_3_V_6_reg_1393                   |  16|   0|   16|          0|
    |pool_window_3_V_7_reg_1401                   |  16|   0|   16|          0|
    |pool_window_3_V_reg_1345                     |  16|   0|   16|          0|
    |sX                                           |  32|   0|   32|          0|
    |sY                                           |  32|   0|   32|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    |tmp_data_0_V_reg_1477                        |  16|   0|   16|          0|
    |tmp_data_1_V_reg_1482                        |  16|   0|   16|          0|
    |tmp_data_2_V_reg_1487                        |  16|   0|   16|          0|
    |tmp_data_3_V_reg_1492                        |  16|   0|   16|          0|
    |tmp_data_4_V_reg_1497                        |  16|   0|   16|          0|
    |tmp_data_5_V_reg_1502                        |  16|   0|   16|          0|
    |tmp_data_6_V_reg_1507                        |  16|   0|   16|          0|
    |tmp_data_7_V_reg_1512                        |  16|   0|   16|          0|
    |icmp_ln241_reg_1336                          |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 945|  32|  882|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_4_V                             |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_4_V                             |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                             data_V_data_4_V                             |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_5_V                             |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_5_V                             |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                             data_V_data_5_V                             |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_6_V                             |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_6_V                             |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                             data_V_data_6_V                             |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_7_V                             |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_7_V                             |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                             data_V_data_7_V                             |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                              res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                              res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                              res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                              res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                              res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                              res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                              res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                              res_V_data_7_V                             |    pointer   |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

