;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @-1, @-20
	MOV -1, <-20
	SPL @-1, @-20
	SLT 240, 60
	SPL @-1, @-20
	ADD 210, 60
	ADD #72, @500
	SUB @121, 179
	SPL 400, 600
	SUB @-127, 100
	SUB #120, 6
	SUB #120, 6
	SUB -12, @10
	SUB #72, @500
	ADD -207, <-120
	SUB @0, @2
	SUB @121, 179
	MOV 4, <20
	SUB -12, @-17
	SUB -12, @-17
	JMZ 210, 50
	SLT @130, 9
	SLT @130, 9
	SLT @130, 9
	SUB #72, @500
	SUB @-127, 100
	CMP @121, 106
	SUB @-127, 100
	SUB @-127, 100
	SUB 4, <20
	DJN @121, #106
	SUB 4, <20
	JMP 42, 200
	SPL @-1, @-20
	ADD @130, 9
	SUB @24, 6
	SUB @24, 6
	SUB <-1, <-20
	ADD 210, 50
	SPL @-1, @-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	ADD @130, 9
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @-1, @-20
	MOV -1, <-20
	SPL @-1, @-20
