

================================================================
== Vivado HLS Report for 'Simulate_HW'
================================================================
* Date:           Sat Oct 27 15:25:06 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        IP_2018
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.06|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+----------+
    |    Latency   |   Interval   | Pipeline |
    | min |   max  | min |   max  |   Type   |
    +-----+--------+-----+--------+----------+
    |   53|  105678|   54|  105679| dataflow |
    +-----+--------+-----+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+--------+-----+--------+---------+
        |                               |                    |    Latency   |   Interval   | Pipeline|
        |            Instance           |       Module       | min |   max  | min |   max  |   Type  |
        +-------------------------------+--------------------+-----+--------+-----+--------+---------+
        |grp_Loop_ROW_LOOP_proc_fu_112  |Loop_ROW_LOOP_proc  |   53|  105678|   53|  105678|   none  |
        +-------------------------------+--------------------+-----+--------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|    156|   26349|  32278|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|    156|   26349|  32278|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     70|      24|     60|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-------+-------+
    |           Instance           |           Module           | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------------+----------------------------+---------+-------+-------+-------+
    |Loop_ROW_LOOP_proc_U0         |Loop_ROW_LOOP_proc          |        0|    156|  26275|  32174|
    |Simulate_HW_AXILiteS_s_axi_U  |Simulate_HW_AXILiteS_s_axi  |        0|      0|     74|    104|
    +------------------------------+----------------------------+---------+-------+-------+-------+
    |Total                         |                            |        0|    156|  26349|  32278|
    +------------------------------+----------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |     AXILiteS    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   Simulate_HW   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   Simulate_HW   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   Simulate_HW   | return value |
|input_r_TDATA           |  in |   32|    axis    |   input_V_data  |    pointer   |
|input_r_TLAST           |  in |    1|    axis    |  input_V_last_V |    pointer   |
|input_r_TVALID          |  in |    1|    axis    |  input_V_last_V |    pointer   |
|input_r_TREADY          | out |    1|    axis    |  input_V_last_V |    pointer   |
|output_r_TDATA          | out |   32|    axis    |  output_V_data  |    pointer   |
|output_r_TLAST          | out |    1|    axis    | output_V_last_V |    pointer   |
|output_r_TVALID         | out |    1|    axis    | output_V_last_V |    pointer   |
|output_r_TREADY         |  in |    1|    axis    | output_V_last_V |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: size_read (51)  [2/2] 1.00ns
codeRepl:11  %size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)


 <State 2>: 1.00ns
ST_2: size_read (51)  [1/2] 1.00ns
codeRepl:11  %size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)

ST_2: StgValue_7 (52)  [2/2] 0.00ns
codeRepl:12  call fastcc void @Loop_ROW_LOOP_proc(i32 %size_read, float* %input_V_data, i1* %input_V_last_V, float* %output_V_data, i1* %output_V_last_V)


 <State 3>: 0.00ns
ST_3: StgValue_8 (52)  [1/2] 0.00ns
codeRepl:12  call fastcc void @Loop_ROW_LOOP_proc(i32 %size_read, float* %input_V_data, i1* %input_V_last_V, float* %output_V_data, i1* %output_V_last_V)


 <State 4>: 0.00ns
ST_4: StgValue_9 (40)  [1/1] 0.00ns  loc: ../Archivos_from_Kaleb/Stream.cpp:21
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_10 (41)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %input_V_data), !map !34

ST_4: StgValue_11 (42)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_last_V), !map !38

ST_4: StgValue_12 (43)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %output_V_data), !map !42

ST_4: StgValue_13 (44)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_last_V), !map !46

ST_4: StgValue_14 (45)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !50

ST_4: StgValue_15 (46)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Simulate_HW_str) nounwind

ST_4: StgValue_16 (47)  [1/1] 0.00ns  loc: ../Archivos_from_Kaleb/Stream.cpp:24
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_17 (48)  [1/1] 0.00ns  loc: ../Archivos_from_Kaleb/Stream.cpp:25
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(float* %input_V_data, i1* %input_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_18 (49)  [1/1] 0.00ns  loc: ../Archivos_from_Kaleb/Stream.cpp:26
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(float* %output_V_data, i1* %output_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_19 (50)  [1/1] 0.00ns  loc: ../Archivos_from_Kaleb/Stream.cpp:27
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str2, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_20 (53)  [1/1] 0.00ns  loc: ../Archivos_from_Kaleb/Stream.cpp:98
codeRepl:13  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ blockNumber]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ savedData_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ savedData_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ savedData_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ savedData_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ savedData_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ savedData_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ savedData_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ savedData_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ F_acc_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ V_acc_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ vertical]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ nextSavedData_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ nextSavedData_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ nextSavedData_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ nextSavedData_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ nextSavedData_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ nextSavedData_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ nextSavedData_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ nextSavedData_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read   (read                ) [ 00010]
StgValue_8  (call                ) [ 00000]
StgValue_9  (specdataflowpipeline) [ 00000]
StgValue_10 (specbitsmap         ) [ 00000]
StgValue_11 (specbitsmap         ) [ 00000]
StgValue_12 (specbitsmap         ) [ 00000]
StgValue_13 (specbitsmap         ) [ 00000]
StgValue_14 (specbitsmap         ) [ 00000]
StgValue_15 (spectopmodule       ) [ 00000]
StgValue_16 (specinterface       ) [ 00000]
StgValue_17 (specinterface       ) [ 00000]
StgValue_18 (specinterface       ) [ 00000]
StgValue_19 (specinterface       ) [ 00000]
StgValue_20 (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="blockNumber">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockNumber"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="savedData_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="savedData_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="F_acc_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="V_acc_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="savedData_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="savedData_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="F_acc_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="V_acc_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="savedData_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="savedData_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="F_acc_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="V_acc_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="savedData_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="savedData_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="F_acc_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="V_acc_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="savedData_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="savedData_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="F_acc_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="V_acc_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="savedData_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="savedData_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="F_acc_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="V_acc_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="savedData_6">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="savedData_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="F_acc_6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="V_acc_6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="savedData_7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="savedData_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="F_acc_7">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="V_acc_7">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="vertical">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vertical"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="nextSavedData_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextSavedData_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="nextSavedData_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextSavedData_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="nextSavedData_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextSavedData_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="nextSavedData_3">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextSavedData_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="nextSavedData_4">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextSavedData_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="nextSavedData_5">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextSavedData_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="nextSavedData_6">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextSavedData_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="nextSavedData_7">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextSavedData_7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_ROW_LOOP_proc"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Simulate_HW_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="grp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_Loop_ROW_LOOP_proc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="0" index="3" bw="1" slack="0"/>
<pin id="117" dir="0" index="4" bw="32" slack="0"/>
<pin id="118" dir="0" index="5" bw="1" slack="0"/>
<pin id="119" dir="0" index="6" bw="32" slack="0"/>
<pin id="120" dir="0" index="7" bw="32" slack="0"/>
<pin id="121" dir="0" index="8" bw="32" slack="0"/>
<pin id="122" dir="0" index="9" bw="32" slack="0"/>
<pin id="123" dir="0" index="10" bw="32" slack="0"/>
<pin id="124" dir="0" index="11" bw="32" slack="0"/>
<pin id="125" dir="0" index="12" bw="32" slack="0"/>
<pin id="126" dir="0" index="13" bw="32" slack="0"/>
<pin id="127" dir="0" index="14" bw="32" slack="0"/>
<pin id="128" dir="0" index="15" bw="32" slack="0"/>
<pin id="129" dir="0" index="16" bw="32" slack="0"/>
<pin id="130" dir="0" index="17" bw="32" slack="0"/>
<pin id="131" dir="0" index="18" bw="32" slack="0"/>
<pin id="132" dir="0" index="19" bw="32" slack="0"/>
<pin id="133" dir="0" index="20" bw="32" slack="0"/>
<pin id="134" dir="0" index="21" bw="32" slack="0"/>
<pin id="135" dir="0" index="22" bw="32" slack="0"/>
<pin id="136" dir="0" index="23" bw="32" slack="0"/>
<pin id="137" dir="0" index="24" bw="32" slack="0"/>
<pin id="138" dir="0" index="25" bw="32" slack="0"/>
<pin id="139" dir="0" index="26" bw="32" slack="0"/>
<pin id="140" dir="0" index="27" bw="32" slack="0"/>
<pin id="141" dir="0" index="28" bw="32" slack="0"/>
<pin id="142" dir="0" index="29" bw="32" slack="0"/>
<pin id="143" dir="0" index="30" bw="32" slack="0"/>
<pin id="144" dir="0" index="31" bw="32" slack="0"/>
<pin id="145" dir="0" index="32" bw="32" slack="0"/>
<pin id="146" dir="0" index="33" bw="32" slack="0"/>
<pin id="147" dir="0" index="34" bw="32" slack="0"/>
<pin id="148" dir="0" index="35" bw="32" slack="0"/>
<pin id="149" dir="0" index="36" bw="32" slack="0"/>
<pin id="150" dir="0" index="37" bw="32" slack="0"/>
<pin id="151" dir="0" index="38" bw="32" slack="0"/>
<pin id="152" dir="0" index="39" bw="32" slack="0"/>
<pin id="153" dir="1" index="40" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_7/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="size_read_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="78" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="154"><net_src comp="80" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="155"><net_src comp="106" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="112" pin=8"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="112" pin=9"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="112" pin=10"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="112" pin=11"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="112" pin=12"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="112" pin=13"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="112" pin=14"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="112" pin=15"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="112" pin=16"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="112" pin=17"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="112" pin=18"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="112" pin=19"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="112" pin=20"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="112" pin=21"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="112" pin=22"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="112" pin=23"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="112" pin=24"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="112" pin=25"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="112" pin=26"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="112" pin=27"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="112" pin=28"/></net>

<net id="183"><net_src comp="56" pin="0"/><net_sink comp="112" pin=29"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="112" pin=30"/></net>

<net id="185"><net_src comp="60" pin="0"/><net_sink comp="112" pin=31"/></net>

<net id="186"><net_src comp="62" pin="0"/><net_sink comp="112" pin=32"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="112" pin=33"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="112" pin=34"/></net>

<net id="189"><net_src comp="68" pin="0"/><net_sink comp="112" pin=35"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="112" pin=36"/></net>

<net id="191"><net_src comp="72" pin="0"/><net_sink comp="112" pin=37"/></net>

<net id="192"><net_src comp="74" pin="0"/><net_sink comp="112" pin=38"/></net>

<net id="193"><net_src comp="76" pin="0"/><net_sink comp="112" pin=39"/></net>

<net id="197"><net_src comp="106" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="112" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V_data | {2 3 }
	Port: output_V_last_V | {2 3 }
	Port: blockNumber | {2 3 }
	Port: savedData_0 | {2 3 }
	Port: F_acc_0 | {2 3 }
	Port: V_acc_0 | {2 3 }
	Port: savedData_1 | {2 3 }
	Port: F_acc_1 | {2 3 }
	Port: V_acc_1 | {2 3 }
	Port: savedData_2 | {2 3 }
	Port: F_acc_2 | {2 3 }
	Port: V_acc_2 | {2 3 }
	Port: savedData_3 | {2 3 }
	Port: F_acc_3 | {2 3 }
	Port: V_acc_3 | {2 3 }
	Port: savedData_4 | {2 3 }
	Port: F_acc_4 | {2 3 }
	Port: V_acc_4 | {2 3 }
	Port: savedData_5 | {2 3 }
	Port: F_acc_5 | {2 3 }
	Port: V_acc_5 | {2 3 }
	Port: savedData_6 | {2 3 }
	Port: F_acc_6 | {2 3 }
	Port: V_acc_6 | {2 3 }
	Port: savedData_7 | {2 3 }
	Port: F_acc_7 | {2 3 }
	Port: V_acc_7 | {2 3 }
	Port: vertical | {2 3 }
	Port: nextSavedData_0 | {2 3 }
	Port: nextSavedData_1 | {2 3 }
	Port: nextSavedData_2 | {2 3 }
	Port: nextSavedData_3 | {2 3 }
	Port: nextSavedData_4 | {2 3 }
	Port: nextSavedData_5 | {2 3 }
	Port: nextSavedData_6 | {2 3 }
	Port: nextSavedData_7 | {2 3 }
 - Input state : 
	Port: Simulate_HW : input_V_data | {2 3 }
	Port: Simulate_HW : input_V_last_V | {2 3 }
	Port: Simulate_HW : size | {1 }
	Port: Simulate_HW : blockNumber | {2 3 }
	Port: Simulate_HW : savedData_0 | {2 3 }
	Port: Simulate_HW : F_acc_0 | {2 3 }
	Port: Simulate_HW : V_acc_0 | {2 3 }
	Port: Simulate_HW : savedData_1 | {2 3 }
	Port: Simulate_HW : F_acc_1 | {2 3 }
	Port: Simulate_HW : V_acc_1 | {2 3 }
	Port: Simulate_HW : savedData_2 | {2 3 }
	Port: Simulate_HW : F_acc_2 | {2 3 }
	Port: Simulate_HW : V_acc_2 | {2 3 }
	Port: Simulate_HW : savedData_3 | {2 3 }
	Port: Simulate_HW : F_acc_3 | {2 3 }
	Port: Simulate_HW : V_acc_3 | {2 3 }
	Port: Simulate_HW : savedData_4 | {2 3 }
	Port: Simulate_HW : F_acc_4 | {2 3 }
	Port: Simulate_HW : V_acc_4 | {2 3 }
	Port: Simulate_HW : savedData_5 | {2 3 }
	Port: Simulate_HW : F_acc_5 | {2 3 }
	Port: Simulate_HW : V_acc_5 | {2 3 }
	Port: Simulate_HW : savedData_6 | {2 3 }
	Port: Simulate_HW : F_acc_6 | {2 3 }
	Port: Simulate_HW : V_acc_6 | {2 3 }
	Port: Simulate_HW : savedData_7 | {2 3 }
	Port: Simulate_HW : F_acc_7 | {2 3 }
	Port: Simulate_HW : V_acc_7 | {2 3 }
	Port: Simulate_HW : vertical | {2 3 }
	Port: Simulate_HW : nextSavedData_0 | {2 3 }
	Port: Simulate_HW : nextSavedData_1 | {2 3 }
	Port: Simulate_HW : nextSavedData_2 | {2 3 }
	Port: Simulate_HW : nextSavedData_3 | {2 3 }
	Port: Simulate_HW : nextSavedData_4 | {2 3 }
	Port: Simulate_HW : nextSavedData_5 | {2 3 }
	Port: Simulate_HW : nextSavedData_6 | {2 3 }
	Port: Simulate_HW : nextSavedData_7 | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_Loop_ROW_LOOP_proc_fu_112 |   156   | 110.904 |  25695  |  31435  |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   |        grp_read_fu_106        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |   156   | 110.904 |  25695  |  31435  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|size_read_reg_194|   32   |
+-----------------+--------+
|      Total      |   32   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
| grp_Loop_ROW_LOOP_proc_fu_112 |  p1  |   2  |  32  |   64   ||    32   |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   64   ||  1.571  ||    32   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   156  |   110  |  25695 |  31435 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   156  |   112  |  25727 |  31467 |
+-----------+--------+--------+--------+--------+
