/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  reg [27:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[55] ? in_data[23] : in_data[30]);
  assign celloutsig_1_7z = !(in_data[124] ? celloutsig_1_6z : celloutsig_1_0z);
  assign celloutsig_1_11z = !(celloutsig_1_2z ? celloutsig_1_6z : celloutsig_1_2z);
  assign celloutsig_1_13z = !(celloutsig_1_11z ? celloutsig_1_7z : celloutsig_1_1z);
  assign celloutsig_1_18z = !(celloutsig_1_6z ? celloutsig_1_12z[21] : celloutsig_1_2z);
  assign celloutsig_1_19z = !(celloutsig_1_13z ? celloutsig_1_0z : celloutsig_1_13z);
  assign celloutsig_0_4z = !(celloutsig_0_2z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_1z = !(in_data[36] ? in_data[63] : in_data[1]);
  assign celloutsig_0_16z = !(in_data[29] ? celloutsig_0_0z : in_data[94]);
  assign celloutsig_0_17z = !(celloutsig_0_14z[0] ? celloutsig_0_4z : celloutsig_0_14z[4]);
  assign celloutsig_1_0z = !(in_data[138] ? in_data[173] : in_data[160]);
  assign celloutsig_1_1z = !(in_data[111] ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_2z = !(in_data[187] ? in_data[171] : celloutsig_1_1z);
  assign celloutsig_1_4z = !(celloutsig_1_1z ? in_data[179] : celloutsig_1_1z);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_1_5z = !(celloutsig_1_2z ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_6z = !(celloutsig_1_1z ? celloutsig_1_5z : celloutsig_1_4z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_12z = 28'h0000000;
    else if (!clkin_data[32]) celloutsig_1_12z = { in_data[182:159], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_14z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_14z = { in_data[49:46], celloutsig_0_4z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
